<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetPassConfig Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1TargetPassConfig-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetPassConfig Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Target-Independent Code Generator <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration Options.  
 <a href="classllvm_1_1TargetPassConfig.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetPassConfig:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetPassConfig__inherit__graph.png" border="0" usemap="#llvm_1_1TargetPassConfig_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetPassConfig:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetPassConfig__coll__graph.png" border="0" usemap="#llvm_1_1TargetPassConfig_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9af3a0005b5c3d3790862f7f87dc441a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a9af3a0005b5c3d3790862f7f87dc441a">TargetPassConfig</a> (<a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;<a class="el" href="classllvm_1_1TargetPassConfig.html#a0bbc128d7ade815d9f066a35679b7960">TM</a>, <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;pm)</td></tr>
<tr class="separator:a9af3a0005b5c3d3790862f7f87dc441a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60191a723d5e24d5072df3a833b11054"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a60191a723d5e24d5072df3a833b11054">TargetPassConfig</a> ()</td></tr>
<tr class="separator:a60191a723d5e24d5072df3a833b11054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dda19f14b6cc187e9cae9913c500414"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a2dda19f14b6cc187e9cae9913c500414">~TargetPassConfig</a> () override</td></tr>
<tr class="separator:a2dda19f14b6cc187e9cae9913c500414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ead47220440ce8f11a2496059534654"><td class="memTemplParams" colspan="2">template&lt;typename TMC &gt; </td></tr>
<tr class="memitem:a2ead47220440ce8f11a2496059534654"><td class="memTemplItemLeft" align="right" valign="top">TMC &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a2ead47220440ce8f11a2496059534654">getTM</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2ead47220440ce8f11a2496059534654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the right type of <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine.">TargetMachine</a> for this target.  <a href="classllvm_1_1TargetPassConfig.html#a2ead47220440ce8f11a2496059534654">More...</a><br /></td></tr>
<tr class="separator:a2ead47220440ce8f11a2496059534654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c66344e126e4a01ff3205661bb4b21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a11c66344e126e4a01ff3205661bb4b21">setInitialized</a> ()</td></tr>
<tr class="separator:a11c66344e126e4a01ff3205661bb4b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db570effdf82d79808c4abe130fee20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a7db570effdf82d79808c4abe130fee20">getOptLevel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7db570effdf82d79808c4abe130fee20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac499270ee3de7c9ef7ca42a4ea82d837"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ac499270ee3de7c9ef7ca42a4ea82d837">setDisableVerify</a> (bool Disable)</td></tr>
<tr class="separator:ac499270ee3de7c9ef7ca42a4ea82d837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251e15950e6d6eb0f677ef283a3fbf65"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a251e15950e6d6eb0f677ef283a3fbf65">getEnableTailMerge</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a251e15950e6d6eb0f677ef283a3fbf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8cdd59c91a700f7678b4f9071f9d7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#abe8cdd59c91a700f7678b4f9071f9d7d">setEnableTailMerge</a> (bool Enable)</td></tr>
<tr class="separator:abe8cdd59c91a700f7678b4f9071f9d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8fe59aa27ee157f47094d5dd3b88ec"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a0a8fe59aa27ee157f47094d5dd3b88ec">requiresCodeGenSCCOrder</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0a8fe59aa27ee157f47094d5dd3b88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809a59c560dc200a93667852f2dc68ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a809a59c560dc200a93667852f2dc68ca">setRequiresCodeGenSCCOrder</a> (bool Enable=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a809a59c560dc200a93667852f2dc68ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e22488ba2ab98ca21d3d1377e4ba26a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a8e22488ba2ab98ca21d3d1377e4ba26a">substitutePass</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> StandardID, <a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a> TargetID)</td></tr>
<tr class="memdesc:a8e22488ba2ab98ca21d3d1377e4ba26a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to override a specific pass without overriding the pass pipeline.  <a href="classllvm_1_1TargetPassConfig.html#a8e22488ba2ab98ca21d3d1377e4ba26a">More...</a><br /></td></tr>
<tr class="separator:a8e22488ba2ab98ca21d3d1377e4ba26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36adfc24480b78dfe7a51559b8264de7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a36adfc24480b78dfe7a51559b8264de7">insertPass</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> TargetPassID, <a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a> InsertedPassID)</td></tr>
<tr class="memdesc:a36adfc24480b78dfe7a51559b8264de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert InsertedPassID pass after TargetPassID pass.  <a href="classllvm_1_1TargetPassConfig.html#a36adfc24480b78dfe7a51559b8264de7">More...</a><br /></td></tr>
<tr class="separator:a36adfc24480b78dfe7a51559b8264de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06bb7196390a0915f2e56969929edba9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a06bb7196390a0915f2e56969929edba9">enablePass</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> PassID)</td></tr>
<tr class="memdesc:a06bb7196390a0915f2e56969929edba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to enable a specific standard pass by default.  <a href="classllvm_1_1TargetPassConfig.html#a06bb7196390a0915f2e56969929edba9">More...</a><br /></td></tr>
<tr class="separator:a06bb7196390a0915f2e56969929edba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978dba92612e01044c907d34c66f65b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a978dba92612e01044c907d34c66f65b0">disablePass</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> PassID)</td></tr>
<tr class="memdesc:a978dba92612e01044c907d34c66f65b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to disable a specific standard pass by default.  <a href="classllvm_1_1TargetPassConfig.html#a978dba92612e01044c907d34c66f65b0">More...</a><br /></td></tr>
<tr class="separator:a978dba92612e01044c907d34c66f65b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed26f2a0cfe6eded537eeb87cf662fae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#aed26f2a0cfe6eded537eeb87cf662fae">getPassSubstitution</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> StandardID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aed26f2a0cfe6eded537eeb87cf662fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the pass substituted for StandardID by the target.  <a href="classllvm_1_1TargetPassConfig.html#aed26f2a0cfe6eded537eeb87cf662fae">More...</a><br /></td></tr>
<tr class="separator:aed26f2a0cfe6eded537eeb87cf662fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdfb7c510cf5e39fa2d7a5c7d83b8f1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#abbdfb7c510cf5e39fa2d7a5c7d83b8f1">isPassSubstitutedOrOverridden</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abbdfb7c510cf5e39fa2d7a5c7d83b8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the pass has been substituted by the target or overridden on the command line.  <a href="classllvm_1_1TargetPassConfig.html#abbdfb7c510cf5e39fa2d7a5c7d83b8f1">More...</a><br /></td></tr>
<tr class="separator:abbdfb7c510cf5e39fa2d7a5c7d83b8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1fdfe760cddafee7d4a7bd4fe9bf1e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a6e1fdfe760cddafee7d4a7bd4fe9bf1e">getOptimizeRegAlloc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6e1fdfe760cddafee7d4a7bd4fe9bf1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the optimized regalloc pipeline is enabled.  <a href="classllvm_1_1TargetPassConfig.html#a6e1fdfe760cddafee7d4a7bd4fe9bf1e">More...</a><br /></td></tr>
<tr class="separator:a6e1fdfe760cddafee7d4a7bd4fe9bf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a18e7b86433276cfda5efe4c95fdf5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a02a18e7b86433276cfda5efe4c95fdf5">usingDefaultRegAlloc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a02a18e7b86433276cfda5efe4c95fdf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the default global register allocator is in use and has not be overriden on the command line with '-regalloc=...'.  <a href="classllvm_1_1TargetPassConfig.html#a02a18e7b86433276cfda5efe4c95fdf5">More...</a><br /></td></tr>
<tr class="separator:a02a18e7b86433276cfda5efe4c95fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bbe3a77f5ca8c38bb4c24bbd491ff0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#af5bbe3a77f5ca8c38bb4c24bbd491ff0">addISelPasses</a> ()</td></tr>
<tr class="memdesc:af5bbe3a77f5ca8c38bb4c24bbd491ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">High level function that adds all passes necessary to go from llvm IR representation to the MI representation.  <a href="classllvm_1_1TargetPassConfig.html#af5bbe3a77f5ca8c38bb4c24bbd491ff0">More...</a><br /></td></tr>
<tr class="separator:af5bbe3a77f5ca8c38bb4c24bbd491ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835d2863dbd2cfd8c184a6a94923b61f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">addIRPasses</a> ()</td></tr>
<tr class="memdesc:a835d2863dbd2cfd8c184a6a94923b61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.  <a href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">More...</a><br /></td></tr>
<tr class="separator:a835d2863dbd2cfd8c184a6a94923b61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62c47f0d5cf32fb2cf858e9f2cdc646"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ab62c47f0d5cf32fb2cf858e9f2cdc646">addPassesToHandleExceptions</a> ()</td></tr>
<tr class="memdesc:ab62c47f0d5cf32fb2cf858e9f2cdc646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add passes to lower exception handling for the code generator.  <a href="classllvm_1_1TargetPassConfig.html#ab62c47f0d5cf32fb2cf858e9f2cdc646">More...</a><br /></td></tr>
<tr class="separator:ab62c47f0d5cf32fb2cf858e9f2cdc646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3082a93fec84f7658664ce7b4840b15c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">addCodeGenPrepare</a> ()</td></tr>
<tr class="memdesc:a3082a93fec84f7658664ce7b4840b15c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add pass to prepare the LLVM IR for code generation.  <a href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">More...</a><br /></td></tr>
<tr class="separator:a3082a93fec84f7658664ce7b4840b15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd370e6335630ad711de582b8bb2fd72"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#acd370e6335630ad711de582b8bb2fd72">addISelPrepare</a> ()</td></tr>
<tr class="memdesc:acd370e6335630ad711de582b8bb2fd72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection.  <a href="classllvm_1_1TargetPassConfig.html#acd370e6335630ad711de582b8bb2fd72">More...</a><br /></td></tr>
<tr class="separator:acd370e6335630ad711de582b8bb2fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c2bcfa7777e420dc7c979b639afaf9"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a45c2bcfa7777e420dc7c979b639afaf9">addInstSelector</a> ()</td></tr>
<tr class="memdesc:a45c2bcfa7777e420dc7c979b639afaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.  <a href="classllvm_1_1TargetPassConfig.html#a45c2bcfa7777e420dc7c979b639afaf9">More...</a><br /></td></tr>
<tr class="separator:a45c2bcfa7777e420dc7c979b639afaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18572087fbbf5559209d1955a695414"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ae18572087fbbf5559209d1955a695414">addIRTranslator</a> ()</td></tr>
<tr class="memdesc:ae18572087fbbf5559209d1955a695414"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.  <a href="classllvm_1_1TargetPassConfig.html#ae18572087fbbf5559209d1955a695414">More...</a><br /></td></tr>
<tr class="separator:ae18572087fbbf5559209d1955a695414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116fcd2bc76f47e302b91dd97fe05df2"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a116fcd2bc76f47e302b91dd97fe05df2">addPreLegalizeMachineIR</a> ()</td></tr>
<tr class="memdesc:a116fcd2bc76f47e302b91dd97fe05df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes immediately before legalization.  <a href="classllvm_1_1TargetPassConfig.html#a116fcd2bc76f47e302b91dd97fe05df2">More...</a><br /></td></tr>
<tr class="separator:a116fcd2bc76f47e302b91dd97fe05df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8536363af4f2d54c8ca24ed40356d8ac"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a8536363af4f2d54c8ca24ed40356d8ac">addLegalizeMachineIR</a> ()</td></tr>
<tr class="memdesc:a8536363af4f2d54c8ca24ed40356d8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.  <a href="classllvm_1_1TargetPassConfig.html#a8536363af4f2d54c8ca24ed40356d8ac">More...</a><br /></td></tr>
<tr class="separator:a8536363af4f2d54c8ca24ed40356d8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72148ea655b1d8e7bac6b30e5176087b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a72148ea655b1d8e7bac6b30e5176087b">addPreRegBankSelect</a> ()</td></tr>
<tr class="memdesc:a72148ea655b1d8e7bac6b30e5176087b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes immediately before the register bank selection.  <a href="classllvm_1_1TargetPassConfig.html#a72148ea655b1d8e7bac6b30e5176087b">More...</a><br /></td></tr>
<tr class="separator:a72148ea655b1d8e7bac6b30e5176087b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccc177a6bc36d3da5be261ea17a759c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a7ccc177a6bc36d3da5be261ea17a759c">addRegBankSelect</a> ()</td></tr>
<tr class="memdesc:a7ccc177a6bc36d3da5be261ea17a759c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.  <a href="classllvm_1_1TargetPassConfig.html#a7ccc177a6bc36d3da5be261ea17a759c">More...</a><br /></td></tr>
<tr class="separator:a7ccc177a6bc36d3da5be261ea17a759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8422cb8971232603df45a71ff8ea42ad"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a8422cb8971232603df45a71ff8ea42ad">addPreGlobalInstructionSelect</a> ()</td></tr>
<tr class="memdesc:a8422cb8971232603df45a71ff8ea42ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes immediately before the (global) instruction selection.  <a href="classllvm_1_1TargetPassConfig.html#a8422cb8971232603df45a71ff8ea42ad">More...</a><br /></td></tr>
<tr class="separator:a8422cb8971232603df45a71ff8ea42ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fc078abebbca21651a9ef97dd1cd1c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a97fc078abebbca21651a9ef97dd1cd1c">addGlobalInstructionSelect</a> ()</td></tr>
<tr class="memdesc:a97fc078abebbca21651a9ef97dd1cd1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.  <a href="classllvm_1_1TargetPassConfig.html#a97fc078abebbca21651a9ef97dd1cd1c">More...</a><br /></td></tr>
<tr class="separator:a97fc078abebbca21651a9ef97dd1cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821092b65a0bd12e6aab341164fd4e93"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a821092b65a0bd12e6aab341164fd4e93">addMachinePasses</a> ()</td></tr>
<tr class="memdesc:a821092b65a0bd12e6aab341164fd4e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add the complete, standard set of LLVM CodeGen passes.  <a href="classllvm_1_1TargetPassConfig.html#a821092b65a0bd12e6aab341164fd4e93">More...</a><br /></td></tr>
<tr class="separator:a821092b65a0bd12e6aab341164fd4e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80c96a27d3f8fda2effc9fac65e0ce4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ad80c96a27d3f8fda2effc9fac65e0ce4">createMachineScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad80c96a27d3f8fda2effc9fac65e0ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an instance of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> to be run within the standard MachineScheduler pass for this function and target at the current optimization level.  <a href="classllvm_1_1TargetPassConfig.html#ad80c96a27d3f8fda2effc9fac65e0ce4">More...</a><br /></td></tr>
<tr class="separator:ad80c96a27d3f8fda2effc9fac65e0ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17bb711a0913016ced7a32fe5482614"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ad17bb711a0913016ced7a32fe5482614">createPostMachineScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad17bb711a0913016ced7a32fe5482614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Similar to createMachineScheduler but used when postRA machine scheduling is enabled.  <a href="classllvm_1_1TargetPassConfig.html#ad17bb711a0913016ced7a32fe5482614">More...</a><br /></td></tr>
<tr class="separator:ad17bb711a0913016ced7a32fe5482614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3df08c5aaa70199bcbe47963f77ac6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a1f3df08c5aaa70199bcbe47963f77ac6">printAndVerify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner)</td></tr>
<tr class="memdesc:a1f3df08c5aaa70199bcbe47963f77ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">printAndVerify - Add a pass to dump then verify the machine function, if those steps are enabled.  <a href="classllvm_1_1TargetPassConfig.html#a1f3df08c5aaa70199bcbe47963f77ac6">More...</a><br /></td></tr>
<tr class="separator:a1f3df08c5aaa70199bcbe47963f77ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123cf7df9bb0d6c21219b0d9f1f68811"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a123cf7df9bb0d6c21219b0d9f1f68811">addPrintPass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner)</td></tr>
<tr class="memdesc:a123cf7df9bb0d6c21219b0d9f1f68811"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to print the machine function if printing is enabled.  <a href="classllvm_1_1TargetPassConfig.html#a123cf7df9bb0d6c21219b0d9f1f68811">More...</a><br /></td></tr>
<tr class="separator:a123cf7df9bb0d6c21219b0d9f1f68811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4433b84f2a85686e6ec21134626dab0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ae4433b84f2a85686e6ec21134626dab0">addVerifyPass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner)</td></tr>
<tr class="memdesc:ae4433b84f2a85686e6ec21134626dab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to perform basic verification of the machine function if verification is enabled.  <a href="classllvm_1_1TargetPassConfig.html#ae4433b84f2a85686e6ec21134626dab0">More...</a><br /></td></tr>
<tr class="separator:ae4433b84f2a85686e6ec21134626dab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c1011ab44009942c7c54eb763b3627"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a42c1011ab44009942c7c54eb763b3627">addDebugifyPass</a> ()</td></tr>
<tr class="memdesc:a42c1011ab44009942c7c54eb763b3627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to add synthesized debug info to the MIR.  <a href="classllvm_1_1TargetPassConfig.html#a42c1011ab44009942c7c54eb763b3627">More...</a><br /></td></tr>
<tr class="separator:a42c1011ab44009942c7c54eb763b3627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8991d9b9fdd34b0303df95b74e072d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#aba8991d9b9fdd34b0303df95b74e072d">addStripDebugPass</a> ()</td></tr>
<tr class="memdesc:aba8991d9b9fdd34b0303df95b74e072d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to remove debug info from the MIR.  <a href="classllvm_1_1TargetPassConfig.html#aba8991d9b9fdd34b0303df95b74e072d">More...</a><br /></td></tr>
<tr class="separator:aba8991d9b9fdd34b0303df95b74e072d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa1f0268b5f4feb0da94ad923d430f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a0aa1f0268b5f4feb0da94ad923d430f8">addCheckDebugPass</a> ()</td></tr>
<tr class="memdesc:a0aa1f0268b5f4feb0da94ad923d430f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to check synthesized debug info for MIR.  <a href="classllvm_1_1TargetPassConfig.html#a0aa1f0268b5f4feb0da94ad923d430f8">More...</a><br /></td></tr>
<tr class="separator:a0aa1f0268b5f4feb0da94ad923d430f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19c346784e85496fca879ea9b36fb8e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ad19c346784e85496fca879ea9b36fb8e">addMachinePrePasses</a> (bool AllowDebugify=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:ad19c346784e85496fca879ea9b36fb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add standard passes before a pass that's about to be added.  <a href="classllvm_1_1TargetPassConfig.html#ad19c346784e85496fca879ea9b36fb8e">More...</a><br /></td></tr>
<tr class="separator:ad19c346784e85496fca879ea9b36fb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3934493a220cc8501fecdb1b46ed53b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a3934493a220cc8501fecdb1b46ed53b5">addMachinePostPasses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner)</td></tr>
<tr class="memdesc:a3934493a220cc8501fecdb1b46ed53b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add standard passes after a pass that has just been added.  <a href="classllvm_1_1TargetPassConfig.html#a3934493a220cc8501fecdb1b46ed53b5">More...</a><br /></td></tr>
<tr class="separator:a3934493a220cc8501fecdb1b46ed53b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666c13c65a48d84e24fd2216d6ffb299"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a666c13c65a48d84e24fd2216d6ffb299">isGlobalISelAbortEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a666c13c65a48d84e24fd2216d6ffb299"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether or not GlobalISel should abort on error.  <a href="classllvm_1_1TargetPassConfig.html#a666c13c65a48d84e24fd2216d6ffb299">More...</a><br /></td></tr>
<tr class="separator:a666c13c65a48d84e24fd2216d6ffb299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772aa45f3588aedf65142672551a4798"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a772aa45f3588aedf65142672551a4798">reportDiagnosticWhenGlobalISelFallback</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a772aa45f3588aedf65142672551a4798"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether or not a diagnostic should be emitted when GlobalISel uses the fallback path.  <a href="classllvm_1_1TargetPassConfig.html#a772aa45f3588aedf65142672551a4798">More...</a><br /></td></tr>
<tr class="separator:a772aa45f3588aedf65142672551a4798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a12748948f09ac44da3d8cf42ba5670"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a3a12748948f09ac44da3d8cf42ba5670">isGISelCSEEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3a12748948f09ac44da3d8cf42ba5670"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether continuous CSE should be enabled in GISel passes.  <a href="classllvm_1_1TargetPassConfig.html#a3a12748948f09ac44da3d8cf42ba5670">More...</a><br /></td></tr>
<tr class="separator:a3a12748948f09ac44da3d8cf42ba5670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13360d750d1f0a39367f7c49b0b3b06d"><td class="memItemLeft" align="right" valign="top">virtual std::unique_ptr&lt; <a class="el" href="classllvm_1_1CSEConfigBase.html">CSEConfigBase</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a13360d750d1f0a39367f7c49b0b3b06d">getCSEConfig</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13360d750d1f0a39367f7c49b0b3b06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the CSEConfig object to use for the current optimization level.  <a href="classllvm_1_1TargetPassConfig.html#a13360d750d1f0a39367f7c49b0b3b06d">More...</a><br /></td></tr>
<tr class="separator:a13360d750d1f0a39367f7c49b0b3b06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ImmutablePass"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ImmutablePass')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ImmutablePass.html">llvm::ImmutablePass</a></td></tr>
<tr class="memitem:a4d664099280bb09275254d64c329d25d inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ImmutablePass.html#a4d664099280bb09275254d64c329d25d">ImmutablePass</a> (char &amp;pid)</td></tr>
<tr class="separator:a4d664099280bb09275254d64c329d25d inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736dd56f0ce54479560b80ff3798c624 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ImmutablePass.html#a736dd56f0ce54479560b80ff3798c624">~ImmutablePass</a> () override</td></tr>
<tr class="separator:a736dd56f0ce54479560b80ff3798c624 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e88e7eff70a69eb7c338de34b30c401 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ImmutablePass.html#a9e88e7eff70a69eb7c338de34b30c401">initializePass</a> ()</td></tr>
<tr class="memdesc:a9e88e7eff70a69eb7c338de34b30c401 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="mdescLeft">&#160;</td><td class="mdescRight">initializePass - This method may be overriden by immutable passes to allow them to perform various initialization actions they require.  <a href="classllvm_1_1ImmutablePass.html#a9e88e7eff70a69eb7c338de34b30c401">More...</a><br /></td></tr>
<tr class="separator:a9e88e7eff70a69eb7c338de34b30c401 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f6dc3d068fa938724070bc46c7edc6d inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ImmutablePass.html">ImmutablePass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ImmutablePass.html#a4f6dc3d068fa938724070bc46c7edc6d">getAsImmutablePass</a> () override</td></tr>
<tr class="separator:a4f6dc3d068fa938724070bc46c7edc6d inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2254fe525ff5092785cbdaecf9e826 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ImmutablePass.html#adf2254fe525ff5092785cbdaecf9e826">runOnModule</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;) override</td></tr>
<tr class="memdesc:adf2254fe525ff5092785cbdaecf9e826 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="mdescLeft">&#160;</td><td class="mdescRight">ImmutablePasses are never run.  <a href="classllvm_1_1ImmutablePass.html#adf2254fe525ff5092785cbdaecf9e826">More...</a><br /></td></tr>
<tr class="separator:adf2254fe525ff5092785cbdaecf9e826 inherit pub_methods_classllvm_1_1ImmutablePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ModulePass"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ModulePass')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ModulePass.html">llvm::ModulePass</a></td></tr>
<tr class="memitem:a723659a08d210f4f566887bda3f9f976 inherit pub_methods_classllvm_1_1ModulePass"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ModulePass.html#a723659a08d210f4f566887bda3f9f976">ModulePass</a> (char &amp;pid)</td></tr>
<tr class="separator:a723659a08d210f4f566887bda3f9f976 inherit pub_methods_classllvm_1_1ModulePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0e05dc5678bc7914700d3d4ff75668 inherit pub_methods_classllvm_1_1ModulePass"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ModulePass.html#a9f0e05dc5678bc7914700d3d4ff75668">~ModulePass</a> () override</td></tr>
<tr class="separator:a9f0e05dc5678bc7914700d3d4ff75668 inherit pub_methods_classllvm_1_1ModulePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af217a5c11efb0a87cde9ec0d166ce836 inherit pub_methods_classllvm_1_1ModulePass"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Pass.html">Pass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ModulePass.html#af217a5c11efb0a87cde9ec0d166ce836">createPrinterPass</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af217a5c11efb0a87cde9ec0d166ce836 inherit pub_methods_classllvm_1_1ModulePass"><td class="mdescLeft">&#160;</td><td class="mdescRight">createPrinterPass - Get a module printer pass.  <a href="classllvm_1_1ModulePass.html#af217a5c11efb0a87cde9ec0d166ce836">More...</a><br /></td></tr>
<tr class="separator:af217a5c11efb0a87cde9ec0d166ce836 inherit pub_methods_classllvm_1_1ModulePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b24f1323a72168f8b9c8610da56949 inherit pub_methods_classllvm_1_1ModulePass"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ModulePass.html#ac1b24f1323a72168f8b9c8610da56949">assignPassManager</a> (<a class="el" href="classllvm_1_1PMStack.html">PMStack</a> &amp;PMS, <a class="el" href="namespacellvm.html#a3948b4d0759f9852502b466d6cfb4ebb">PassManagerType</a> <a class="el" href="classT.html">T</a>) override</td></tr>
<tr class="memdesc:ac1b24f1323a72168f8b9c8610da56949 inherit pub_methods_classllvm_1_1ModulePass"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find appropriate <a class="el" href="classllvm_1_1Module.html" title="A Module instance is used to store all the information related to an LLVM module.">Module</a> <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Manager in the PM Stack and add self into that manager.  <a href="classllvm_1_1ModulePass.html#ac1b24f1323a72168f8b9c8610da56949">More...</a><br /></td></tr>
<tr class="separator:ac1b24f1323a72168f8b9c8610da56949 inherit pub_methods_classllvm_1_1ModulePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d68d65ba2ea1db363b8e397d21cfdbf inherit pub_methods_classllvm_1_1ModulePass"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a3948b4d0759f9852502b466d6cfb4ebb">PassManagerType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ModulePass.html#a3d68d65ba2ea1db363b8e397d21cfdbf">getPotentialPassManagerType</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3d68d65ba2ea1db363b8e397d21cfdbf inherit pub_methods_classllvm_1_1ModulePass"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return what kind of <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Manager can manage this pass.  <a href="classllvm_1_1ModulePass.html#a3d68d65ba2ea1db363b8e397d21cfdbf">More...</a><br /></td></tr>
<tr class="separator:a3d68d65ba2ea1db363b8e397d21cfdbf inherit pub_methods_classllvm_1_1ModulePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1Pass"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1Pass')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1Pass.html">llvm::Pass</a></td></tr>
<tr class="memitem:a16baa169d062524be5a6b67609266174 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a16baa169d062524be5a6b67609266174">Pass</a> (<a class="el" href="namespacellvm.html#a0da955cbb4215ccd3e153c81e415b9d5">PassKind</a> K, char &amp;pid)</td></tr>
<tr class="separator:a16baa169d062524be5a6b67609266174 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40d19ce644ec38c52ea00be59016cd5 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#ad40d19ce644ec38c52ea00be59016cd5">Pass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Pass.html">Pass</a> &amp;)=delete</td></tr>
<tr class="separator:ad40d19ce644ec38c52ea00be59016cd5 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f10be77d0c7a3af31bff1401858e017 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Pass.html">Pass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a8f10be77d0c7a3af31bff1401858e017">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Pass.html">Pass</a> &amp;)=delete</td></tr>
<tr class="separator:a8f10be77d0c7a3af31bff1401858e017 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2fe9b29d21424fe4b410fc8e98606c inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#abe2fe9b29d21424fe4b410fc8e98606c">~Pass</a> ()</td></tr>
<tr class="separator:abe2fe9b29d21424fe4b410fc8e98606c inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de4db62e6884f2e5efea6793af30d99 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a0da955cbb4215ccd3e153c81e415b9d5">PassKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a9de4db62e6884f2e5efea6793af30d99">getPassKind</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9de4db62e6884f2e5efea6793af30d99 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad729b39eacf070a9bca84533b3c743bf inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#ad729b39eacf070a9bca84533b3c743bf">getPassName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad729b39eacf070a9bca84533b3c743bf inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">getPassName - Return a nice clean name for a pass.  <a href="classllvm_1_1Pass.html#ad729b39eacf070a9bca84533b3c743bf">More...</a><br /></td></tr>
<tr class="separator:ad729b39eacf070a9bca84533b3c743bf inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63192e749ba4a0ee29336a59d6a19647 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a63192e749ba4a0ee29336a59d6a19647">getPassID</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a63192e749ba4a0ee29336a59d6a19647 inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">getPassID - Return the PassID number that corresponds to this pass.  <a href="classllvm_1_1Pass.html#a63192e749ba4a0ee29336a59d6a19647">More...</a><br /></td></tr>
<tr class="separator:a63192e749ba4a0ee29336a59d6a19647 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab007d6c51634eb65e4f4f9dab4eb6a8c inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#ab007d6c51634eb65e4f4f9dab4eb6a8c">doInitialization</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;)</td></tr>
<tr class="memdesc:ab007d6c51634eb65e4f4f9dab4eb6a8c inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">doInitialization - Virtual method overridden by subclasses to do any necessary initialization before any pass is run.  <a href="classllvm_1_1Pass.html#ab007d6c51634eb65e4f4f9dab4eb6a8c">More...</a><br /></td></tr>
<tr class="separator:ab007d6c51634eb65e4f4f9dab4eb6a8c inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7811985250c75d7e2a244292d615fff inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#ac7811985250c75d7e2a244292d615fff">doFinalization</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;)</td></tr>
<tr class="memdesc:ac7811985250c75d7e2a244292d615fff inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">doFinalization - Virtual method overriden by subclasses to do any necessary clean up after all passes have run.  <a href="classllvm_1_1Pass.html#ac7811985250c75d7e2a244292d615fff">More...</a><br /></td></tr>
<tr class="separator:ac7811985250c75d7e2a244292d615fff inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061b4c01e9c189208dbfd3c77fdb9a5c inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a061b4c01e9c189208dbfd3c77fdb9a5c">print</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Module.html">Module</a> *M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a061b4c01e9c189208dbfd3c77fdb9a5c inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">print - Print out the internal state of the pass.  <a href="classllvm_1_1Pass.html#a061b4c01e9c189208dbfd3c77fdb9a5c">More...</a><br /></td></tr>
<tr class="separator:a061b4c01e9c189208dbfd3c77fdb9a5c inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26f1f3bfe5b5022b1bd495151b3757a inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#aa26f1f3bfe5b5022b1bd495151b3757a">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa26f1f3bfe5b5022b1bd495151b3757a inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f61a8789f87816c5f494d42a70f01f inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#aa5f61a8789f87816c5f494d42a70f01f">preparePassManager</a> (<a class="el" href="classllvm_1_1PMStack.html">PMStack</a> &amp;)</td></tr>
<tr class="memdesc:aa5f61a8789f87816c5f494d42a70f01f inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if available pass managers are suitable for this pass or not.  <a href="classllvm_1_1Pass.html#aa5f61a8789f87816c5f494d42a70f01f">More...</a><br /></td></tr>
<tr class="separator:aa5f61a8789f87816c5f494d42a70f01f inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2423fcc912a698d4f36c9c9380b53a50 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a2423fcc912a698d4f36c9c9380b53a50">setResolver</a> (<a class="el" href="classllvm_1_1AnalysisResolver.html">AnalysisResolver</a> *AR)</td></tr>
<tr class="separator:a2423fcc912a698d4f36c9c9380b53a50 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d4f5ebeffb5bcace2b4b9e6e8bb538 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AnalysisResolver.html">AnalysisResolver</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a36d4f5ebeffb5bcace2b4b9e6e8bb538">getResolver</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a36d4f5ebeffb5bcace2b4b9e6e8bb538 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6590d0486104165ca40c7df0707f7b9e inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a6590d0486104165ca40c7df0707f7b9e">getAnalysisUsage</a> (<a class="el" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6590d0486104165ca40c7df0707f7b9e inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">getAnalysisUsage - This function should be overriden by passes that need analysis information to do their job.  <a href="classllvm_1_1Pass.html#a6590d0486104165ca40c7df0707f7b9e">More...</a><br /></td></tr>
<tr class="separator:a6590d0486104165ca40c7df0707f7b9e inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6e74b0f36a0acd1d20149ef088715a inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#aeb6e74b0f36a0acd1d20149ef088715a">releaseMemory</a> ()</td></tr>
<tr class="memdesc:aeb6e74b0f36a0acd1d20149ef088715a inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Pass.html#aeb6e74b0f36a0acd1d20149ef088715a" title="releaseMemory() - This member can be implemented by a pass if it wants to be able to release its memo...">releaseMemory()</a> - This member can be implemented by a pass if it wants to be able to release its memory when it is no longer needed.  <a href="classllvm_1_1Pass.html#aeb6e74b0f36a0acd1d20149ef088715a">More...</a><br /></td></tr>
<tr class="separator:aeb6e74b0f36a0acd1d20149ef088715a inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d3a81b1c46aff7c38ef3a6750ba225 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a03d3a81b1c46aff7c38ef3a6750ba225">getAdjustedAnalysisPointer</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>)</td></tr>
<tr class="memdesc:a03d3a81b1c46aff7c38ef3a6750ba225 inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">getAdjustedAnalysisPointer - This method is used when a pass implements an analysis interface through multiple inheritance.  <a href="classllvm_1_1Pass.html#a03d3a81b1c46aff7c38ef3a6750ba225">More...</a><br /></td></tr>
<tr class="separator:a03d3a81b1c46aff7c38ef3a6750ba225 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626b77ef8abdfa9f53c697ad129a6e5a inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1PMDataManager.html">PMDataManager</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a626b77ef8abdfa9f53c697ad129a6e5a">getAsPMDataManager</a> ()</td></tr>
<tr class="separator:a626b77ef8abdfa9f53c697ad129a6e5a inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ef6f57d4ec869a7f1007aeddf2b169 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#ac8ef6f57d4ec869a7f1007aeddf2b169">verifyAnalysis</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac8ef6f57d4ec869a7f1007aeddf2b169 inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Pass.html#ac8ef6f57d4ec869a7f1007aeddf2b169" title="verifyAnalysis() - This member can be implemented by a analysis pass to check state of analysis infor...">verifyAnalysis()</a> - This member can be implemented by a analysis pass to check state of analysis information.  <a href="classllvm_1_1Pass.html#ac8ef6f57d4ec869a7f1007aeddf2b169">More...</a><br /></td></tr>
<tr class="separator:ac8ef6f57d4ec869a7f1007aeddf2b169 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f0576ef7c9c4af40e35001c81f4922 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#ad2f0576ef7c9c4af40e35001c81f4922">dumpPassStructure</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>=0)</td></tr>
<tr class="separator:ad2f0576ef7c9c4af40e35001c81f4922 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94c014e968489e96c7d4353a84ad7f5 inherit pub_methods_classllvm_1_1Pass"><td class="memTemplParams" colspan="2">template&lt;typename AnalysisType &gt; </td></tr>
<tr class="memitem:af94c014e968489e96c7d4353a84ad7f5 inherit pub_methods_classllvm_1_1Pass"><td class="memTemplItemLeft" align="right" valign="top">AnalysisType *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">getAnalysisIfAvailable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af94c014e968489e96c7d4353a84ad7f5 inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5" title="getAnalysisIfAvailable&lt;AnalysisType&gt;() - Subclasses use this function to get analysis information tha...">getAnalysisIfAvailable&lt;AnalysisType&gt;()</a> - Subclasses use this function to get analysis information that might be around, for example to update it.  <a href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">More...</a><br /></td></tr>
<tr class="separator:af94c014e968489e96c7d4353a84ad7f5 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4a511579939b07831db90c3fc98996 inherit pub_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a0b4a511579939b07831db90c3fc98996">mustPreserveAnalysisID</a> (char &amp;AID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0b4a511579939b07831db90c3fc98996 inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight">mustPreserveAnalysisID - This method serves the same function as getAnalysisIfAvailable, but works if you just have an AnalysisID.  <a href="classllvm_1_1Pass.html#a0b4a511579939b07831db90c3fc98996">More...</a><br /></td></tr>
<tr class="separator:a0b4a511579939b07831db90c3fc98996 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4863e5e463fb79955269fbf7fbf52b80 inherit pub_methods_classllvm_1_1Pass"><td class="memTemplParams" colspan="2">template&lt;typename AnalysisType &gt; </td></tr>
<tr class="memitem:a4863e5e463fb79955269fbf7fbf52b80 inherit pub_methods_classllvm_1_1Pass"><td class="memTemplItemLeft" align="right" valign="top">AnalysisType &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4863e5e463fb79955269fbf7fbf52b80 inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80" title="getAnalysis&lt;AnalysisType&gt;() - This function is used by subclasses to get to the analysis information ...">getAnalysis&lt;AnalysisType&gt;()</a> - This function is used by subclasses to get to the analysis information that they claim to use by overriding the getAnalysisUsage function.  <a href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">More...</a><br /></td></tr>
<tr class="separator:a4863e5e463fb79955269fbf7fbf52b80 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560d384c0cef7f62836884fdbbd1fe66 inherit pub_methods_classllvm_1_1Pass"><td class="memTemplParams" colspan="2">template&lt;typename AnalysisType &gt; </td></tr>
<tr class="memitem:a560d384c0cef7f62836884fdbbd1fe66 inherit pub_methods_classllvm_1_1Pass"><td class="memTemplItemLeft" align="right" valign="top">AnalysisType &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a560d384c0cef7f62836884fdbbd1fe66">getAnalysis</a> (<a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, bool *Changed=nullptr)</td></tr>
<tr class="memdesc:a560d384c0cef7f62836884fdbbd1fe66 inherit pub_methods_classllvm_1_1Pass"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80" title="getAnalysis&lt;AnalysisType&gt;() - This function is used by subclasses to get to the analysis information ...">getAnalysis&lt;AnalysisType&gt;()</a> - This function is used by subclasses to get to the analysis information that they claim to use by overriding the getAnalysisUsage function.  <a href="classllvm_1_1Pass.html#a560d384c0cef7f62836884fdbbd1fe66">More...</a><br /></td></tr>
<tr class="separator:a560d384c0cef7f62836884fdbbd1fe66 inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6613f29d3e54ce175ac33fb9ba264fae inherit pub_methods_classllvm_1_1Pass"><td class="memTemplParams" colspan="2">template&lt;typename AnalysisType &gt; </td></tr>
<tr class="memitem:a6613f29d3e54ce175ac33fb9ba264fae inherit pub_methods_classllvm_1_1Pass"><td class="memTemplItemLeft" align="right" valign="top">AnalysisType &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a6613f29d3e54ce175ac33fb9ba264fae">getAnalysisID</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> PI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6613f29d3e54ce175ac33fb9ba264fae inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2190247edbacb33b4e8a3d409fa2d99e inherit pub_methods_classllvm_1_1Pass"><td class="memTemplParams" colspan="2">template&lt;typename AnalysisType &gt; </td></tr>
<tr class="memitem:a2190247edbacb33b4e8a3d409fa2d99e inherit pub_methods_classllvm_1_1Pass"><td class="memTemplItemLeft" align="right" valign="top">AnalysisType &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a2190247edbacb33b4e8a3d409fa2d99e">getAnalysisID</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> PI, <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, bool *Changed=nullptr)</td></tr>
<tr class="separator:a2190247edbacb33b4e8a3d409fa2d99e inherit pub_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a26ea3eee7271935ffb8a4afccc131c7f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a26ea3eee7271935ffb8a4afccc131c7f">hasLimitedCodeGenPipeline</a> ()</td></tr>
<tr class="memdesc:a26ea3eee7271935ffb8a4afccc131c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if one of the <code>-start-after</code>, <code>-start-before</code>, <code>-stop-after</code> or <code>-stop-before</code> options is set.  <a href="classllvm_1_1TargetPassConfig.html#a26ea3eee7271935ffb8a4afccc131c7f">More...</a><br /></td></tr>
<tr class="separator:a26ea3eee7271935ffb8a4afccc131c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0db8596710a5666b67e513da0d9b415"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ad0db8596710a5666b67e513da0d9b415">willCompleteCodeGenPipeline</a> ()</td></tr>
<tr class="memdesc:ad0db8596710a5666b67e513da0d9b415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if none of the <code>-stop-before</code> and <code>-stop-after</code> options is set.  <a href="classllvm_1_1TargetPassConfig.html#ad0db8596710a5666b67e513da0d9b415">More...</a><br /></td></tr>
<tr class="separator:ad0db8596710a5666b67e513da0d9b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207cb9d8c7672f209bba8d67e926ab6c"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a207cb9d8c7672f209bba8d67e926ab6c">getLimitedCodeGenPipelineReason</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Separator=&quot;/&quot;)</td></tr>
<tr class="memdesc:a207cb9d8c7672f209bba8d67e926ab6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">If hasLimitedCodeGenPipeline is true, this method returns a string with the name of the options, separated by <code>Separator</code> that caused this pipeline to be limited.  <a href="classllvm_1_1TargetPassConfig.html#a207cb9d8c7672f209bba8d67e926ab6c">More...</a><br /></td></tr>
<tr class="separator:a207cb9d8c7672f209bba8d67e926ab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1Pass"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classllvm_1_1Pass')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1Pass.html">llvm::Pass</a></td></tr>
<tr class="memitem:aab174263c400ece13a7278990e102fa6 inherit pub_static_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PassInfo.html">PassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#aab174263c400ece13a7278990e102fa6">lookupPassInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> void *TI)</td></tr>
<tr class="separator:aab174263c400ece13a7278990e102fa6 inherit pub_static_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992ff669acca94459037cfb1f41cb9dc inherit pub_static_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PassInfo.html">PassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a992ff669acca94459037cfb1f41cb9dc">lookupPassInfo</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>)</td></tr>
<tr class="separator:a992ff669acca94459037cfb1f41cb9dc inherit pub_static_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed7d79d79dffe7368c3d3cdf40dd80e inherit pub_static_methods_classllvm_1_1Pass"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Pass.html">Pass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Pass.html#a2ed7d79d79dffe7368c3d3cdf40dd80e">createPass</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>)</td></tr>
<tr class="separator:a2ed7d79d79dffe7368c3d3cdf40dd80e inherit pub_static_methods_classllvm_1_1Pass"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a9d683dfff7d103c70a52ab297be0a503"><td class="memItemLeft" align="right" valign="top">static char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a9d683dfff7d103c70a52ab297be0a503">ID</a></td></tr>
<tr class="separator:a9d683dfff7d103c70a52ab297be0a503"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:abd0a30a0d745cbd0dbdbc8bdf18afe7e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#abd0a30a0d745cbd0dbdbc8bdf18afe7e">addCoreISelPasses</a> ()</td></tr>
<tr class="memdesc:abd0a30a0d745cbd0dbdbc8bdf18afe7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add the actual instruction selection passes.  <a href="classllvm_1_1TargetPassConfig.html#abd0a30a0d745cbd0dbdbc8bdf18afe7e">More...</a><br /></td></tr>
<tr class="separator:abd0a30a0d745cbd0dbdbc8bdf18afe7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cab7813e9092d0e0669c57bceb1cb24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4cab7813e9092d0e0669c57bceb1cb24">setOpt</a> (bool &amp;Opt, bool Val)</td></tr>
<tr class="separator:a4cab7813e9092d0e0669c57bceb1cb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f81ebaba440d56ca78c806f562c9a1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a6f81ebaba440d56ca78c806f562c9a1b">isCustomizedRegAlloc</a> ()</td></tr>
<tr class="memdesc:a6f81ebaba440d56ca78c806f562c9a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register allocator is specified by -regalloc=override.  <a href="classllvm_1_1TargetPassConfig.html#a6f81ebaba440d56ca78c806f562c9a1b">More...</a><br /></td></tr>
<tr class="separator:a6f81ebaba440d56ca78c806f562c9a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4939ec0b463c69e5776eb3f336a964"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4c4939ec0b463c69e5776eb3f336a964">addPreISel</a> ()</td></tr>
<tr class="memdesc:a4c4939ec0b463c69e5776eb3f336a964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.  <a href="classllvm_1_1TargetPassConfig.html#a4c4939ec0b463c69e5776eb3f336a964">More...</a><br /></td></tr>
<tr class="separator:a4c4939ec0b463c69e5776eb3f336a964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1dc65c445136e2e59dbee92ccd5f7d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">addMachineSSAOptimization</a> ()</td></tr>
<tr class="memdesc:a8e1dc65c445136e2e59dbee92ccd5f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.  <a href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">More...</a><br /></td></tr>
<tr class="separator:a8e1dc65c445136e2e59dbee92ccd5f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c584af6befa438063622f975dc8386a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a3c584af6befa438063622f975dc8386a">addILPOpts</a> ()</td></tr>
<tr class="memdesc:a3c584af6befa438063622f975dc8386a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add passes that optimize instruction level parallelism for out-of-order targets.  <a href="classllvm_1_1TargetPassConfig.html#a3c584af6befa438063622f975dc8386a">More...</a><br /></td></tr>
<tr class="separator:a3c584af6befa438063622f975dc8386a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b60968916a58d607a698a7655cfbb2"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a98b60968916a58d607a698a7655cfbb2">addPreRegAlloc</a> ()</td></tr>
<tr class="memdesc:a98b60968916a58d607a698a7655cfbb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes immediately before register allocation.  <a href="classllvm_1_1TargetPassConfig.html#a98b60968916a58d607a698a7655cfbb2">More...</a><br /></td></tr>
<tr class="separator:a98b60968916a58d607a698a7655cfbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62a6cd86a48d93f4848217e982fbf9b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ae62a6cd86a48d93f4848217e982fbf9b">createTargetRegisterAllocator</a> (bool Optimized)</td></tr>
<tr class="memdesc:ae62a6cd86a48d93f4848217e982fbf9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level.  <a href="classllvm_1_1TargetPassConfig.html#ae62a6cd86a48d93f4848217e982fbf9b">More...</a><br /></td></tr>
<tr class="separator:ae62a6cd86a48d93f4848217e982fbf9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8473cd921ce0dee1a2b3b0ab484708cc"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a8473cd921ce0dee1a2b3b0ab484708cc">addFastRegAlloc</a> ()</td></tr>
<tr class="memdesc:a8473cd921ce0dee1a2b3b0ab484708cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation.  <a href="classllvm_1_1TargetPassConfig.html#a8473cd921ce0dee1a2b3b0ab484708cc">More...</a><br /></td></tr>
<tr class="separator:a8473cd921ce0dee1a2b3b0ab484708cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6481662c2fc1eb7d95b5a32939e24b94"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a6481662c2fc1eb7d95b5a32939e24b94">addOptimizedRegAlloc</a> ()</td></tr>
<tr class="memdesc:a6481662c2fc1eb7d95b5a32939e24b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">addOptimizedRegAlloc - Add passes related to register allocation.  <a href="classllvm_1_1TargetPassConfig.html#a6481662c2fc1eb7d95b5a32939e24b94">More...</a><br /></td></tr>
<tr class="separator:a6481662c2fc1eb7d95b5a32939e24b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0137211a0b4a9400f319412dad626a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a7a0137211a0b4a9400f319412dad626a">addPreRewrite</a> ()</td></tr>
<tr class="memdesc:a7a0137211a0b4a9400f319412dad626a"><td class="mdescLeft">&#160;</td><td class="mdescRight">addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is complete, but before virtual registers are rewritten to physical registers.  <a href="classllvm_1_1TargetPassConfig.html#a7a0137211a0b4a9400f319412dad626a">More...</a><br /></td></tr>
<tr class="separator:a7a0137211a0b4a9400f319412dad626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6878faf7ed82b257750f9c0f21094b2"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ae6878faf7ed82b257750f9c0f21094b2">addPostFastRegAllocRewrite</a> ()</td></tr>
<tr class="memdesc:ae6878faf7ed82b257750f9c0f21094b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">addPostFastRegAllocRewrite - Add passes to the optimized register allocation pipeline after fast register allocation is complete.  <a href="classllvm_1_1TargetPassConfig.html#ae6878faf7ed82b257750f9c0f21094b2">More...</a><br /></td></tr>
<tr class="separator:ae6878faf7ed82b257750f9c0f21094b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affca44185a11657af16a1e67a63b78bd"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#affca44185a11657af16a1e67a63b78bd">addPostRewrite</a> ()</td></tr>
<tr class="memdesc:affca44185a11657af16a1e67a63b78bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add passes to be run immediately after virtual registers are rewritten to physical registers.  <a href="classllvm_1_1TargetPassConfig.html#affca44185a11657af16a1e67a63b78bd">More...</a><br /></td></tr>
<tr class="separator:affca44185a11657af16a1e67a63b78bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a9d9de0a8ca42af17c54cf1272fd11"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a40a9d9de0a8ca42af17c54cf1272fd11">addPostRegAlloc</a> ()</td></tr>
<tr class="memdesc:a40a9d9de0a8ca42af17c54cf1272fd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.  <a href="classllvm_1_1TargetPassConfig.html#a40a9d9de0a8ca42af17c54cf1272fd11">More...</a><br /></td></tr>
<tr class="separator:a40a9d9de0a8ca42af17c54cf1272fd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f8ace18b246f97ea5f682a5ea5efa8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a81f8ace18b246f97ea5f682a5ea5efa8">addMachineLateOptimization</a> ()</td></tr>
<tr class="memdesc:a81f8ace18b246f97ea5f682a5ea5efa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add passes that optimize machine instructions after register allocation.  <a href="classllvm_1_1TargetPassConfig.html#a81f8ace18b246f97ea5f682a5ea5efa8">More...</a><br /></td></tr>
<tr class="separator:a81f8ace18b246f97ea5f682a5ea5efa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396b63f41d492a58e79af00dbacf098e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a396b63f41d492a58e79af00dbacf098e">addPreSched2</a> ()</td></tr>
<tr class="memdesc:a396b63f41d492a58e79af00dbacf098e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.  <a href="classllvm_1_1TargetPassConfig.html#a396b63f41d492a58e79af00dbacf098e">More...</a><br /></td></tr>
<tr class="separator:a396b63f41d492a58e79af00dbacf098e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb17e87e14c5ade1a1653f0e87ab7c9b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#adb17e87e14c5ade1a1653f0e87ab7c9b">addGCPasses</a> ()</td></tr>
<tr class="memdesc:adb17e87e14c5ade1a1653f0e87ab7c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">addGCPasses - Add late codegen passes that analyze code for garbage collection.  <a href="classllvm_1_1TargetPassConfig.html#adb17e87e14c5ade1a1653f0e87ab7c9b">More...</a><br /></td></tr>
<tr class="separator:adb17e87e14c5ade1a1653f0e87ab7c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f011091f5fa9e924c851251a4293a20"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4f011091f5fa9e924c851251a4293a20">addBlockPlacement</a> ()</td></tr>
<tr class="memdesc:a4f011091f5fa9e924c851251a4293a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add standard basic block placement passes.  <a href="classllvm_1_1TargetPassConfig.html#a4f011091f5fa9e924c851251a4293a20">More...</a><br /></td></tr>
<tr class="separator:a4f011091f5fa9e924c851251a4293a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665aaee703109520c639696e02283bb8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a665aaee703109520c639696e02283bb8">addPreEmitPass</a> ()</td></tr>
<tr class="memdesc:a665aaee703109520c639696e02283bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass may be implemented by targets that want to run passes immediately before machine code is emitted.  <a href="classllvm_1_1TargetPassConfig.html#a665aaee703109520c639696e02283bb8">More...</a><br /></td></tr>
<tr class="separator:a665aaee703109520c639696e02283bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130fc317a7f99762484a1fcc544a13d6"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a130fc317a7f99762484a1fcc544a13d6">addPreEmitPass2</a> ()</td></tr>
<tr class="memdesc:a130fc317a7f99762484a1fcc544a13d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets may add passes immediately before machine code is emitted in this callback.  <a href="classllvm_1_1TargetPassConfig.html#a130fc317a7f99762484a1fcc544a13d6">More...</a><br /></td></tr>
<tr class="separator:a130fc317a7f99762484a1fcc544a13d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ca200281996a1a8bc064d21d4aa238"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ab2ca200281996a1a8bc064d21d4aa238">addPass</a> (<a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> PassID)</td></tr>
<tr class="memdesc:ab2ca200281996a1a8bc064d21d4aa238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utilities for targets to add passes to the pass manager.  <a href="classllvm_1_1TargetPassConfig.html#ab2ca200281996a1a8bc064d21d4aa238">More...</a><br /></td></tr>
<tr class="separator:ab2ca200281996a1a8bc064d21d4aa238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e61a629981e27e1e084a07dd953dcb5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a2e61a629981e27e1e084a07dd953dcb5">addPass</a> (<a class="el" href="classllvm_1_1Pass.html">Pass</a> *<a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>)</td></tr>
<tr class="memdesc:a2e61a629981e27e1e084a07dd953dcb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over a particular unit of IR.">PassManager</a> if that pass is supposed to be run, as determined by the StartAfter and StopAfter options.  <a href="classllvm_1_1TargetPassConfig.html#a2e61a629981e27e1e084a07dd953dcb5">More...</a><br /></td></tr>
<tr class="separator:a2e61a629981e27e1e084a07dd953dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521c0fd2e8307b5b136c2e8b984a9316"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a521c0fd2e8307b5b136c2e8b984a9316">createRegAllocPass</a> (bool Optimized)</td></tr>
<tr class="memdesc:a521c0fd2e8307b5b136c2e8b984a9316"><td class="mdescLeft">&#160;</td><td class="mdescRight">addMachinePasses helper to create the target-selected or overriden regalloc pass.  <a href="classllvm_1_1TargetPassConfig.html#a521c0fd2e8307b5b136c2e8b984a9316">More...</a><br /></td></tr>
<tr class="separator:a521c0fd2e8307b5b136c2e8b984a9316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662881e8843762cf5faebe3885d8f482"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a662881e8843762cf5faebe3885d8f482">addRegAssignAndRewriteFast</a> ()</td></tr>
<tr class="memdesc:a662881e8843762cf5faebe3885d8f482"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add core register allocator passes which do the actual register assignment and rewriting.  <a href="classllvm_1_1TargetPassConfig.html#a662881e8843762cf5faebe3885d8f482">More...</a><br /></td></tr>
<tr class="separator:a662881e8843762cf5faebe3885d8f482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d238c15b46f46b3e99ec226fa26402"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a94d238c15b46f46b3e99ec226fa26402">addRegAssignAndRewriteOptimized</a> ()</td></tr>
<tr class="separator:a94d238c15b46f46b3e99ec226fa26402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ModulePass"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ModulePass')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ModulePass.html">llvm::ModulePass</a></td></tr>
<tr class="memitem:ab0f92e1d06aa28c44dc236c73460ba7a inherit pro_methods_classllvm_1_1ModulePass"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ModulePass.html#ab0f92e1d06aa28c44dc236c73460ba7a">skipModule</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab0f92e1d06aa28c44dc236c73460ba7a inherit pro_methods_classllvm_1_1ModulePass"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional passes call this function to check whether the pass should be skipped.  <a href="classllvm_1_1ModulePass.html#ab0f92e1d06aa28c44dc236c73460ba7a">More...</a><br /></td></tr>
<tr class="separator:ab0f92e1d06aa28c44dc236c73460ba7a inherit pro_methods_classllvm_1_1ModulePass"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a0bbc128d7ade815d9f066a35679b7960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a0bbc128d7ade815d9f066a35679b7960">TM</a></td></tr>
<tr class="separator:a0bbc128d7ade815d9f066a35679b7960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab217c347aa927ffb896c171168895459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PassConfigImpl.html">PassConfigImpl</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ab217c347aa927ffb896c171168895459">Impl</a> = nullptr</td></tr>
<tr class="separator:ab217c347aa927ffb896c171168895459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2e2e8f5e3e4505e4056b8f2ed3e65a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4d2e2e8f5e3e4505e4056b8f2ed3e65a">Initialized</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a4d2e2e8f5e3e4505e4056b8f2ed3e65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72636f8e2bd44dd56cadc71aac4f5156"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a72636f8e2bd44dd56cadc71aac4f5156">DisableVerify</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a72636f8e2bd44dd56cadc71aac4f5156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad216263804522ba65f3369a5be899b3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#aad216263804522ba65f3369a5be899b3">EnableTailMerge</a> = <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></td></tr>
<tr class="memdesc:aad216263804522ba65f3369a5be899b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default setting for -enable-tail-merge on this target.  <a href="classllvm_1_1TargetPassConfig.html#aad216263804522ba65f3369a5be899b3">More...</a><br /></td></tr>
<tr class="separator:aad216263804522ba65f3369a5be899b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e625ea8350a1a4c594a5f69c7598de"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a13e625ea8350a1a4c594a5f69c7598de">RequireCodeGenSCCOrder</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="memdesc:a13e625ea8350a1a4c594a5f69c7598de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Require processing of functions such that callees are generated before callers.  <a href="classllvm_1_1TargetPassConfig.html#a13e625ea8350a1a4c594a5f69c7598de">More...</a><br /></td></tr>
<tr class="separator:a13e625ea8350a1a4c594a5f69c7598de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Target-Independent Code Generator <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration Options. </p>
<p>This is an <a class="el" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class - This class is used to provide information that does not need to be run.">ImmutablePass</a> solely for the purpose of exposing CodeGen options to the internals of other CodeGen passes. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00084">84</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a9af3a0005b5c3d3790862f7f87dc441a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9af3a0005b5c3d3790862f7f87dc441a">&#9670;&nbsp;</a></span>TargetPassConfig() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TargetPassConfig::TargetPassConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;&#160;</td>
          <td class="paramname"><em>pm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00603">603</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp.html#a21e11df55aaa5711546e4fe10add9246">EnableGlobalISelAbort</a>, <a class="el" href="TargetPassConfig_8cpp.html#af7a823007fa5b3b1e7d4d565846fc242">EnableIPRA</a>, <a class="el" href="TargetOptions_8h_source.html#l00297">llvm::TargetOptions::EnableIPRA</a>, <a class="el" href="CommandLine_8h_source.html#l00401">llvm::cl::Option::getNumOccurrences()</a>, <a class="el" href="PassRegistry_8cpp_source.html#l00024">llvm::PassRegistry::getPassRegistry()</a>, <a class="el" href="TargetOptions_8h_source.html#l00239">llvm::TargetOptions::GlobalISelAbort</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00123">Impl</a>, <a class="el" href="namespacellvm.html#a6be8f201b39743a4b74f1ae1318a59b6">llvm::initializeAAResultsWrapperPassPass()</a>, <a class="el" href="namespacellvm.html#aac657448090f4052b1e4820de55c9876">llvm::initializeBasicAAWrapperPassPass()</a>, <a class="el" href="CodeGen_8cpp_source.html#l00021">llvm::initializeCodeGen()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00180">setRequiresCodeGenSCCOrder()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>, and <a class="el" href="Target_2TargetMachine_8h_source.html#l00496">llvm::LLVMTargetMachine::useIPRA()</a>.</p>

</div>
</div>
<a id="a60191a723d5e24d5072df3a833b11054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60191a723d5e24d5072df3a833b11054">&#9670;&nbsp;</a></span>TargetPassConfig() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TargetPassConfig::TargetPassConfig </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00654">654</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a id="a2dda19f14b6cc187e9cae9913c500414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dda19f14b6cc187e9cae9913c500414">&#9670;&nbsp;</a></span>~TargetPassConfig()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetPassConfig::~TargetPassConfig </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00399">399</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00123">Impl</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a4f011091f5fa9e924c851251a4293a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f011091f5fa9e924c851251a4293a20">&#9670;&nbsp;</a></span>addBlockPlacement()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addBlockPlacement </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add standard basic block placement passes. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01523">1523</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="namespacellvm.html#ac4e2d96fd1bd8d48ce161d3d4345cdb5">llvm::createMIRAddFSDiscriminatorsPass()</a>, <a class="el" href="MIRSampleProfile_8cpp_source.html#l00077">llvm::createMIRProfileLoaderPass()</a>, <a class="el" href="TargetPassConfig_8cpp.html#a6b9e433dcadab67f0984e769700c6ab6">DisableLayoutFSProfileLoader</a>, <a class="el" href="TargetPassConfig_8cpp.html#a1eeb30fa5c1dcc78e59e19c2365a2152">EnableBlockPlacementStats</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00378">llvm::EnableFSDiscriminator</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00327">getFSProfileFile()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00338">getFSRemappingFile()</a>, <a class="el" href="MachineBlockPlacement_8cpp_source.html#l00621">llvm::MachineBlockPlacementID</a>, <a class="el" href="MachineBlockPlacement_8cpp_source.html#l03662">llvm::MachineBlockPlacementStatsID</a>, <a class="el" href="Discriminator_8h_source.html#l00061">llvm::sampleprof::Pass2</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a0aa1f0268b5f4feb0da94ad923d430f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa1f0268b5f4feb0da94ad923d430f8">&#9670;&nbsp;</a></span>addCheckDebugPass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addCheckDebugPass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a pass to check synthesized debug info for MIR. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00816">816</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, and <a class="el" href="MachineCheckDebugify_8cpp_source.html#l00124">llvm::createCheckDebugMachineModulePass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00827">addMachinePostPasses()</a>.</p>

</div>
</div>
<a id="a3082a93fec84f7658664ce7b4840b15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3082a93fec84f7658664ce7b4840b15c">&#9670;&nbsp;</a></span>addCodeGenPrepare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addCodeGenPrepare </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add pass to prepare the LLVM IR for code generation. </p>
<p>This should be done before exception handling preparation passes. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPUPassConfig.html#ad3c43a064022801bdca206ced049a0ff">llvm::AMDGPUPassConfig</a>, and <a class="el" href="classDirectXPassConfig.html#a49845b47cd7ea53506680a7419f38f16">DirectXPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00967">967</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l00488">llvm::createCodeGenPreparePass()</a>, <a class="el" href="TargetPassConfig_8cpp.html#a3e4ac30fe2b89e2804688ba0329e3ef9">DisableCGP</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00631">getOptLevel()</a>, and <a class="el" href="CodeGen_8h_source.html#l00058">llvm::CodeGenOpt::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01041">llvm::AMDGPUPassConfig::addCodeGenPrepare()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">addISelPasses()</a>, and <a class="el" href="DirectXTargetMachine_8cpp_source.html#l00123">llvm::DirectXTargetMachine::addPassesToEmitFile()</a>.</p>

</div>
</div>
<a id="abd0a30a0d745cbd0dbdbc8bdf18afe7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0a30a0d745cbd0dbdbc8bdf18afe7e">&#9670;&nbsp;</a></span>addCoreISelPasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::addCoreISelPasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add the actual instruction selection passes. </p>
<p>This does not include preparation passes on IR. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">996</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00272">addGlobalInstructionSelect()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00239">addInstSelector()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00245">addIRTranslator()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00253">addLegalizeMachineIR()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00266">addPreGlobalInstructionSelect()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00249">addPreLegalizeMachineIR()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00257">addPreRegBankSelect()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00262">addRegBankSelect()</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_FALSE</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_TRUE</a>, <a class="el" href="namespacellvm.html#a3687ee8caa559086863fb9911c4ad4d5">llvm::createResetMachineFunctionPass()</a>, <a class="el" href="TargetPassConfig_8cpp.html#ae66363d172f88ef9e7b828679373bc69">EnableFastISelOption</a>, <a class="el" href="TargetOptions_8h_source.html#l00235">llvm::TargetOptions::EnableGlobalISel</a>, <a class="el" href="TargetPassConfig_8cpp.html#ac605dc7bdd115aff8afc3af9b1005086">EnableGlobalISelOption</a>, <a class="el" href="FinalizeISel_8cpp_source.html#l00042">llvm::FinalizeISelID</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00255">llvm::TargetMachine::getO0WantsFastISel()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00182">llvm::TargetMachine::getOptLevel()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01543">isGlobalISelAbortEnabled()</a>, <a class="el" href="CodeGen_8h_source.html#l00058">llvm::CodeGenOpt::None</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00788">printAndVerify()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01547">reportDiagnosticWhenGlobalISelFallback()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00254">llvm::TargetMachine::setFastISel()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00257">llvm::TargetMachine::setGlobalISel()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00256">llvm::TargetMachine::setO0WantsFastISel()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">addISelPasses()</a>.</p>

</div>
</div>
<a id="a42c1011ab44009942c7c54eb763b3627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c1011ab44009942c7c54eb763b3627">&#9670;&nbsp;</a></span>addDebugifyPass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addDebugifyPass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a pass to add synthesized debug info to the MIR. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00808">808</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, and <a class="el" href="MachineDebugify_8cpp_source.html#l00205">llvm::createDebugifyMachineModulePass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00820">addMachinePrePasses()</a>.</p>

</div>
</div>
<a id="a8473cd921ce0dee1a2b3b0ab484708cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8473cd921ce0dee1a2b3b0ab484708cc">&#9670;&nbsp;</a></span>addFastRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addFastRegAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation. </p>
<p>Add the minimum set of target-independent passes that are required for register allocation.</p>
<p>No coalescing or scheduling. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01427">1427</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01390">addRegAssignAndRewriteFast()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00128">llvm::PHIEliminationID</a>, and <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00193">llvm::TwoAddressInstructionPassID</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="adb17e87e14c5ade1a1653f0e87ab7c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb17e87e14c5ade1a1653f0e87ab7c9b">&#9670;&nbsp;</a></span>addGCPasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::addGCPasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addGCPasses - Add late codegen passes that analyze code for garbage collection. </p>
<p>Add standard GC passes.</p>
<p>This should return true if GC info should be printed after these passes. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPUPassConfig.html#a48a4ae24ee0bd478fa6dd7b8e10eb756">llvm::AMDGPUPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01517">1517</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, and <a class="el" href="GCRootLowering_8cpp_source.html#l00238">llvm::GCMachineCodeAnalysisID</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a97fc078abebbca21651a9ef97dd1cd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97fc078abebbca21651a9ef97dd1cd1c">&#9670;&nbsp;</a></span>addGlobalInstructionSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addGlobalInstructionSelect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00272">272</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a3c584af6befa438063622f975dc8386a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c584af6befa438063622f975dc8386a">&#9670;&nbsp;</a></span>addILPOpts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addILPOpts </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add passes that optimize instruction level parallelism for out-of-order targets. </p>
<p>These passes are run while the machine code is still in SSA form, so they can use <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> to control their heuristics.</p>
<p>All passes added here should preserve the <a class="el" href="classllvm_1_1MachineDominatorTree.html" title="DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...">MachineDominatorTree</a>, <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>, and <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> analyses. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00374">374</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01283">addMachineSSAOptimization()</a>.</p>

</div>
</div>
<a id="a45c2bcfa7777e420dc7c979b639afaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c2bcfa7777e420dc7c979b639afaf9">&#9670;&nbsp;</a></span>addInstSelector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addInstSelector </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPUPassConfig.html#a3dfda91b1766a907bad7895b0c02c3ee">llvm::AMDGPUPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00239">239</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a835d2863dbd2cfd8c184a6a94923b61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835d2863dbd2cfd8c184a6a94923b61f">&#9670;&nbsp;</a></span>addIRPasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addIRPasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPUPassConfig.html#ab4b7f9099a377d260c73ad9d7b464615">llvm::AMDGPUPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00840">840</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l01806">llvm::createBasicAAWrapperPass()</a>, <a class="el" href="CanonicalizeFreezeInLoops_8cpp_source.html#l00244">llvm::createCanonicalizeFreezeInLoopsPass()</a>, <a class="el" href="ConstantHoisting_8cpp_source.html#l00137">llvm::createConstantHoistingPass()</a>, <a class="el" href="ExpandMemCmp_8cpp_source.html#l00920">llvm::createExpandMemCmpPass()</a>, <a class="el" href="ExpandReductions_8cpp_source.html#l00200">llvm::createExpandReductionsPass()</a>, <a class="el" href="ExpandVectorPredication_8cpp_source.html#l00707">llvm::createExpandVectorPredicationPass()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l07019">llvm::createLoopStrengthReducePass()</a>, <a class="el" href="LowerConstantIntrinsics_8cpp_source.html#l00204">llvm::createLowerConstantIntrinsicsPass()</a>, <a class="el" href="namespacellvm.html#ad227de6d038120edd5b105b116313190">llvm::createLowerGlobalDtorsLegacyPass()</a>, <a class="el" href="MergeICmps_8cpp_source.html#l00910">llvm::createMergeICmpsLegacyPass()</a>, <a class="el" href="PartiallyInlineLibCalls_8cpp_source.html#l00215">llvm::createPartiallyInlineLibCallsPass()</a>, <a class="el" href="IRPrintingPasses_8cpp_source.html#l00112">llvm::createPrintFunctionPass()</a>, <a class="el" href="ReplaceWithVeclib_8cpp_source.html#l00251">llvm::createReplaceWithVeclibLegacyPass()</a>, <a class="el" href="ScalarizeMaskedMemIntrin_8cpp_source.html#l00087">llvm::createScalarizeMaskedMemIntrinLegacyPass()</a>, <a class="el" href="namespacellvm.html#a2ecd261c67f82b53e082611f12e6fa48">llvm::createScopedNoAliasAAWrapperPass()</a>, <a class="el" href="SelectOptimize_8cpp_source.html#l00229">llvm::createSelectOptimizePass()</a>, <a class="el" href="TLSVariableHoist_8cpp_source.html#l00084">llvm::createTLSVariableHoistPass()</a>, <a class="el" href="namespacellvm.html#a9a966417e4d11e034ebcbdaf8838d8c7">llvm::createTypeBasedAAWrapperPass()</a>, <a class="el" href="namespacellvm.html#a90925c149f6cf6ac3132722e0d7d233f">llvm::createUnreachableBlockEliminationPass()</a>, <a class="el" href="Verifier_8cpp_source.html#l06851">llvm::createVerifierPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TargetPassConfig_8cpp.html#a96481f63d3d6bfc517d786e03923e496">DisableConstantHoisting</a>, <a class="el" href="TargetPassConfig_8cpp.html#a794a44d0dc5415d4f6be5363d95a3802">DisableExpandReductions</a>, <a class="el" href="TargetPassConfig_8cpp.html#a05ceab7aabd004d9cead06e22cad0322">DisableLSR</a>, <a class="el" href="TargetPassConfig_8cpp.html#a7afa0411d718fb25f84b3064e8f84314">DisableMergeICmps</a>, <a class="el" href="TargetPassConfig_8cpp.html#aafe55721cbb36c2488173f4332e17d59">DisablePartialLibcallInlining</a>, <a class="el" href="TargetPassConfig_8cpp.html#ac7494f88e19e6f277cec14fa17737ec2">DisableSelectOptimize</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00128">DisableVerify</a>, <a class="el" href="GCRootLowering_8cpp_source.html#l00085">llvm::GCLoweringID</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00631">getOptLevel()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00127">llvm::TargetMachine::getTargetTriple()</a>, <a class="el" href="Triple_8h_source.html#l00687">llvm::Triple::isOSBinFormatMachO()</a>, <a class="el" href="TargetOptions_8h_source.html#l00252">llvm::TargetOptions::LowerGlobalDtorsViaCxaAtExit</a>, <a class="el" href="CodeGen_8h_source.html#l00058">llvm::CodeGenOpt::None</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="TargetPassConfig_8cpp.html#a0c2845ffaedc71686e2d54a27655e2ef">PrintLSR</a>, <a class="el" href="ShadowStackGCLowering_8cpp_source.html#l00092">llvm::ShadowStackGCLoweringID</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00951">llvm::AMDGPUPassConfig::addIRPasses()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">addISelPasses()</a>.</p>

</div>
</div>
<a id="ae18572087fbbf5559209d1955a695414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18572087fbbf5559209d1955a695414">&#9670;&nbsp;</a></span>addIRTranslator()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addIRTranslator </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00245">245</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="af5bbe3a77f5ca8c38bb4c24bbd491ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5bbe3a77f5ca8c38bb4c24bbd491ff0">&#9670;&nbsp;</a></span>addISelPasses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::addISelPasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High level function that adds all passes necessary to go from llvm IR representation to the MI representation. </p>
<p>Adds IR based lowering and target specific optimization passes and finally the core instruction selection passes. </p><dl class="section return"><dt>Returns</dt><dd>true if an error occurred, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">1082</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00967">addCodeGenPrepare()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00840">addIRPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00974">addISelPrepare()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00923">addPassesToHandleExceptions()</a>, <a class="el" href="ExpandLargeDivRem_8cpp_source.html#l00137">llvm::createExpandLargeDivRemPass()</a>, <a class="el" href="ExpandLargeFpConvert_8cpp_source.html#l00662">llvm::createExpandLargeFpConvertPass()</a>, <a class="el" href="namespacellvm.html#acd6b44345553cec7c22a7c50600fe825">llvm::createLowerEmuTLSPass()</a>, <a class="el" href="namespacellvm.html#a47ba1152429b82cf38d6e2df8292baed">llvm::createPreISelIntrinsicLoweringPass()</a>, <a class="el" href="TargetTransformInfo_8cpp_source.html#l01244">llvm::createTargetTransformInfoWrapperPass()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00215">llvm::TargetMachine::getTargetIRAnalysis()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>, and <a class="el" href="TargetMachine_8cpp_source.html#l00146">llvm::TargetMachine::useEmulatedTLS()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00107">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a id="acd370e6335630ad711de582b8bb2fd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd370e6335630ad711de582b8bb2fd72">&#9670;&nbsp;</a></span>addISelPrepare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addISelPrepare </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00974">974</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00360">addPreISel()</a>, <a class="el" href="IRPrintingPasses_8cpp_source.html#l00112">llvm::createPrintFunctionPass()</a>, <a class="el" href="SafeStack_8cpp_source.html#l00939">llvm::createSafeStackPass()</a>, <a class="el" href="StackProtector_8cpp_source.html#l00079">llvm::createStackProtectorPass()</a>, <a class="el" href="Verifier_8cpp_source.html#l06851">llvm::createVerifierPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00128">DisableVerify</a>, <a class="el" href="TargetPassConfig_8cpp.html#aeee3d0ae88cbd8a6e0e4a06d1e3bd321">PrintISelInput</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00179">requiresCodeGenSCCOrder()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">addISelPasses()</a>.</p>

</div>
</div>
<a id="a8536363af4f2d54c8ca24ed40356d8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8536363af4f2d54c8ca24ed40356d8ac">&#9670;&nbsp;</a></span>addLegalizeMachineIR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addLegalizeMachineIR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00253">253</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a81f8ace18b246f97ea5f682a5ea5efa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f8ace18b246f97ea5f682a5ea5efa8">&#9670;&nbsp;</a></span>addMachineLateOptimization()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addMachineLateOptimization </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add passes that optimize machine instructions after register allocation. </p>
<p>Post RegAlloc <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration.</p>
<p>Add passes that optimize machine instructions after register allocation. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01498">1498</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00118">llvm::BranchFolderPassID</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00403">llvm::MachineCopyPropagationID</a>, <a class="el" href="MachineLateInstrsCleanup_8cpp_source.html#l00077">llvm::MachineLateInstrsCleanupID</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00224">llvm::TargetMachine::requiresStructuredCFG()</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00076">llvm::TailDuplicateID</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a821092b65a0bd12e6aab341164fd4e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821092b65a0bd12e6aab341164fd4e93">&#9670;&nbsp;</a></span>addMachinePasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addMachinePasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add the complete, standard set of LLVM CodeGen passes. </p>
<p>Add the complete set of target-independent postISel code generator passes.</p>
<p>Fully developed targets will not generally override this.</p>
<p>This can be read as the standard order of major LLVM CodeGen stages. Stages with nontrivial configuration or multiple passes are broken out below in addStage routines.</p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> TargetPassConfig::addXX routine may be overriden by the <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a>. The addPre/Post methods with empty header implementations allow injecting target-specific fixups just before or after major stages. Additionally, targets have the flexibility to change pass order within a stage by overriding default implementation of addStage routines below. Each technique has maintainability tradeoffs because alternate pass orders are not well supported. addPre/Post works better if the target pass is easily tied to a common pass. But if it has subtle dependencies on multiple passes, the target should override the stage instead.</p>
<p>TODO: We could use a single addPre/Post(ID) hook to allow pass injection before/after any target-independent pass. But it's currently overkill. </p>
<p>Add passes that optimize machine instructions after register allocation.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">1123</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01523">addBlockPlacement()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01427">addFastRegAlloc()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01517">addGCPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01498">addMachineLateOptimization()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01283">addMachineSSAOptimization()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01437">addOptimizedRegAlloc()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00420">addPostRegAlloc()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00439">addPreEmitPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00446">addPreEmitPass2()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00380">addPreRegAlloc()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00427">addPreSched2()</a>, <a class="el" href="namespacellvm.html#ad16d2d781480402236239b1a788d96c2ad974e9d034ddb6f17c04a7464bee7f1f">llvm::AlwaysOutline</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00398">llvm::createBasicBlockSectionsPass()</a>, <a class="el" href="BasicBlockSectionsProfileReader_8cpp_source.html#l00142">llvm::createBasicBlockSectionsProfileReaderPass()</a>, <a class="el" href="namespacellvm.html#a1748ad76ed56e16bc5f9eadbe091daad">llvm::createCFIFixup()</a>, <a class="el" href="GCMetadata_8cpp_source.html#l00089">llvm::createGCInfoPrinter()</a>, <a class="el" href="namespacellvm.html#af1c88820b5635b9bc38b55f9d36f9b5a">llvm::createMachineFunctionSplitterPass()</a>, <a class="el" href="MachineOutliner_8cpp_source.html#l00501">llvm::createMachineOutlinerPass()</a>, <a class="el" href="namespacellvm.html#ac4e2d96fd1bd8d48ce161d3d4345cdb5">llvm::createMIRAddFSDiscriminatorsPass()</a>, <a class="el" href="MIRSampleProfile_8cpp_source.html#l00077">llvm::createMIRProfileLoaderPass()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00161">llvm::createPrologEpilogInserterPass()</a>, <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00075">llvm::createRegUsageInfoCollector()</a>, <a class="el" href="RegUsageInfoPropagate_8cpp_source.html#l00152">llvm::createRegUsageInfoPropPass()</a>, <a class="el" href="namespacellvm.html#a3677e126360d5a4ee4e40f5f84d35679">llvm::createStackFrameLayoutAnalysisPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TargetPassConfig_8cpp.html#ab9c62d41e1fc6849ae0343c76c246bd4">DisableCFIFixup</a>, <a class="el" href="TargetPassConfig_8cpp.html#abdda42a725818cb2cbef5801a1b8c7e6">DisableRAFSProfileLoader</a>, <a class="el" href="TargetOptions_8h_source.html#l00361">llvm::TargetOptions::EnableCFIFixup</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00378">llvm::EnableFSDiscriminator</a>, <a class="el" href="TargetPassConfig_8cpp.html#a7a027104c99b48a13c4b373f51dcb1a1">EnableImplicitNullChecks</a>, <a class="el" href="TargetOptions_8h_source.html#l00297">llvm::TargetOptions::EnableIPRA</a>, <a class="el" href="TargetPassConfig_8cpp.html#ad1e6284d05832a6f206f2fef81491de5">EnableMachineFunctionSplitter</a>, <a class="el" href="TargetOptions_8h_source.html#l00306">llvm::TargetOptions::EnableMachineFunctionSplitter</a>, <a class="el" href="TargetPassConfig_8cpp.html#aa9f3bd5ef50072c4822d825bfcb28c86">EnableMachineOutliner</a>, <a class="el" href="TargetOptions_8h_source.html#l00303">llvm::TargetOptions::EnableMachineOutliner</a>, <a class="el" href="ExpandPostRAPseudos_8cpp_source.html#l00057">llvm::ExpandPostRAPseudosID</a>, <a class="el" href="FEntryInserter_8cpp_source.html#l00048">llvm::FEntryInserterID</a>, <a class="el" href="FixupStatepointCallerSaved_8cpp_source.html#l00084">llvm::FixupStatepointCallerSavedID</a>, <a class="el" href="TargetPassConfig_8cpp.html#a316fe28f0d99747402444657813599fd">FSNoFinalDiscrim</a>, <a class="el" href="FuncletLayout_8cpp_source.html#l00039">llvm::FuncletLayoutID</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00313">llvm::TargetMachine::getBBSectionsFuncListBuf()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00308">llvm::TargetMachine::getBBSectionsType()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00327">getFSProfileFile()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00338">getFSRemappingFile()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01325">getOptimizeRegAlloc()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00631">getOptLevel()</a>, <a class="el" href="ImplicitNullChecks_8cpp_source.html#l00814">llvm::ImplicitNullChecksID</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00709">isPassSubstitutedOrOverridden()</a>, <a class="el" href="namespacellvm.html#acefe92adee8725ad904c7c43649790e8a4ee29ca12c7d126654bd0e5275de6135">llvm::List</a>, <a class="el" href="LiveDebugValues_8cpp_source.html#l00091">llvm::LiveDebugValuesID</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00108">llvm::LocalStackSlotAllocationID</a>, <a class="el" href="namespacellvm.html#a65d7b580b635138682b119f867ed1f84">llvm::MachineSanitizerBinaryMetadataID</a>, <a class="el" href="TargetPassConfig_8cpp.html#aa3acd0eac75e742f8bf2d3c0fb4cc24b">MISchedPostRA</a>, <a class="el" href="namespacellvm.html#ad16d2d781480402236239b1a788d96c2a195096192885c0c4a0ee1a4d8d0712bc">llvm::NeverOutline</a>, <a class="el" href="CodeGen_8h_source.html#l00058">llvm::CodeGenOpt::None</a>, <a class="el" href="namespacellvm.html#acefe92adee8725ad904c7c43649790e8a6adf97f83acf6453d4a6a4b1070f3754">llvm::None</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="Discriminator_8h_source.html#l00060">llvm::sampleprof::Pass1</a>, <a class="el" href="Discriminator_8h_source.html#l00064">llvm::sampleprof::PassLast</a>, <a class="el" href="PatchableFunction_8cpp_source.html#l00096">llvm::PatchableFunctionID</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00264">llvm::PostMachineSchedulerID</a>, <a class="el" href="MachineSink_8cpp_source.html#l01622">llvm::PostRAMachineSinkingID</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00197">llvm::PostRASchedulerID</a>, <a class="el" href="TargetPassConfig_8cpp.html#abb79b0c2a618cf1aa4cc8781b38404f0">PrintGCInfo</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00150">llvm::PrologEpilogCodeInserterID</a>, <a class="el" href="RemoveRedundantDebugValues_8cpp_source.html#l00061">llvm::RemoveRedundantDebugValuesID</a>, <a class="el" href="ShrinkWrap_8cpp_source.html#l00250">llvm::ShrinkWrapID</a>, <a class="el" href="StackMapLivenessAnalysis_8cpp_source.html#l00086">llvm::StackMapLivenessID</a>, <a class="el" href="TargetOptions_8h_source.html#l00309">llvm::TargetOptions::SupportsDefaultOutlining</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00395">llvm::TargetMachine::targetSchedulesPostRAScheduling()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>, and <a class="el" href="XRayInstrumentation_8cpp_source.html#l00263">llvm::XRayInstrumentationID</a>.</p>

<p class="reference">Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00107">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a id="a3934493a220cc8501fecdb1b46ed53b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3934493a220cc8501fecdb1b46ed53b5">&#9670;&nbsp;</a></span>addMachinePostPasses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addMachinePostPasses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Banner</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add standard passes after a pass that has just been added. </p>
<p>For example, the MachineVerifier if it is enabled. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00827">827</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00816">addCheckDebugPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00812">addStripDebugPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00798">addVerifyPass()</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_TRUE</a>, <a class="el" href="TargetPassConfig_8cpp.html#a2e91619989d9553230d687330a7752f6">DebugifyAndStripAll</a>, and <a class="el" href="TargetPassConfig_8cpp.html#ad1037cfbd768382bb11432799d9cd29e">DebugifyCheckAndStripAll</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00721">addPass()</a>.</p>

</div>
</div>
<a id="ad19c346784e85496fca879ea9b36fb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19c346784e85496fca879ea9b36fb8e">&#9670;&nbsp;</a></span>addMachinePrePasses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addMachinePrePasses </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowDebugify</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add standard passes before a pass that's about to be added. </p>
<p>For example, the DebugifyMachineModulePass if it is enabled. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00820">820</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00808">addDebugifyPass()</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_TRUE</a>, <a class="el" href="TargetPassConfig_8cpp.html#a2e91619989d9553230d687330a7752f6">DebugifyAndStripAll</a>, and <a class="el" href="TargetPassConfig_8cpp.html#ad1037cfbd768382bb11432799d9cd29e">DebugifyCheckAndStripAll</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00721">addPass()</a>.</p>

</div>
</div>
<a id="a8e1dc65c445136e2e59dbee92ccd5f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e1dc65c445136e2e59dbee92ccd5f7d">&#9670;&nbsp;</a></span>addMachineSSAOptimization()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addMachineSSAOptimization </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form. </p>
<p>Add passes that optimize machine instructions in SSA form. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01283">1283</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00374">addILPOpts()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00056">llvm::DeadMachineInstructionElimID</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00297">llvm::EarlyMachineLICMID</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00077">llvm::EarlyTailDuplicateID</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00108">llvm::LocalStackSlotAllocationID</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00162">llvm::MachineCSEID</a>, <a class="el" href="MachineSink_8cpp_source.html#l00260">llvm::MachineSinkingID</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00068">llvm::OptimizePHIsID</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00442">llvm::PeepholeOptimizerID</a>, and <a class="el" href="StackColoring_8cpp_source.html#l00549">llvm::StackColoringID</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a6481662c2fc1eb7d95b5a32939e24b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6481662c2fc1eb7d95b5a32939e24b94">&#9670;&nbsp;</a></span>addOptimizedRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addOptimizedRegAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addOptimizedRegAlloc - Add passes related to register allocation. </p>
<p>Add standard target-independent passes that are tightly coupled with optimized register allocation, including coalescing, machine instruction scheduling, and register allocation itself.</p>
<p><a class="el" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target-independent code gener...">LLVMTargetMachine</a> provides standard regalloc passes for most targets. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01437">1437</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00416">addPostRewrite()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01403">addRegAssignAndRewriteOptimized()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00413">llvm::DetectDeadLanesID</a>, <a class="el" href="TargetPassConfig_8cpp.html#ad3d7211c9a2250cebcdef136cc790c95">EarlyLiveIntervals</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00061">llvm::LiveIntervalsID</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00045">llvm::LiveVariablesID</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00403">llvm::MachineCopyPropagationID</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00296">llvm::MachineLICMID</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00043">llvm::MachineLoopInfoID</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00233">llvm::MachineSchedulerID</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00128">llvm::PHIEliminationID</a>, <a class="el" href="ProcessImplicitDefs_8cpp_source.html#l00058">llvm::ProcessImplicitDefsID</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00405">llvm::RegisterCoalescerID</a>, <a class="el" href="RenameIndependentSubregs_8cpp_source.html#l00113">llvm::RenameIndependentSubregsID</a>, <a class="el" href="StackSlotColoring_8cpp_source.html#l00131">llvm::StackSlotColoringID</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00193">llvm::TwoAddressInstructionPassID</a>, and <a class="el" href="namespacellvm.html#ad810a1e96a20217be2b5ce15066af066">llvm::UnreachableMachineBlockElimID</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="ab2ca200281996a1a8bc064d21d4aa238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2ca200281996a1a8bc064d21d4aa238">&#9670;&nbsp;</a></span>addPass() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a> TargetPassConfig::addPass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>PassID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utilities for targets to add passes to the pass manager. </p>
<p>Add a CodeGen pass at this point in the pipeline after checking for target and command line overrides.</p>
<p>Add a CodeGen pass at this point in the pipeline after checking overrides. Return the pass that was added, or zero if no pass was added.</p>
<p>addPass cannot return a pointer to the pass instance because is internal the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over a particular unit of IR.">PassManager</a> and the instance we create here may already be freed. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">768</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="Pass_8cpp_source.html#l00196">llvm::Pass::createPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00068">llvm::IdentifyingPassPtr::getID()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00073">llvm::IdentifyingPassPtr::getInstance()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00701">getPassSubstitution()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00066">llvm::IdentifyingPassPtr::isInstance()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00065">llvm::IdentifyingPassPtr::isValid()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00278">overridePass()</a>, and <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01523">addBlockPlacement()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01041">llvm::AMDGPUPassConfig::addCodeGenPrepare()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00967">addCodeGenPrepare()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00928">llvm::AMDGPUPassConfig::addEarlyCSEOrGVNPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01427">addFastRegAlloc()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01517">addGCPasses()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01072">llvm::AMDGPUPassConfig::addInstSelector()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00951">llvm::AMDGPUPassConfig::addIRPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00840">addIRPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">addISelPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00974">addISelPrepare()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01498">addMachineLateOptimization()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01283">addMachineSSAOptimization()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01437">addOptimizedRegAlloc()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00721">addPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00923">addPassesToHandleExceptions()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01066">llvm::AMDGPUPassConfig::addPreISel()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01390">addRegAssignAndRewriteFast()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01403">addRegAssignAndRewriteOptimized()</a>, and <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00935">llvm::AMDGPUPassConfig::addStraightLineScalarOptimizationPasses()</a>.</p>

</div>
</div>
<a id="a2e61a629981e27e1e084a07dd953dcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e61a629981e27e1e084a07dd953dcb5">&#9670;&nbsp;</a></span>addPass() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addPass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Pass.html">Pass</a> *&#160;</td>
          <td class="paramname"><em>P</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add a pass to the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over a particular unit of IR.">PassManager</a> if that pass is supposed to be run, as determined by the StartAfter and StopAfter options. </p>
<p>Add a pass to the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over a particular unit of IR.">PassManager</a> if that pass is supposed to be run.</p>
<p>Takes ownership of the pass.</p>
<p>If the Started/Stopped flags indicate either that the compilation should start at a later pass or that it should stop after an earlier pass, then do not add the pass. Finally, compare the current pass against the StartAfter and StopAfter options and change the Started/Stopped flags accordingly. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00721">721</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00827">addMachinePostPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00820">addMachinePrePasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00123">Impl</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00124">Initialized</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00393">llvm::PassConfigImpl::InsertedPasses</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a id="ab62c47f0d5cf32fb2cf858e9f2cdc646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62c47f0d5cf32fb2cf858e9f2cdc646">&#9670;&nbsp;</a></span>addPassesToHandleExceptions()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addPassesToHandleExceptions </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add passes to lower exception handling for the code generator. </p>
<p>Turn exception handling constructs into something the code generators can handle. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00923">923</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a7e6bb0931a72759d39514aa924b420bc">llvm::AIX</a>, <a class="el" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a47f45e65244c17ec9fa8771a5c6d60e1">llvm::ARM</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DwarfEHPrepare_8cpp_source.html#l00378">llvm::createDwarfEHPass()</a>, <a class="el" href="LowerInvoke_8cpp_source.html#l00085">llvm::createLowerInvokePass()</a>, <a class="el" href="namespacellvm.html#a6b10022e0cd7cf318b19838dfde4df3f">llvm::createSjLjEHPreparePass()</a>, <a class="el" href="namespacellvm.html#a90925c149f6cf6ac3132722e0d7d233f">llvm::createUnreachableBlockEliminationPass()</a>, <a class="el" href="WasmEHPrepare_8cpp_source.html#l00134">llvm::createWasmEHPass()</a>, <a class="el" href="namespacellvm.html#af1bd2b48ba11443eff2f30fd0fb3b67c">llvm::createWinEHPass()</a>, <a class="el" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84ab4fe87e4046ecd1f9f3d96bbf63822b3">llvm::DwarfCFI</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00781">llvm::MCAsmInfo::getExceptionHandlingType()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00213">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00631">getOptLevel()</a>, <a class="el" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a6adf97f83acf6453d4a6a4b1070f3754">llvm::None</a>, <a class="el" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b">llvm::SjLj</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>, <a class="el" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84af93da81fd23e2eeaf8de29b04bb2399f">llvm::Wasm</a>, and <a class="el" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84ae06fc7407f764e5ccf2e67ccbe17accd">llvm::WinEH</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">addISelPasses()</a>.</p>

</div>
</div>
<a id="ae6878faf7ed82b257750f9c0f21094b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6878faf7ed82b257750f9c0f21094b2">&#9670;&nbsp;</a></span>addPostFastRegAllocRewrite()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addPostFastRegAllocRewrite </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addPostFastRegAllocRewrite - Add passes to the optimized register allocation pipeline after fast register allocation is complete. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00412">412</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01390">addRegAssignAndRewriteFast()</a>.</p>

</div>
</div>
<a id="a40a9d9de0a8ca42af17c54cf1272fd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a9d9de0a8ca42af17c54cf1272fd11">&#9670;&nbsp;</a></span>addPostRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPostRegAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00420">420</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="affca44185a11657af16a1e67a63b78bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affca44185a11657af16a1e67a63b78bd">&#9670;&nbsp;</a></span>addPostRewrite()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPostRewrite </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add passes to be run immediately after virtual registers are rewritten to physical registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00416">416</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01437">addOptimizedRegAlloc()</a>.</p>

</div>
</div>
<a id="a665aaee703109520c639696e02283bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665aaee703109520c639696e02283bb8">&#9670;&nbsp;</a></span>addPreEmitPass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPreEmitPass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This pass may be implemented by targets that want to run passes immediately before machine code is emitted. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00439">439</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a130fc317a7f99762484a1fcc544a13d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130fc317a7f99762484a1fcc544a13d6">&#9670;&nbsp;</a></span>addPreEmitPass2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPreEmitPass2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Targets may add passes immediately before machine code is emitted in this callback. </p>
<p>This is called even later than <code>addPreEmitPass</code>. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00446">446</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a8422cb8971232603df45a71ff8ea42ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8422cb8971232603df45a71ff8ea42ad">&#9670;&nbsp;</a></span>addPreGlobalInstructionSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPreGlobalInstructionSelect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method may be implemented by targets that want to run passes immediately before the (global) instruction selection. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00266">266</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a4c4939ec0b463c69e5776eb3f336a964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4939ec0b463c69e5776eb3f336a964">&#9670;&nbsp;</a></span>addPreISel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addPreISel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. </p>
<p>Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any "last minute" LLVM-&gt;LLVM passes (which are run just before instruction selector). </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPUPassConfig.html#a32809e50f5ee8ee63d2ea8e20c0db9aa">llvm::AMDGPUPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00360">360</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00974">addISelPrepare()</a>.</p>

</div>
</div>
<a id="a116fcd2bc76f47e302b91dd97fe05df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a116fcd2bc76f47e302b91dd97fe05df2">&#9670;&nbsp;</a></span>addPreLegalizeMachineIR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPreLegalizeMachineIR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method may be implemented by targets that want to run passes immediately before legalization. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00249">249</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a98b60968916a58d607a698a7655cfbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b60968916a58d607a698a7655cfbb2">&#9670;&nbsp;</a></span>addPreRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPreRegAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method may be implemented by targets that want to run passes immediately before register allocation. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00380">380</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a72148ea655b1d8e7bac6b30e5176087b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72148ea655b1d8e7bac6b30e5176087b">&#9670;&nbsp;</a></span>addPreRegBankSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPreRegBankSelect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method may be implemented by targets that want to run passes immediately before the register bank selection. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00257">257</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a7a0137211a0b4a9400f319412dad626a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0137211a0b4a9400f319412dad626a">&#9670;&nbsp;</a></span>addPreRewrite()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addPreRewrite </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is complete, but before virtual registers are rewritten to physical registers. </p>
<p>These passes must preserve <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> and <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>, and when running after RABasic or <a class="el" href="classllvm_1_1RAGreedy.html">RAGreedy</a>, they should take advantage of <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>. When these passes run, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> contains legal physreg assignments for all virtual registers.</p>
<p>Note if the target overloads addRegAssignAndRewriteOptimized, this may not be honored. This is also not generally used for the the fast variant, where the allocation and rewriting are done in one pass. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00406">406</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01403">addRegAssignAndRewriteOptimized()</a>.</p>

</div>
</div>
<a id="a396b63f41d492a58e79af00dbacf098e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396b63f41d492a58e79af00dbacf098e">&#9670;&nbsp;</a></span>addPreSched2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetPassConfig::addPreSched2 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00427">427</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a123cf7df9bb0d6c21219b0d9f1f68811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123cf7df9bb0d6c21219b0d9f1f68811">&#9670;&nbsp;</a></span>addPrintPass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addPrintPass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Banner</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a pass to print the machine function if printing is enabled. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00793">793</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, <a class="el" href="namespacellvm.html#ae3d9d272cab531d5880a07d047854887">llvm::createMachineFunctionPrinterPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="TargetPassConfig_8cpp.html#a1e9495e9770318e3d0ac067e4242aef2">PrintAfterISel</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00788">printAndVerify()</a>.</p>

</div>
</div>
<a id="a662881e8843762cf5faebe3885d8f482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662881e8843762cf5faebe3885d8f482">&#9670;&nbsp;</a></span>addRegAssignAndRewriteFast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::addRegAssignAndRewriteFast </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add core register allocator passes which do the actual register assignment and rewriting. </p>
<dl class="section return"><dt>Returns</dt><dd>true if any passes were added. </dd></dl>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01390">1390</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00412">addPostFastRegAllocRewrite()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l01612">llvm::createFastRegisterAllocator()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01372">createRegAllocPass()</a>, <a class="el" href="TargetPassConfig_8cpp.html#a8902f72987f54f464ccb9d65e03da423">RegAlloc</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l01099">useDefaultRegisterAllocator()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01427">addFastRegAlloc()</a>.</p>

</div>
</div>
<a id="a94d238c15b46f46b3e99ec226fa26402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d238c15b46f46b3e99ec226fa26402">&#9670;&nbsp;</a></span>addRegAssignAndRewriteOptimized()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::addRegAssignAndRewriteOptimized </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01403">1403</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00406">addPreRewrite()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01372">createRegAllocPass()</a>, <a class="el" href="MLRegallocEvictAdvisor_8cpp_source.html#l00120">llvm::createRegAllocScoringPass()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00227">llvm::VirtRegRewriterID</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01437">addOptimizedRegAlloc()</a>.</p>

</div>
</div>
<a id="a7ccc177a6bc36d3da5be261ea17a759c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ccc177a6bc36d3da5be261ea17a759c">&#9670;&nbsp;</a></span>addRegBankSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetPassConfig::addRegBankSelect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00262">262</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="aba8991d9b9fdd34b0303df95b74e072d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8991d9b9fdd34b0303df95b74e072d">&#9670;&nbsp;</a></span>addStripDebugPass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addStripDebugPass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a pass to remove debug info from the MIR. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00812">812</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, and <a class="el" href="MachineStripDebug_8cpp_source.html#l00106">llvm::createStripDebugMachineModulePass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00827">addMachinePostPasses()</a>.</p>

</div>
</div>
<a id="ae4433b84f2a85686e6ec21134626dab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4433b84f2a85686e6ec21134626dab0">&#9670;&nbsp;</a></span>addVerifyPass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::addVerifyPass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Banner</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a pass to perform basic verification of the machine function if verification is enabled. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00798">798</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add()</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_TRUE</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_UNSET</a>, <a class="el" href="namespacellvm.html#ac7db2954486aeb63a1c928d481b16a2c">llvm::createMachineVerifierPass()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00474">llvm::LLVMTargetMachine::isMachineVerifierClean()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>, <a class="el" href="PPCCTRLoopsVerify_8cpp_source.html#l00077">Verify</a>, and <a class="el" href="TargetPassConfig_8cpp.html#a17a8cab9e91664cb4c6a5edb66c9e87f">VerifyMachineCode</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00827">addMachinePostPasses()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00788">printAndVerify()</a>.</p>

</div>
</div>
<a id="ad80c96a27d3f8fda2effc9fac65e0ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80c96a27d3f8fda2effc9fac65e0ce4">&#9670;&nbsp;</a></span>createMachineScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* llvm::TargetPassConfig::createMachineScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create an instance of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> to be run within the standard MachineScheduler pass for this function and target at the current optimization level. </p>
<p>This can also be used to plug a new <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> into an instance of the standard <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>: return new <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>(C, std::make_unique&lt;MyStrategy&gt;(C), /*RemoveKillFlags=*&zwj;/false)</p>
<p>Return NULL to select the default (generic) machine scheduler. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPUPassConfig.html#a1195605ebde16d30249261f2f9104c9b">llvm::AMDGPUPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00288">288</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

</div>
</div>
<a id="ad17bb711a0913016ced7a32fe5482614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17bb711a0913016ced7a32fe5482614">&#9670;&nbsp;</a></span>createPostMachineScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* llvm::TargetPassConfig::createPostMachineScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Similar to createMachineScheduler but used when postRA machine scheduling is enabled. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00295">295</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

</div>
</div>
<a id="a521c0fd2e8307b5b136c2e8b984a9316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521c0fd2e8307b5b136c2e8b984a9316">&#9670;&nbsp;</a></span>createRegAllocPass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> * TargetPassConfig::createRegAllocPass </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Optimized</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addMachinePasses helper to create the target-selected or overriden regalloc pass. </p>
<p>Find and instantiate the register allocation pass requested by this target at the current optimization level.</p>
<p>Different register allocators are defined as separate passes because they may require different analysis.</p>
<p>This helper ensures that the regalloc= option is always available, even for targets that override the default allocator.</p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: When <a class="el" href="classllvm_1_1MachinePassRegistry.html" title="MachinePassRegistry - Track the registration of machine passes.">MachinePassRegistry</a> register pass IDs instead of function ptrs, this can be folded into addPass. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01372">1372</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="Threading_8h_source.html#l00087">llvm::call_once()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01356">createTargetRegisterAllocator()</a>, <a class="el" href="RegAllocRegistry_8h_source.html#l00052">llvm::RegisterRegAllocBase&lt; RegisterRegAlloc &gt;::getDefault()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01336">InitializeDefaultRegisterAllocatorFlag</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01343">initializeDefaultRegisterAllocatorOnce()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l01099">useDefaultRegisterAllocator()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01390">addRegAssignAndRewriteFast()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l01403">addRegAssignAndRewriteOptimized()</a>.</p>

</div>
</div>
<a id="ae62a6cd86a48d93f4848217e982fbf9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62a6cd86a48d93f4848217e982fbf9b">&#9670;&nbsp;</a></span>createTargetRegisterAllocator()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> * TargetPassConfig::createTargetRegisterAllocator </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Optimized</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level. </p>
<p>Instantiate the default register allocator pass for this target for either the optimized or unoptimized allocation path.</p>
<p>This will be added to the pass manager by addFastRegAlloc in the unoptimized case or addOptimizedRegAlloc in the optimized case.</p>
<p>A target that uses the standard regalloc pass order for fast or optimized allocation may still override this for per-target regalloc selection. But -regalloc=... always takes precedence. </p>

<p>Reimplemented in <a class="el" href="classDirectXPassConfig.html#aeb83432ad3db05e7811601c66dce16a2">DirectXPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01356">1356</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegAllocFast_8cpp_source.html#l01612">llvm::createFastRegisterAllocator()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l00186">llvm::createGreedyRegisterAllocator()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01372">createRegAllocPass()</a>.</p>

</div>
</div>
<a id="a978dba92612e01044c907d34c66f65b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978dba92612e01044c907d34c66f65b0">&#9670;&nbsp;</a></span>disablePass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::TargetPassConfig::disablePass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>PassID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow the target to disable a specific standard pass by default. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00196">196</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00696">substitutePass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00951">llvm::AMDGPUPassConfig::addIRPasses()</a>, and <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00917">llvm::AMDGPUPassConfig::AMDGPUPassConfig()</a>.</p>

</div>
</div>
<a id="a06bb7196390a0915f2e56969929edba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06bb7196390a0915f2e56969929edba9">&#9670;&nbsp;</a></span>enablePass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::TargetPassConfig::enablePass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>PassID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow the target to enable a specific standard pass by default. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00193">193</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00696">substitutePass()</a>.</p>

</div>
</div>
<a id="a13360d750d1f0a39367f7c49b0b3b06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13360d750d1f0a39367f7c49b0b3b06d">&#9670;&nbsp;</a></span>getCSEConfig()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt; <a class="el" href="classllvm_1_1CSEConfigBase.html">CSEConfigBase</a> &gt; TargetPassConfig::getCSEConfig </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the CSEConfig object to use for the current optimization level. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1AMDGPUPassConfig.html#a0c0af5bfedd6d1ad0d1af0a957e4de16">llvm::AMDGPUPassConfig</a>.</p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01555">1555</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Legalizer_8cpp_source.html#l00305">llvm::Legalizer::runOnMachineFunction()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l03381">llvm::IRTranslator::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a251e15950e6d6eb0f677ef283a3fbf65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251e15950e6d6eb0f677ef283a3fbf65">&#9670;&nbsp;</a></span>getEnableTailMerge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetPassConfig::getEnableTailMerge </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00176">176</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00131">EnableTailMerge</a>.</p>

<p class="reference">Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00120">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="a207cb9d8c7672f209bba8d67e926ab6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a207cb9d8c7672f209bba8d67e926ab6c">&#9670;&nbsp;</a></span>getLimitedCodeGenPipelineReason()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string TargetPassConfig::getLimitedCodeGenPipelineReason </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Separator</em> = <code>&quot;/&quot;</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If hasLimitedCodeGenPipeline is true, this method returns a string with the name of the options, separated by <code>Separator</code> that caused this pipeline to be limited. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00671">671</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00665">hasLimitedCodeGenPipeline()</a>, <a class="el" href="TargetPassConfig_8cpp.html#a3f9cec66bdefa1f98551ba098f7dbc08">StartAfterOpt</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00214">StartAfterOptName</a>, <a class="el" href="TargetPassConfig_8cpp.html#a184d966f7b5495a327de2046135b5558">StartBeforeOpt</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00215">StartBeforeOptName</a>, <a class="el" href="TargetPassConfig_8cpp.html#ac2de5e0d4b9435131e99294d818c707e">StopAfterOpt</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00216">StopAfterOptName</a>, <a class="el" href="TargetPassConfig_8cpp.html#acb7f8f149af6213b1a69087990eb3a02">StopBeforeOpt</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00217">StopBeforeOptName</a>.</p>

</div>
</div>
<a id="a6e1fdfe760cddafee7d4a7bd4fe9bf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1fdfe760cddafee7d4a7bd4fe9bf1e">&#9670;&nbsp;</a></span>getOptimizeRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::getOptimizeRegAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the optimized regalloc pipeline is enabled. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> Allocation <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01325">1325</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_FALSE</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_TRUE</a>, <a class="el" href="CommandLine_8h_source.html#l00629">llvm::cl::BOU_UNSET</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00631">getOptLevel()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="CodeGen_8h_source.html#l00058">llvm::CodeGenOpt::None</a>, and <a class="el" href="TargetPassConfig_8cpp.html#a3644b0a889ec8db6b1fe56e897da9de0">OptimizeRegAlloc</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a7db570effdf82d79808c4abe130fee20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7db570effdf82d79808c4abe130fee20">&#9670;&nbsp;</a></span>getOptLevel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a> TargetPassConfig::getOptLevel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00631">631</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetMachine_8cpp_source.html#l00182">llvm::TargetMachine::getOptLevel()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00967">addCodeGenPrepare()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00928">llvm::AMDGPUPassConfig::addEarlyCSEOrGVNPass()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01072">llvm::AMDGPUPassConfig::addInstSelector()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00840">addIRPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00923">addPassesToHandleExceptions()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l01325">getOptimizeRegAlloc()</a>.</p>

</div>
</div>
<a id="aed26f2a0cfe6eded537eeb87cf662fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed26f2a0cfe6eded537eeb87cf662fae">&#9670;&nbsp;</a></span>getPassSubstitution()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a> TargetPassConfig::getPassSubstitution </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>StandardID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the pass substituted for StandardID by the target. </p>
<p>If no substitution exists, return StandardID. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00701">701</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00148">ID</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00123">Impl</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00389">llvm::PassConfigImpl::TargetPasses</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00768">addPass()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00709">isPassSubstitutedOrOverridden()</a>.</p>

</div>
</div>
<a id="a2ead47220440ce8f11a2496059534654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ead47220440ce8f11a2496059534654">&#9670;&nbsp;</a></span>getTM()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename TMC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TMC&amp; llvm::TargetPassConfig::getTM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the right type of <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine.">TargetMachine</a> for this target. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00151">151</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00268">TransferTracker::TransferTracker()</a>.</p>

</div>
</div>
<a id="a26ea3eee7271935ffb8a4afccc131c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ea3eee7271935ffb8a4afccc131c7f">&#9670;&nbsp;</a></span>hasLimitedCodeGenPipeline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::hasLimitedCodeGenPipeline </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if one of the <code>-start-after</code>, <code>-start-before</code>, <code>-stop-after</code> or <code>-stop-before</code> options is set. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00665">665</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp.html#a3f9cec66bdefa1f98551ba098f7dbc08">StartAfterOpt</a>, <a class="el" href="TargetPassConfig_8cpp.html#a184d966f7b5495a327de2046135b5558">StartBeforeOpt</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00661">willCompleteCodeGenPipeline()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00671">getLimitedCodeGenPipelineReason()</a>.</p>

</div>
</div>
<a id="a36adfc24480b78dfe7a51559b8264de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36adfc24480b78dfe7a51559b8264de7">&#9670;&nbsp;</a></span>insertPass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::insertPass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>TargetPassID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a>&#160;</td>
          <td class="paramname"><em>InsertedPassID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert InsertedPassID pass after TargetPassID pass. </p>
<p>Insert InsertedPassID pass after TargetPassID. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00636">636</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00941">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00068">llvm::IdentifyingPassPtr::getID()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00073">llvm::IdentifyingPassPtr::getInstance()</a>, <a class="el" href="Pass_8h_source.html#l00110">llvm::Pass::getPassID()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00123">Impl</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00393">llvm::PassConfigImpl::InsertedPasses</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00066">llvm::IdentifyingPassPtr::isInstance()</a>.</p>

</div>
</div>
<a id="a6f81ebaba440d56ca78c806f562c9a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f81ebaba440d56ca78c806f562c9a1b">&#9670;&nbsp;</a></span>isCustomizedRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::isCustomizedRegAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if register allocator is specified by -regalloc=override. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01385">1385</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp.html#a8902f72987f54f464ccb9d65e03da423">RegAlloc</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l01099">useDefaultRegisterAllocator()</a>.</p>

</div>
</div>
<a id="a3a12748948f09ac44da3d8cf42ba5670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a12748948f09ac44da3d8cf42ba5670">&#9670;&nbsp;</a></span>isGISelCSEEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::isGISelCSEEnabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether continuous CSE should be enabled in GISel passes. </p>
<p>By default, it's enabled for non O0 levels. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01551">1551</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Legalizer_8cpp_source.html#l00305">llvm::Legalizer::runOnMachineFunction()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l03381">llvm::IRTranslator::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a666c13c65a48d84e24fd2216d6ffb299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666c13c65a48d84e24fd2216d6ffb299">&#9670;&nbsp;</a></span>isGlobalISelAbortEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::isGlobalISelAbortEnabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether or not GlobalISel should abort on error. </p>
<p>GlobalISel Configuration.</p>
<p>When this is disabled, GlobalISel will fall back on SDISel instead of erroring out. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01543">1543</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#af69c47ced839e86a65b94b0a33ee5c2aa2faec1f9f8cc7f8f40d521c4dd574f49">llvm::Enable</a>, <a class="el" href="TargetOptions_8h_source.html#l00239">llvm::TargetOptions::GlobalISelAbort</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00289">llvm::RegBankSelect::findBestMapping()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00244">reportGISelDiagnostic()</a>, and <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00275">llvm::reportGISelFailure()</a>.</p>

</div>
</div>
<a id="abbdfb7c510cf5e39fa2d7a5c7d83b8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbdfb7c510cf5e39fa2d7a5c7d83b8f1">&#9670;&nbsp;</a></span>isPassSubstitutedOrOverridden()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::isPassSubstitutedOrOverridden </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>ID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the pass has been substituted by the target or overridden on the command line. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00709">709</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00068">llvm::IdentifyingPassPtr::getID()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00701">getPassSubstitution()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00148">ID</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00066">llvm::IdentifyingPassPtr::isInstance()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00065">llvm::IdentifyingPassPtr::isValid()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00278">overridePass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>.</p>

</div>
</div>
<a id="a1f3df08c5aaa70199bcbe47963f77ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3df08c5aaa70199bcbe47963f77ac6">&#9670;&nbsp;</a></span>printAndVerify()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::printAndVerify </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Banner</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>printAndVerify - Add a pass to dump then verify the machine function, if those steps are enabled. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00788">788</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp_source.html#l00793">addPrintPass()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00798">addVerifyPass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a772aa45f3588aedf65142672551a4798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a772aa45f3588aedf65142672551a4798">&#9670;&nbsp;</a></span>reportDiagnosticWhenGlobalISelFallback()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::reportDiagnosticWhenGlobalISelFallback </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether or not a diagnostic should be emitted when GlobalISel uses the fallback path. </p>
<p>In other words, it will emit a diagnostic when GlobalISel failed and isGlobalISelAbortEnabled is false. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01547">1547</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#af69c47ced839e86a65b94b0a33ee5c2aab1eae9bf191c2d69f715cacc1b8ddeb3">llvm::DisableWithDiag</a>, <a class="el" href="TargetOptions_8h_source.html#l00239">llvm::TargetOptions::GlobalISelAbort</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00122">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>.</p>

</div>
</div>
<a id="a0a8fe59aa27ee157f47094d5dd3b88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8fe59aa27ee157f47094d5dd3b88ec">&#9670;&nbsp;</a></span>requiresCodeGenSCCOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetPassConfig::requiresCodeGenSCCOrder </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00179">179</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00135">RequireCodeGenSCCOrder</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00974">addISelPrepare()</a>.</p>

</div>
</div>
<a id="ac499270ee3de7c9ef7ca42a4ea82d837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac499270ee3de7c9ef7ca42a4ea82d837">&#9670;&nbsp;</a></span>setDisableVerify()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::TargetPassConfig::setDisableVerify </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Disable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00174">174</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="DwarfDebug_8cpp_source.html#l00086">Disable</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00128">DisableVerify</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00691">setOpt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00107">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a id="abe8cdd59c91a700f7678b4f9071f9d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8cdd59c91a700f7678b4f9071f9d7d">&#9670;&nbsp;</a></span>setEnableTailMerge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::TargetPassConfig::setEnableTailMerge </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00177">177</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="DwarfDebug_8cpp_source.html#l00086">Enable</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00131">EnableTailMerge</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00691">setOpt()</a>.</p>

</div>
</div>
<a id="a11c66344e126e4a01ff3205661bb4b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11c66344e126e4a01ff3205661bb4b21">&#9670;&nbsp;</a></span>setInitialized()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::TargetPassConfig::setInitialized </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00156">156</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00124">Initialized</a>.</p>

<p class="reference">Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00107">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a id="a4cab7813e9092d0e0669c57bceb1cb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cab7813e9092d0e0669c57bceb1cb24">&#9670;&nbsp;</a></span>setOpt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::setOpt </td>
          <td>(</td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Opt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00691">691</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00124">Initialized</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8h_source.html#l00174">setDisableVerify()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00177">setEnableTailMerge()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00180">setRequiresCodeGenSCCOrder()</a>.</p>

</div>
</div>
<a id="a809a59c560dc200a93667852f2dc68ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a809a59c560dc200a93667852f2dc68ca">&#9670;&nbsp;</a></span>setRequiresCodeGenSCCOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::TargetPassConfig::setRequiresCodeGenSCCOrder </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Enable</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00180">180</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">References <a class="el" href="DwarfDebug_8cpp_source.html#l00086">Enable</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00135">RequireCodeGenSCCOrder</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00691">setOpt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00603">TargetPassConfig()</a>.</p>

</div>
</div>
<a id="a8e22488ba2ab98ca21d3d1377e4ba26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e22488ba2ab98ca21d3d1377e4ba26a">&#9670;&nbsp;</a></span>substitutePass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TargetPassConfig::substitutePass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a929f00af4ef199663d0a20393186e9b4">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>StandardID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a>&#160;</td>
          <td class="paramname"><em>TargetID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Allow the target to override a specific pass without overriding the pass pipeline. </p>
<p>When passes are added to the standard pipeline at the point where StandardID is expected, add TargetID in its place. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00696">696</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8h_source.html#l00123">Impl</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00389">llvm::PassConfigImpl::TargetPasses</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8h_source.html#l00196">disablePass()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00193">enablePass()</a>.</p>

</div>
</div>
<a id="a02a18e7b86433276cfda5efe4c95fdf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a18e7b86433276cfda5efe4c95fdf5">&#9670;&nbsp;</a></span>usingDefaultRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::usingDefaultRegAlloc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the default global register allocator is in use and has not be overriden on the command line with '-regalloc=...'. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l01421">1421</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp.html#a8902f72987f54f464ccb9d65e03da423">RegAlloc</a>.</p>

</div>
</div>
<a id="ad0db8596710a5666b67e513da0d9b415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0db8596710a5666b67e513da0d9b415">&#9670;&nbsp;</a></span>willCompleteCodeGenPipeline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TargetPassConfig::willCompleteCodeGenPipeline </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if none of the <code>-stop-before</code> and <code>-stop-after</code> options is set. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8cpp_source.html#l00661">661</a> of file <a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetPassConfig_8cpp.html#ac2de5e0d4b9435131e99294d818c707e">StopAfterOpt</a>, and <a class="el" href="TargetPassConfig_8cpp.html#acb7f8f149af6213b1a69087990eb3a02">StopBeforeOpt</a>.</p>

<p class="reference">Referenced by <a class="el" href="DirectXTargetMachine_8cpp_source.html#l00123">llvm::DirectXTargetMachine::addPassesToEmitFile()</a>, <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00224">llvm::LLVMTargetMachine::addPassesToEmitFile()</a>, <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00254">llvm::LLVMTargetMachine::addPassesToEmitMC()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00665">hasLimitedCodeGenPipeline()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a72636f8e2bd44dd56cadc71aac4f5156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72636f8e2bd44dd56cadc71aac4f5156">&#9670;&nbsp;</a></span>DisableVerify</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetPassConfig::DisableVerify = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00128">128</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00840">addIRPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00974">addISelPrepare()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00174">setDisableVerify()</a>.</p>

</div>
</div>
<a id="aad216263804522ba65f3369a5be899b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad216263804522ba65f3369a5be899b3">&#9670;&nbsp;</a></span>EnableTailMerge</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetPassConfig::EnableTailMerge = <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Default setting for -enable-tail-merge on this target. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00131">131</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8h_source.html#l00176">getEnableTailMerge()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00177">setEnableTailMerge()</a>.</p>

</div>
</div>
<a id="a9d683dfff7d103c70a52ab297be0a503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d683dfff7d103c70a52ab297be0a503">&#9670;&nbsp;</a></span>ID</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">char llvm::TargetPassConfig::ID</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00148">148</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00701">getPassSubstitution()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00709">isPassSubstitutedOrOverridden()</a>.</p>

</div>
</div>
<a id="ab217c347aa927ffb896c171168895459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab217c347aa927ffb896c171168895459">&#9670;&nbsp;</a></span>Impl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PassConfigImpl.html">PassConfigImpl</a>* llvm::TargetPassConfig::Impl = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00123">123</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00721">addPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00701">getPassSubstitution()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00636">insertPass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00696">substitutePass()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00603">TargetPassConfig()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00399">~TargetPassConfig()</a>.</p>

</div>
</div>
<a id="a4d2e2e8f5e3e4505e4056b8f2ed3e65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2e2e8f5e3e4505e4056b8f2ed3e65a">&#9670;&nbsp;</a></span>Initialized</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetPassConfig::Initialized = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00124">124</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l00721">addPass()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00156">setInitialized()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00691">setOpt()</a>.</p>

</div>
</div>
<a id="a13e625ea8350a1a4c594a5f69c7598de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e625ea8350a1a4c594a5f69c7598de">&#9670;&nbsp;</a></span>RequireCodeGenSCCOrder</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetPassConfig::RequireCodeGenSCCOrder = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Require processing of functions such that callees are generated before callers. </p>

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00135">135</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8h_source.html#l00179">requiresCodeGenSCCOrder()</a>, and <a class="el" href="TargetPassConfig_8h_source.html#l00180">setRequiresCodeGenSCCOrder()</a>.</p>

</div>
</div>
<a id="a0bbc128d7ade815d9f066a35679b7960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbc128d7ade815d9f066a35679b7960">&#9670;&nbsp;</a></span>TM</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a>* llvm::TargetPassConfig::TM</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetPassConfig_8h_source.html#l00122">122</a> of file <a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetPassConfig_8cpp_source.html#l01523">addBlockPlacement()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01041">llvm::AMDGPUPassConfig::addCodeGenPrepare()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00996">addCoreISelPasses()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00951">llvm::AMDGPUPassConfig::addIRPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00840">addIRPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01082">addISelPasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01498">addMachineLateOptimization()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01123">addMachinePasses()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00923">addPassesToHandleExceptions()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01066">llvm::AMDGPUPassConfig::addPreISel()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00798">addVerifyPass()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00847">llvm::AMDGPUPassConfig::getCSEConfig()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l00631">getOptLevel()</a>, <a class="el" href="TargetPassConfig_8h_source.html#l00151">getTM()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01543">isGlobalISelAbortEnabled()</a>, <a class="el" href="AMDGPUTargetMachine_8h_source.html#l00137">llvm::AMDGPUPassConfig::isPassEnabled()</a>, <a class="el" href="TargetPassConfig_8cpp_source.html#l01547">reportDiagnosticWhenGlobalISelFallback()</a>, and <a class="el" href="TargetPassConfig_8cpp_source.html#l00603">TargetPassConfig()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetPassConfig_8h_source.html">TargetPassConfig.h</a></li>
<li>lib/CodeGen/<a class="el" href="TargetPassConfig_8cpp_source.html">TargetPassConfig.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:52:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
