/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [6:0] _04_;
  wire [6:0] _05_;
  wire [19:0] _06_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [16:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_22z ? celloutsig_0_28z[4] : celloutsig_0_34z[5];
  assign celloutsig_1_0z = in_data[134] ? in_data[101] : in_data[124];
  assign celloutsig_1_3z = celloutsig_1_1z[3] ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_8z ? celloutsig_0_0z[5] : in_data[74];
  assign celloutsig_0_1z = in_data[14] ? in_data[65] : in_data[86];
  assign celloutsig_0_18z = celloutsig_0_6z[10] ? celloutsig_0_9z[3] : celloutsig_0_12z;
  assign celloutsig_0_22z = celloutsig_0_1z ? _01_ : celloutsig_0_14z;
  assign celloutsig_0_3z = ~((in_data[74] | celloutsig_0_0z[3]) & in_data[64]);
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_5z[1]) & in_data[39]);
  assign celloutsig_0_11z = ~((celloutsig_0_10z | celloutsig_0_10z) & in_data[69]);
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_9z[6]) & _02_);
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_11z) & celloutsig_0_6z[4]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[5] | celloutsig_0_0z[3]) & in_data[63]);
  assign celloutsig_1_19z = ~(celloutsig_1_4z ^ celloutsig_1_6z[2]);
  assign celloutsig_0_9z = in_data[10:4] + { _03_[6:4], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_9z[6:4], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z } + in_data[25:15];
  assign celloutsig_0_17z = celloutsig_0_15z[4:1] + celloutsig_0_0z[3:0];
  assign celloutsig_0_19z = { _04_[6:4], _02_, _04_[2:1], celloutsig_0_1z } + { _04_[1], _05_[5:1], celloutsig_0_13z };
  assign celloutsig_0_28z = { celloutsig_0_6z[11:5], celloutsig_0_5z, celloutsig_0_1z } + { celloutsig_0_9z[4:2], celloutsig_0_12z, celloutsig_0_9z };
  reg [19:0] _26_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 20'h00000;
    else _26_ <= { in_data[63], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  assign { _06_[19:18], _03_[6:4], _06_[14], _00_, _04_[6:4], _02_, _04_[2:1], _05_[5:1], _06_[1], _01_ } = _26_;
  assign celloutsig_0_34z = { celloutsig_0_23z[11], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_14z } / { 1'h1, _03_[5:4], _06_[14], _00_, _04_[6:5] };
  assign celloutsig_0_21z = { celloutsig_0_19z[6:2], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_17z } / { 1'h1, in_data[70:68], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_17z[3:1], in_data[0] };
  assign celloutsig_0_5z = celloutsig_0_0z[6:4] / { 1'h1, celloutsig_0_0z[5], in_data[0] };
  assign celloutsig_0_39z = { celloutsig_0_20z[2], celloutsig_0_10z, celloutsig_0_10z } && celloutsig_0_20z[5:3];
  assign celloutsig_1_18z = in_data[119:117] && in_data[135:133];
  assign celloutsig_1_6z = { celloutsig_1_5z[7:5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } * { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z } * { _06_[14], _00_, _04_[6:4], _02_, _04_[2:1], _05_[5:1], _06_[1] };
  assign celloutsig_1_4z = { in_data[180:169], celloutsig_1_3z } !== in_data[176:164];
  assign celloutsig_0_4z = & { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_9z[6:5], celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[187:184] - in_data[141:138];
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } - { in_data[147:143], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[58:51] ^ in_data[44:37];
  assign celloutsig_0_20z = { celloutsig_0_19z[4:0], celloutsig_0_17z } ^ in_data[26:18];
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[175]) | celloutsig_1_0z);
  assign celloutsig_0_27z = ~((celloutsig_0_21z[5] & celloutsig_0_13z) | celloutsig_0_6z[6]);
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_6z = in_data[23:7];
  assign _03_[3:0] = { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _04_[3], _04_[0] } = { _02_, celloutsig_0_1z };
  assign { _05_[6], _05_[0] } = { _04_[1], celloutsig_0_13z };
  assign { _06_[17:15], _06_[13:2], _06_[0] } = { _03_[6:4], _00_, _04_[6:4], _02_, _04_[2:1], _05_[5:1], _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
