Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 28 11:28:41 2018
| Host         : dhcp196-189.ece.uw.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_drc -file loopback128gbps_drc_opted.rpt
| Design       : loopback128gbps
| Device       : xc7k325tffg900-2
| Speed File   : -2
--------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PLIDC-14#1 Warning
IDELAYCTRL REFCLK should be same as ISERDES CLK  
The BITSLICE cell IDELAYCTRL IDELAYCTRL_inst REFCLK pin should be driven by the same clock net as the associated ISERDES lane_loop[0].Map3/xapp1017_serdes.serdes_cmp/loop0[0].iserdes_m CLK or CLKDIV pin.
Related violations: <none>

REQP-88#1 Warning
IDELAY_TYPE_not_VAR_LOAD  
lane_loop[0].Map3/xapp1017_serdes.serdes_cmp/loop0[0].idelay_m: With IDELAY_TYPE not VAR_LOAD or VAR_LOAD_PIPE any signals on input pins CNTVALUEIN 0 thru 4 are not used and will be ignored.
Related violations: <none>

REQP-88#2 Warning
IDELAY_TYPE_not_VAR_LOAD  
lane_loop[1].Map3/xapp1017_serdes.serdes_cmp/loop0[0].idelay_m: With IDELAY_TYPE not VAR_LOAD or VAR_LOAD_PIPE any signals on input pins CNTVALUEIN 0 thru 4 are not used and will be ignored.
Related violations: <none>

REQP-88#3 Warning
IDELAY_TYPE_not_VAR_LOAD  
lane_loop[2].Map3/xapp1017_serdes.serdes_cmp/loop0[0].idelay_m: With IDELAY_TYPE not VAR_LOAD or VAR_LOAD_PIPE any signals on input pins CNTVALUEIN 0 thru 4 are not used and will be ignored.
Related violations: <none>

REQP-88#4 Warning
IDELAY_TYPE_not_VAR_LOAD  
lane_loop[3].Map3/xapp1017_serdes.serdes_cmp/loop0[0].idelay_m: With IDELAY_TYPE not VAR_LOAD or VAR_LOAD_PIPE any signals on input pins CNTVALUEIN 0 thru 4 are not used and will be ignored.
Related violations: <none>


