Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 27 20:51:04 2021
| Host         : DESKTOP-21NJNHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2176)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2176)
---------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led0/timer/count_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led1/timer/count_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led2/timer/count_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: led3/timer/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.412        0.000                      0                  128        0.177        0.000                      0                  128        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.412        0.000                      0                  128        0.177        0.000                      0                  128        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.076ns (19.474%)  route 4.449ns (80.526%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.402    10.713    led0/timer/count[31]_i_3_n_0
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.124    10.837 r  led0/timer/count[0]_i_1/O
                         net (fo=1, routed)           0.000    10.837    led0/timer/n_count[0]
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604    15.027    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.077    15.248    led0/timer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.102ns (19.851%)  route 4.449ns (80.149%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.402    10.713    led0/timer/count[31]_i_3_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I0_O)        0.150    10.863 r  led0/timer/count[5]_i_1/O
                         net (fo=1, routed)           0.000    10.863    led0/timer/n_count[5]
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604    15.027    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[5]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.118    15.289    led0/timer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.076ns (20.096%)  route 4.278ns (79.904%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.231    10.542    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.124    10.666 r  led0/timer/count[3]_i_1/O
                         net (fo=1, routed)           0.000    10.666    led0/timer/n_count[3]
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604    15.027    led0/timer/CLK
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[3]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_D)        0.031    15.202    led0/timer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 1.076ns (20.111%)  route 4.274ns (79.889%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.227    10.538    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.124    10.662 r  led0/timer/count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.662    led0/timer/n_count[1]
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604    15.027    led0/timer/CLK
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[1]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_D)        0.029    15.200    led0/timer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.071ns (20.021%)  route 4.278ns (79.979%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.231    10.542    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.119    10.661 r  led0/timer/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.661    led0/timer/n_count[4]
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604    15.027    led0/timer/CLK
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[4]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_D)        0.075    15.246    led0/timer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.070ns (20.021%)  route 4.274ns (79.979%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.227    10.538    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.118    10.656 r  led0/timer/count[2]_i_1/O
                         net (fo=1, routed)           0.000    10.656    led0/timer/n_count[2]
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604    15.027    led0/timer/CLK
    SLICE_X5Y98          FDCE                                         r  led0/timer/count_reg[2]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_D)        0.075    15.246    led0/timer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.076ns (20.287%)  route 4.228ns (79.713%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.181    10.491    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.124    10.615 r  led0/timer/count[18]_i_1/O
                         net (fo=1, routed)           0.000    10.615    led0/timer/n_count[18]
    SLICE_X5Y102         FDCE                                         r  led0/timer/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.588    15.010    led0/timer/CLK
    SLICE_X5Y102         FDCE                                         r  led0/timer/count_reg[18]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y102         FDCE (Setup_fdce_C_D)        0.029    15.280    led0/timer/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.104ns (20.705%)  route 4.228ns (79.295%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.181    10.491    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.152    10.643 r  led0/timer/count[21]_i_1/O
                         net (fo=1, routed)           0.000    10.643    led0/timer/n_count[21]
    SLICE_X5Y102         FDCE                                         r  led0/timer/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.588    15.010    led0/timer/CLK
    SLICE_X5Y102         FDCE                                         r  led0/timer/count_reg[21]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y102         FDCE (Setup_fdce_C_D)        0.075    15.326    led0/timer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.076ns (20.687%)  route 4.125ns (79.313%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.078    10.389    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    10.513 r  led0/timer/count[7]_i_1/O
                         net (fo=1, routed)           0.000    10.513    led0/timer/n_count[7]
    SLICE_X5Y99          FDCE                                         r  led0/timer/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.604    15.027    led0/timer/CLK
    SLICE_X5Y99          FDCE                                         r  led0/timer/count_reg[7]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)        0.029    15.200    led0/timer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 led0/timer/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 1.076ns (20.388%)  route 4.202ns (79.612%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.709     5.311    led0/timer/CLK
    SLICE_X5Y101         FDCE                                         r  led0/timer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  led0/timer/count_reg[15]/Q
                         net (fo=2, routed)           0.700     6.468    led0/timer/count[15]
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  led0/timer/count[31]_i_10/O
                         net (fo=1, routed)           0.650     7.242    led0/timer/count[31]_i_10_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.366 r  led0/timer/count[31]_i_8/O
                         net (fo=1, routed)           0.642     8.009    led0/timer/count[31]_i_8_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  led0/timer/count[31]_i_4/O
                         net (fo=1, routed)           1.054     9.187    led0/timer/count[31]_i_4_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.311 r  led0/timer/count[31]_i_3/O
                         net (fo=33, routed)          1.154    10.465    led0/timer/count[31]_i_3_n_0
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.124    10.589 r  led0/timer/count[6]_i_1/O
                         net (fo=1, routed)           0.000    10.589    led0/timer/n_count[6]
    SLICE_X5Y100         FDCE                                         r  led0/timer/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.588    15.010    led0/timer/CLK
    SLICE_X5Y100         FDCE                                         r  led0/timer/count_reg[6]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.031    15.282    led0/timer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 led1/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/timer/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.207ns (36.158%)  route 0.365ns (63.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.576     1.495    led1/timer/CLK
    SLICE_X8Y98          FDCE                                         r  led1/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  led1/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.365     2.025    led1/timer/count_reg_n_0_[0]
    SLICE_X8Y101         LUT3 (Prop_lut3_I1_O)        0.043     2.068 r  led1/timer/count[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.068    led1/timer/n_count[21]
    SLICE_X8Y101         FDCE                                         r  led1/timer/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     2.006    led1/timer/CLK
    SLICE_X8Y101         FDCE                                         r  led1/timer/count_reg[21]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDCE (Hold_fdce_C_D)         0.131     1.891    led1/timer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led1/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1/timer/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.380%)  route 0.365ns (63.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.576     1.495    led1/timer/CLK
    SLICE_X8Y98          FDCE                                         r  led1/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  led1/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.365     2.025    led1/timer/count_reg_n_0_[0]
    SLICE_X8Y101         LUT3 (Prop_lut3_I1_O)        0.045     2.070 r  led1/timer/count[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.070    led1/timer/n_count[18]
    SLICE_X8Y101         FDCE                                         r  led1/timer/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     2.006    led1/timer/CLK
    SLICE_X8Y101         FDCE                                         r  led1/timer/count_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDCE (Hold_fdce_C_D)         0.120     1.880    led1/timer/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 led0/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.208ns (33.874%)  route 0.406ns (66.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.604     1.523    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  led0/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.406     2.093    led0/timer/count[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.044     2.137 r  led0/timer/count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.137    led0/timer/n_count[28]
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.867     2.033    led0/timer/CLK
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[28]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.131     1.918    led0/timer/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 led0/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.208ns (33.764%)  route 0.408ns (66.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.604     1.523    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  led0/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.408     2.095    led0/timer/count[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.044     2.139 r  led0/timer/count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.139    led0/timer/n_count[29]
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.867     2.033    led0/timer/CLK
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[29]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.131     1.918    led0/timer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 led0/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.207ns (33.497%)  route 0.411ns (66.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.604     1.523    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  led0/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.411     2.098    led0/timer/count[0]
    SLICE_X6Y103         LUT3 (Prop_lut3_I1_O)        0.043     2.141 r  led0/timer/count[25]_i_1/O
                         net (fo=1, routed)           0.000     2.141    led0/timer/n_count[25]
    SLICE_X6Y103         FDCE                                         r  led0/timer/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.867     2.033    led0/timer/CLK
    SLICE_X6Y103         FDCE                                         r  led0/timer/count_reg[25]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.131     1.918    led0/timer/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 led3/timer/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3/timer/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.231ns (39.456%)  route 0.354ns (60.544%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.575     1.494    led3/timer/CLK
    SLICE_X13Y96         FDCE                                         r  led3/timer/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDCE (Prop_fdce_C_Q)         0.141     1.635 f  led3/timer/count_reg[5]/Q
                         net (fo=2, routed)           0.215     1.850    led3/timer/count_reg_n_0_[5]
    SLICE_X13Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.895 r  led3/timer/count[31]_i_4__2/O
                         net (fo=33, routed)          0.140     2.035    led3/timer/count[31]_i_4__2_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.080 r  led3/timer/count[24]_i_1__2/O
                         net (fo=1, routed)           0.000     2.080    led3/timer/n_count[24]
    SLICE_X13Y100        FDCE                                         r  led3/timer/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     2.006    led3/timer/CLK
    SLICE_X13Y100        FDCE                                         r  led3/timer/count_reg[24]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.092     1.852    led3/timer/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led0/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.981%)  route 0.406ns (66.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.604     1.523    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  led0/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.406     2.093    led0/timer/count[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.045     2.138 r  led0/timer/count[27]_i_1/O
                         net (fo=1, routed)           0.000     2.138    led0/timer/n_count[27]
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.867     2.033    led0/timer/CLK
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[27]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.121     1.908    led0/timer/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 led0/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.871%)  route 0.408ns (66.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.604     1.523    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  led0/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.408     2.095    led0/timer/count[0]
    SLICE_X6Y104         LUT3 (Prop_lut3_I1_O)        0.045     2.140 r  led0/timer/count[26]_i_1/O
                         net (fo=1, routed)           0.000     2.140    led0/timer/n_count[26]
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.867     2.033    led0/timer/CLK
    SLICE_X6Y104         FDCE                                         r  led0/timer/count_reg[26]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X6Y104         FDCE (Hold_fdce_C_D)         0.120     1.907    led0/timer/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led0/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0/timer/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.712%)  route 0.411ns (66.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.604     1.523    led0/timer/CLK
    SLICE_X6Y99          FDCE                                         r  led0/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  led0/timer/count_reg[0]/Q
                         net (fo=34, routed)          0.411     2.098    led0/timer/count[0]
    SLICE_X6Y103         LUT3 (Prop_lut3_I1_O)        0.045     2.143 r  led0/timer/count[22]_i_1/O
                         net (fo=1, routed)           0.000     2.143    led0/timer/n_count[22]
    SLICE_X6Y103         FDCE                                         r  led0/timer/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.867     2.033    led0/timer/CLK
    SLICE_X6Y103         FDCE                                         r  led0/timer/count_reg[22]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.120     1.907    led0/timer/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 led3/timer/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3/timer/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.231ns (36.900%)  route 0.395ns (63.100%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.570     1.489    led3/timer/CLK
    SLICE_X13Y101        FDCE                                         r  led3/timer/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.141     1.630 r  led3/timer/count_reg[25]/Q
                         net (fo=2, routed)           0.209     1.840    led3/timer/count_reg_n_0_[25]
    SLICE_X13Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.885 f  led3/timer/count[31]_i_3__2/O
                         net (fo=33, routed)          0.186     2.070    led3/timer/count[31]_i_3__2_n_0
    SLICE_X13Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.115 r  led3/timer/count[19]_i_1__2/O
                         net (fo=1, routed)           0.000     2.115    led3/timer/n_count[19]
    SLICE_X13Y99         FDCE                                         r  led3/timer/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.847     2.012    led3/timer/CLK
    SLICE_X13Y99         FDCE                                         r  led3/timer/count_reg[19]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y99         FDCE (Hold_fdce_C_D)         0.092     1.858    led3/timer/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    led0/blink1/led_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y99     led0/timer/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    led0/timer/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y100    led0/timer/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y100    led0/timer/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    led0/timer/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101    led0/timer/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101    led0/timer/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101    led0/timer/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    led0/blink1/led_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    led0/blink1/led_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y99     led0/timer/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y99     led0/timer/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    led0/timer/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    led0/timer/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    led0/blink1/led_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    led0/blink1/led_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y99     led0/timer/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y99     led0/timer/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    led0/timer/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    led0/timer/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    led0/timer/count_reg[12]/C



