Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 11:24:57 2023
| Host         : DESKTOP-22E4S6R running 64-bit major release  (build 9200)
| Command      : report_methodology -file slc3_sramtop_methodology_drc_routed.rpt -pb slc3_sramtop_methodology_drc_routed.pb -rpx slc3_sramtop_methodology_drc_routed.rpx
| Design       : slc3_sramtop
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 59
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 42         |
| TIMING-20 | Warning  | Non-clocked latch              | 16         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Run relative to clock(s) Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) Clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) Clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on hex_grid[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on hex_grid[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on hex_grid[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on hex_grid[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on hex_segB[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on hex_segB[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on hex_segB[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on hex_segB[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on hex_segB[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on hex_segB[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on hex_segB[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on hex_segB[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on hex_seg[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on hex_seg[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on hex_seg[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on hex_seg[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on hex_seg[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on hex_seg[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on hex_seg[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on hex_seg[7] relative to clock(s) Clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[0] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[10] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[11] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[12] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[13] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[14] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[15] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[1] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[2] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[3] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[4] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[5] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[6] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[7] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[8] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch slc/bus_mux/myOutput_reg[9] cannot be properly analyzed as its control pin slc/bus_mux/myOutput_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 16 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


