module stack	  
#( 
// default: 32-bits data with 100 layers of stack. 
parameter WIDTH = 8,
parameter DEPTH = 8
)
(                            
input  logic        CLK,      
input  logic        RST,                      
input  logic        PUSH_STB, 
input  logic [WIDTH-1:0] PUSH_DAT,                            
input  logic        POP_STB,  
output logic [WIDTH-1:0] POP_DAT,  
output logic empty
);                
       
reg    	[DEPTH-1:0] ptr;
reg		[WIDTH-1:0] stack[0:DEPTH-1];
initial 
	begin
		ptr= 0;
	end   
assign empty = (ptr==8'hff)?1:0;
always@(posedge CLK )
begin
 if(!RST) ptr <= 0;
 else if(PUSH_STB)
  ptr <= ptr + 1;  
 else if(POP_STB)
  ptr <= ptr - 1;
end
always@(posedge CLK ) begin
	if(PUSH_STB)
			stack[ptr] <= PUSH_DAT;
	if(POP_STB)
			POP_DAT <= stack[ptr];
	end
endmodule