// Seed: 3803128134
`default_nettype wire
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  assign id_1 = ~id_3;
  always @(posedge 1) begin
    SystemTFIdentifier(1, 1, id_2);
    id_4 = id_2#(.id_2(1));
  end
  logic id_5;
endmodule
