<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file step_tp_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/yhpsoft/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Mon Nov 30 22:56:22 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o step_tp_impl1.twr -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml step_tp_impl1.ncd step_tp_impl1.prf 
Design file:     step_tp_impl1.ncd
Preference file: step_tp_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_in_c" 50.571000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   1.234MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "in_port_7__N_37" 399.840000 MHz (32 errors)</FONT></A></LI>
</FONT>            32 items scored, 32 timing errors detected.
Warning:  32.500MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "mcu/out_port_7__N_232" 73.443000 MHz (1831 errors)</FONT></A></LI>
</FONT>            2354 items scored, 1831 timing errors detected.
Warning:   6.032MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "mcu/port_id_7__N_215" 71.271000 MHz (1920 errors)</FONT></A></LI>
</FONT>            2418 items scored, 1920 timing errors detected.
Warning:   8.623MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_in_c" 50.571000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 25.148ns (weighted slack = -790.583ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i3  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_8_2  (to clk_in_c +)

   Delay:               3.502ns  (33.5% logic, 66.5% route), 2 logic levels.

 Constraint Details:

      3.502ns physical path delay SLICE_103 to mcu/SLICE_233 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     22.109ns skew and
      0.166ns DIN_SET requirement (totaling -21.646ns) by 25.148ns

 Physical Path Details:

      Data path SLICE_103 to mcu/SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18D.CLK to     R12C18D.Q0 SLICE_103 (from in_port_7__N_37)
ROUTE        16     2.329     R12C18D.Q0 to       R7C9D.C1 in_port_2
CTOOFX_DEL  ---     0.721       R7C9D.C1 to     R7C9D.OFX0 mcu/SLICE_233
ROUTE         1     0.000     R7C9D.OFX0 to      R7C9D.DI0 mcu/n673 (to clk_in_c)
                  --------
                    3.502   (33.5% logic, 66.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   26.285   (37.1% logic, 62.9% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to      R7C9D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 25.107ns (weighted slack = -789.294ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i8  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_5_7  (to clk_in_c +)

   Delay:               3.678ns  (25.7% logic, 74.3% route), 2 logic levels.

 Constraint Details:

      3.678ns physical path delay SLICE_958 to mcu/SLICE_210 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     21.892ns skew and
      0.166ns DIN_SET requirement (totaling -21.429ns) by 25.107ns

 Physical Path Details:

      Data path SLICE_958 to mcu/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C13D.CLK to     R16C13D.Q1 SLICE_958 (from in_port_7__N_37)
ROUTE        16     2.731     R16C13D.Q1 to       R6C5D.C1 in_port_7
CTOF_DEL    ---     0.495       R6C5D.C1 to       R6C5D.F1 mcu/SLICE_210
ROUTE         1     0.000       R6C5D.F1 to      R6C5D.DI1 mcu/n596 (to clk_in_c)
                  --------
                    3.678   (25.7% logic, 74.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.393     R16C17C.F1 to    R16C13D.CLK in_port_7__N_37
                  --------
                   26.068   (37.4% logic, 62.6% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to      R6C5D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 25.018ns (weighted slack = -786.496ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i1  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_5_0  (to clk_in_c +)

   Delay:               3.589ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      3.589ns physical path delay SLICE_1152 to mcu/SLICE_210 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     21.892ns skew and
      0.166ns DIN_SET requirement (totaling -21.429ns) by 25.018ns

 Physical Path Details:

      Data path SLICE_1152 to mcu/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C12D.CLK to     R16C12D.Q0 SLICE_1152 (from in_port_7__N_37)
ROUTE        16     2.642     R16C12D.Q0 to       R6C5D.D0 in_port_0
CTOF_DEL    ---     0.495       R6C5D.D0 to       R6C5D.F0 mcu/SLICE_210
ROUTE         1     0.000       R6C5D.F0 to      R6C5D.DI0 mcu/n559 (to clk_in_c)
                  --------
                    3.589   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.393     R16C17C.F1 to    R16C12D.CLK in_port_7__N_37
                  --------
                   26.068   (37.4% logic, 62.6% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to      R6C5D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 24.878ns (weighted slack = -782.095ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i6  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_4_5  (to clk_in_c +)

   Delay:               3.486ns  (33.6% logic, 66.4% route), 2 logic levels.

 Constraint Details:

      3.486ns physical path delay SLICE_104 to mcu/SLICE_208 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     21.855ns skew and
      0.166ns DIN_SET requirement (totaling -21.392ns) by 24.878ns

 Physical Path Details:

      Data path SLICE_104 to mcu/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C19B.CLK to     R17C19B.Q1 SLICE_104 (from in_port_7__N_37)
ROUTE        16     2.313     R17C19B.Q1 to     R15C20A.B1 in_port_5
CTOOFX_DEL  ---     0.721     R15C20A.B1 to   R15C20A.OFX0 mcu/SLICE_208
ROUTE         1     0.000   R15C20A.OFX0 to    R15C20A.DI0 mcu/n547 (to clk_in_c)
                  --------
                    3.486   (33.6% logic, 66.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.356     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                   26.031   (37.5% logic, 62.5% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to    R15C20A.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 24.878ns (weighted slack = -782.095ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i6  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_7_5  (to clk_in_c +)

   Delay:               3.486ns  (33.6% logic, 66.4% route), 2 logic levels.

 Constraint Details:

      3.486ns physical path delay SLICE_104 to mcu/SLICE_229 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     21.855ns skew and
      0.166ns DIN_SET requirement (totaling -21.392ns) by 24.878ns

 Physical Path Details:

      Data path SLICE_104 to mcu/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C19B.CLK to     R17C19B.Q1 SLICE_104 (from in_port_7__N_37)
ROUTE        16     2.313     R17C19B.Q1 to     R15C19B.B1 in_port_5
CTOOFX_DEL  ---     0.721     R15C19B.B1 to   R15C19B.OFX0 mcu/SLICE_229
ROUTE         1     0.000   R15C19B.OFX0 to    R15C19B.DI0 mcu/n653 (to clk_in_c)
                  --------
                    3.486   (33.6% logic, 66.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.356     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                   26.031   (37.5% logic, 62.5% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to    R15C19B.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 24.878ns (weighted slack = -782.095ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i6  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_5_5  (to clk_in_c +)

   Delay:               3.486ns  (33.6% logic, 66.4% route), 2 logic levels.

 Constraint Details:

      3.486ns physical path delay SLICE_104 to mcu/SLICE_215 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     21.855ns skew and
      0.166ns DIN_SET requirement (totaling -21.392ns) by 24.878ns

 Physical Path Details:

      Data path SLICE_104 to mcu/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C19B.CLK to     R17C19B.Q1 SLICE_104 (from in_port_7__N_37)
ROUTE        16     2.313     R17C19B.Q1 to     R15C19D.B1 in_port_5
CTOOFX_DEL  ---     0.721     R15C19D.B1 to   R15C19D.OFX0 mcu/SLICE_215
ROUTE         1     0.000   R15C19D.OFX0 to    R15C19D.DI0 mcu/n588 (to clk_in_c)
                  --------
                    3.486   (33.6% logic, 66.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.356     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                   26.031   (37.5% logic, 62.5% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to    R15C19D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 24.878ns (weighted slack = -782.095ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i6  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_3_5  (to clk_in_c +)

   Delay:               3.486ns  (33.6% logic, 66.4% route), 2 logic levels.

 Constraint Details:

      3.486ns physical path delay SLICE_104 to mcu/SLICE_201 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     21.855ns skew and
      0.166ns DIN_SET requirement (totaling -21.392ns) by 24.878ns

 Physical Path Details:

      Data path SLICE_104 to mcu/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C19B.CLK to     R17C19B.Q1 SLICE_104 (from in_port_7__N_37)
ROUTE        16     2.313     R17C19B.Q1 to     R15C20C.B1 in_port_5
CTOOFX_DEL  ---     0.721     R15C20C.B1 to   R15C20C.OFX0 mcu/SLICE_201
ROUTE         1     0.000   R15C20C.OFX0 to    R15C20C.DI0 mcu/n515 (to clk_in_c)
                  --------
                    3.486   (33.6% logic, 66.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.356     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                   26.031   (37.5% logic, 62.5% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to    R15C20C.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 24.867ns (weighted slack = -781.749ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i3  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_9_2  (to clk_in_c +)

   Delay:               3.221ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      3.221ns physical path delay SLICE_103 to mcu/SLICE_240 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     22.109ns skew and
      0.166ns DIN_SET requirement (totaling -21.646ns) by 24.867ns

 Physical Path Details:

      Data path SLICE_103 to mcu/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18D.CLK to     R12C18D.Q0 SLICE_103 (from in_port_7__N_37)
ROUTE        16     2.048     R12C18D.Q0 to      R7C13A.D1 in_port_2
CTOOFX_DEL  ---     0.721      R7C13A.D1 to    R7C13A.OFX0 mcu/SLICE_240
ROUTE         1     0.000    R7C13A.OFX0 to     R7C13A.DI0 mcu/n714 (to clk_in_c)
                  --------
                    3.221   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   26.285   (37.1% logic, 62.9% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R7C13A.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 24.867ns (weighted slack = -781.749ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i3  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_10_2  (to clk_in_c +)

   Delay:               3.221ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      3.221ns physical path delay SLICE_103 to mcu/SLICE_142 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     22.109ns skew and
      0.166ns DIN_SET requirement (totaling -21.646ns) by 24.867ns

 Physical Path Details:

      Data path SLICE_103 to mcu/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18D.CLK to     R12C18D.Q0 SLICE_103 (from in_port_7__N_37)
ROUTE        16     2.048     R12C18D.Q0 to      R7C13D.D1 in_port_2
CTOOFX_DEL  ---     0.721      R7C13D.D1 to    R7C13D.OFX0 mcu/SLICE_142
ROUTE         1     0.000    R7C13D.OFX0 to     R7C13D.DI0 mcu/n746 (to clk_in_c)
                  --------
                    3.221   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   26.285   (37.1% logic, 62.9% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R7C13D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 24.867ns (weighted slack = -781.749ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              in_port_7__I_0_i3  (from in_port_7__N_37 +)
   Destination:    FF         Data in        mcu/s_11_2  (to clk_in_c +)

   Delay:               3.221ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      3.221ns physical path delay SLICE_103 to mcu/SLICE_149 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 19.774ns)
      0.629ns delay constraint less
     22.109ns skew and
      0.166ns DIN_SET requirement (totaling -21.646ns) by 24.867ns

 Physical Path Details:

      Data path SLICE_103 to mcu/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18D.CLK to     R12C18D.Q0 SLICE_103 (from in_port_7__N_37)
ROUTE        16     2.048     R12C18D.Q0 to      R7C13B.D1 in_port_2
CTOOFX_DEL  ---     0.721      R7C13B.D1 to    R7C13B.OFX0 mcu/SLICE_149
ROUTE         1     0.000    R7C13B.OFX0 to     R7C13B.DI0 mcu/n778 (to clk_in_c)
                  --------
                    3.221   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.445     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.495     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   26.285   (37.1% logic, 62.9% route), 9 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R7C13B.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

Warning:   1.234MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;
            32 items scored, 32 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 11.021ns (weighted slack = -28.270ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i8  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i4  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i3

   Delay:               5.763ns  (25.0% logic, 75.0% route), 3 logic levels.

 Constraint Details:

      5.763ns physical path delay mcu/SLICE_300 to SLICE_103 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      5.959ns skew and
      0.274ns LSR_SET requirement (totaling -5.258ns) by 11.021ns

 Physical Path Details:

      Data path mcu/SLICE_300 to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300 (from mcu/port_id_7__N_215)
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.756     R16C17D.F1 to    R12C18D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.763   (25.0% logic, 75.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   15.240   (23.9% logic, 76.1% route), 7 logic levels.


Error: The following path exceeds requirements by 10.859ns (weighted slack = -27.855ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i4  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i4  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i3

   Delay:               5.601ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      5.601ns physical path delay mcu/SLICE_298 to SLICE_103 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      5.959ns skew and
      0.274ns LSR_SET requirement (totaling -5.258ns) by 10.859ns

 Physical Path Details:

      Data path mcu/SLICE_298 to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q1 mcu/SLICE_298 (from mcu/port_id_7__N_215)
ROUTE         2     1.427     R15C17D.Q1 to     R16C17C.B0 port_id_3
CTOF_DEL    ---     0.495     R16C17C.B0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.756     R16C17D.F1 to    R12C18D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.601   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   15.240   (23.9% logic, 76.1% route), 7 logic levels.


Error: The following path exceeds requirements by 10.690ns (weighted slack = -27.421ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i8  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i2  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i1

   Delay:               5.215ns  (27.7% logic, 72.3% route), 3 logic levels.

 Constraint Details:

      5.215ns physical path delay mcu/SLICE_300 to SLICE_1152 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      6.176ns skew and
      0.274ns LSR_SET requirement (totaling -5.475ns) by 10.690ns

 Physical Path Details:

      Data path mcu/SLICE_300 to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300 (from mcu/port_id_7__N_215)
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.208     R16C17D.F1 to    R16C12D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.215   (27.7% logic, 72.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.393     R16C17C.F1 to    R16C12D.CLK in_port_7__N_37
                  --------
                   15.023   (24.2% logic, 75.8% route), 7 logic levels.


Error: The following path exceeds requirements by 10.690ns (weighted slack = -27.421ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i8  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i8  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i7

   Delay:               5.215ns  (27.7% logic, 72.3% route), 3 logic levels.

 Constraint Details:

      5.215ns physical path delay mcu/SLICE_300 to SLICE_958 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      6.176ns skew and
      0.274ns LSR_SET requirement (totaling -5.475ns) by 10.690ns

 Physical Path Details:

      Data path mcu/SLICE_300 to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300 (from mcu/port_id_7__N_215)
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.208     R16C17D.F1 to    R16C13D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.215   (27.7% logic, 72.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.393     R16C17C.F1 to    R16C13D.CLK in_port_7__N_37
                  --------
                   15.023   (24.2% logic, 75.8% route), 7 logic levels.


Error: The following path exceeds requirements by 10.635ns (weighted slack = -27.280ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i8  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i6  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i5

   Delay:               5.123ns  (28.1% logic, 71.9% route), 3 logic levels.

 Constraint Details:

      5.123ns physical path delay mcu/SLICE_300 to SLICE_104 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      6.213ns skew and
      0.274ns LSR_SET requirement (totaling -5.512ns) by 10.635ns

 Physical Path Details:

      Data path mcu/SLICE_300 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300 (from mcu/port_id_7__N_215)
ROUTE         2     1.589     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.495     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.116     R16C17D.F1 to    R17C19B.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.123   (28.1% logic, 71.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.356     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                   14.986   (24.3% logic, 75.7% route), 7 logic levels.


Error: The following path exceeds requirements by 10.528ns (weighted slack = -27.006ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i4  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i2  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i1

   Delay:               5.053ns  (28.5% logic, 71.5% route), 3 logic levels.

 Constraint Details:

      5.053ns physical path delay mcu/SLICE_298 to SLICE_1152 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      6.176ns skew and
      0.274ns LSR_SET requirement (totaling -5.475ns) by 10.528ns

 Physical Path Details:

      Data path mcu/SLICE_298 to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q1 mcu/SLICE_298 (from mcu/port_id_7__N_215)
ROUTE         2     1.427     R15C17D.Q1 to     R16C17C.B0 port_id_3
CTOF_DEL    ---     0.495     R16C17C.B0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.208     R16C17D.F1 to    R16C12D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.053   (28.5% logic, 71.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.393     R16C17C.F1 to    R16C12D.CLK in_port_7__N_37
                  --------
                   15.023   (24.2% logic, 75.8% route), 7 logic levels.


Error: The following path exceeds requirements by 10.528ns (weighted slack = -27.006ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i4  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i8  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i7

   Delay:               5.053ns  (28.5% logic, 71.5% route), 3 logic levels.

 Constraint Details:

      5.053ns physical path delay mcu/SLICE_298 to SLICE_958 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      6.176ns skew and
      0.274ns LSR_SET requirement (totaling -5.475ns) by 10.528ns

 Physical Path Details:

      Data path mcu/SLICE_298 to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q1 mcu/SLICE_298 (from mcu/port_id_7__N_215)
ROUTE         2     1.427     R15C17D.Q1 to     R16C17C.B0 port_id_3
CTOF_DEL    ---     0.495     R16C17C.B0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.208     R16C17D.F1 to    R16C13D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.053   (28.5% logic, 71.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.393     R16C17C.F1 to    R16C13D.CLK in_port_7__N_37
                  --------
                   15.023   (24.2% logic, 75.8% route), 7 logic levels.


Error: The following path exceeds requirements by 10.473ns (weighted slack = -26.865ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i4  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i6  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i5

   Delay:               4.961ns  (29.1% logic, 70.9% route), 3 logic levels.

 Constraint Details:

      4.961ns physical path delay mcu/SLICE_298 to SLICE_104 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      6.213ns skew and
      0.274ns LSR_SET requirement (totaling -5.512ns) by 10.473ns

 Physical Path Details:

      Data path mcu/SLICE_298 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q1 mcu/SLICE_298 (from mcu/port_id_7__N_215)
ROUTE         2     1.427     R15C17D.Q1 to     R16C17C.B0 port_id_3
CTOF_DEL    ---     0.495     R16C17C.B0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.116     R16C17D.F1 to    R17C19B.LSR n22297 (to in_port_7__N_37)
                  --------
                    4.961   (29.1% logic, 70.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.356     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                   14.986   (24.3% logic, 75.7% route), 7 logic levels.


Error: The following path exceeds requirements by 10.468ns (weighted slack = -26.852ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i5  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i4  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i3

   Delay:               5.210ns  (27.7% logic, 72.3% route), 3 logic levels.

 Constraint Details:

      5.210ns physical path delay mcu/SLICE_299 to SLICE_103 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      5.959ns skew and
      0.274ns LSR_SET requirement (totaling -5.258ns) by 10.468ns

 Physical Path Details:

      Data path mcu/SLICE_299 to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17B.CLK to     R15C17B.Q0 mcu/SLICE_299 (from mcu/port_id_7__N_215)
ROUTE         2     0.993     R15C17B.Q0 to     R16C17D.A0 port_id_4
CTOF_DEL    ---     0.495     R16C17D.A0 to     R16C17D.F0 SLICE_724
ROUTE         2     1.019     R16C17D.F0 to     R16C17D.B1 n10_adj_1673
CTOF_DEL    ---     0.495     R16C17D.B1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.756     R16C17D.F1 to    R12C18D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.210   (27.7% logic, 72.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17B.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   15.240   (23.9% logic, 76.1% route), 7 logic levels.


Error: The following path exceeds requirements by 10.431ns (weighted slack = -26.757ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i2  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i4  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i3

   Delay:               5.173ns  (27.9% logic, 72.1% route), 3 logic levels.

 Constraint Details:

      5.173ns physical path delay mcu/SLICE_297 to SLICE_103 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
      0.975ns delay constraint less
      5.959ns skew and
      0.274ns LSR_SET requirement (totaling -5.258ns) by 10.431ns

 Physical Path Details:

      Data path mcu/SLICE_297 to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q1 mcu/SLICE_297 (from mcu/port_id_7__N_215)
ROUTE         4     0.999     R14C17A.Q1 to     R16C17C.A0 port_id_1
CTOF_DEL    ---     0.495     R16C17C.A0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.976     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     1.756     R16C17D.F1 to    R12C18D.LSR n22297 (to in_port_7__N_37)
                  --------
                    5.173   (27.9% logic, 72.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     3.751 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.721      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.241     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     1.936    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.495     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.756     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.495     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
                  --------
                   21.199   (39.2% logic, 60.8% route), 6 logic levels.

      Destination Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.452    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297
ROUTE         5     1.006     R14C17A.Q0 to     R16C17C.A1 port_id_0
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_723
ROUTE         4     1.610     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                   15.240   (23.9% logic, 76.1% route), 7 logic levels.

Warning:  32.500MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "mcu/out_port_7__N_232" 73.443000 MHz ;
            2354 items scored, 1831 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 14.528ns (weighted slack = -152.164ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              23.118ns  (34.2% logic, 65.8% route), 6 logic levels.

 Constraint Details:

     23.118ns physical path delay rom/mux_133 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 14.528ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO17 rom/mux_133 (from clk_in_c)
ROUTE         1     4.241 *R_R11C24.DO17 to      R12C3A.B1 rom/n814
CTOOFX_DEL  ---     0.721      R12C3A.B1 to    R12C3A.OFX0 rom/i16691/SLICE_325
ROUTE         1     0.000    R12C3A.OFX0 to     R12C3A.FXB rom/n19861
FXTOOFX_DE  ---     0.241     R12C3A.FXB to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.996    R12C3A.OFX1 to     R17C22B.A0 instruction_8
CTOOFX_DEL  ---     0.721     R17C22B.A0 to   R17C22B.OFX0 mcu/i16596/SLICE_565
ROUTE         1     2.424   R17C22B.OFX0 to     R16C11C.A1 mcu/n19766
CTOF_DEL    ---     0.495     R16C11C.A1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   23.118   (34.2% logic, 65.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 14.528ns (weighted slack = -152.164ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              23.118ns  (34.2% logic, 65.8% route), 6 logic levels.

 Constraint Details:

     23.118ns physical path delay rom/mux_133 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 14.528ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO17 rom/mux_133 (from clk_in_c)
ROUTE         1     4.241 *R_R11C24.DO17 to      R12C3A.B1 rom/n814
CTOOFX_DEL  ---     0.721      R12C3A.B1 to    R12C3A.OFX0 rom/i16691/SLICE_325
ROUTE         1     0.000    R12C3A.OFX0 to     R12C3A.FXB rom/n19861
FXTOOFX_DE  ---     0.241     R12C3A.FXB to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.996    R12C3A.OFX1 to     R17C22B.A1 instruction_8
CTOOFX_DEL  ---     0.721     R17C22B.A1 to   R17C22B.OFX0 mcu/i16596/SLICE_565
ROUTE         1     2.424   R17C22B.OFX0 to     R16C11C.A1 mcu/n19766
CTOF_DEL    ---     0.495     R16C11C.A1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   23.118   (34.2% logic, 65.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 14.190ns (weighted slack = -148.624ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_120(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.780ns  (34.7% logic, 65.3% route), 6 logic levels.

 Constraint Details:

     22.780ns physical path delay rom/mux_120 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 14.190ns

 Physical Path Details:

      Data path rom/mux_120 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C21.CLKR to *R_R11C21.DO17 rom/mux_120 (from clk_in_c)
ROUTE         1     3.903 *R_R11C21.DO17 to      R12C3B.C0 rom/n567
CTOOFX_DEL  ---     0.721      R12C3B.C0 to    R12C3B.OFX0 rom/i16690/SLICE_324
ROUTE         1     0.000    R12C3B.OFX0 to     R12C3A.FXA rom/n19860
FXTOOFX_DE  ---     0.241     R12C3A.FXA to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.996    R12C3A.OFX1 to     R17C22B.A0 instruction_8
CTOOFX_DEL  ---     0.721     R17C22B.A0 to   R17C22B.OFX0 mcu/i16596/SLICE_565
ROUTE         1     2.424   R17C22B.OFX0 to     R16C11C.A1 mcu/n19766
CTOF_DEL    ---     0.495     R16C11C.A1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.780   (34.7% logic, 65.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_120:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C21.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 14.190ns (weighted slack = -148.624ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_120(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.780ns  (34.7% logic, 65.3% route), 6 logic levels.

 Constraint Details:

     22.780ns physical path delay rom/mux_120 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 14.190ns

 Physical Path Details:

      Data path rom/mux_120 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C21.CLKR to *R_R11C21.DO17 rom/mux_120 (from clk_in_c)
ROUTE         1     3.903 *R_R11C21.DO17 to      R12C3B.C0 rom/n567
CTOOFX_DEL  ---     0.721      R12C3B.C0 to    R12C3B.OFX0 rom/i16690/SLICE_324
ROUTE         1     0.000    R12C3B.OFX0 to     R12C3A.FXA rom/n19860
FXTOOFX_DE  ---     0.241     R12C3A.FXA to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.996    R12C3A.OFX1 to     R17C22B.A1 instruction_8
CTOOFX_DEL  ---     0.721     R17C22B.A1 to   R17C22B.OFX0 mcu/i16596/SLICE_565
ROUTE         1     2.424   R17C22B.OFX0 to     R16C11C.A1 mcu/n19766
CTOF_DEL    ---     0.495     R16C11C.A1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.780   (34.7% logic, 65.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_120:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C21.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 13.813ns (weighted slack = -144.675ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.403ns  (35.2% logic, 64.8% route), 6 logic levels.

 Constraint Details:

     22.403ns physical path delay rom/mux_133 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 13.813ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO17 rom/mux_133 (from clk_in_c)
ROUTE         1     4.241 *R_R11C24.DO17 to      R12C3A.B1 rom/n814
CTOOFX_DEL  ---     0.721      R12C3A.B1 to    R12C3A.OFX0 rom/i16691/SLICE_325
ROUTE         1     0.000    R12C3A.OFX0 to     R12C3A.FXB rom/n19861
FXTOOFX_DE  ---     0.241     R12C3A.FXB to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.599    R12C3A.OFX1 to     R18C21D.B0 instruction_8
CTOOFX_DEL  ---     0.721     R18C21D.B0 to   R18C21D.OFX0 mcu/i16593/SLICE_564
ROUTE         9     2.106   R18C21D.OFX0 to     R16C11C.D1 mcu/n13_adj_744
CTOF_DEL    ---     0.495     R16C11C.D1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.403   (35.2% logic, 64.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 13.813ns (weighted slack = -144.675ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.403ns  (35.2% logic, 64.8% route), 6 logic levels.

 Constraint Details:

     22.403ns physical path delay rom/mux_133 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 13.813ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO17 rom/mux_133 (from clk_in_c)
ROUTE         1     4.241 *R_R11C24.DO17 to      R12C3A.B1 rom/n814
CTOOFX_DEL  ---     0.721      R12C3A.B1 to    R12C3A.OFX0 rom/i16691/SLICE_325
ROUTE         1     0.000    R12C3A.OFX0 to     R12C3A.FXB rom/n19861
FXTOOFX_DE  ---     0.241     R12C3A.FXB to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.599    R12C3A.OFX1 to     R18C21D.B1 instruction_8
CTOOFX_DEL  ---     0.721     R18C21D.B1 to   R18C21D.OFX0 mcu/i16593/SLICE_564
ROUTE         9     2.106   R18C21D.OFX0 to     R16C11C.D1 mcu/n13_adj_744
CTOF_DEL    ---     0.495     R16C11C.D1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.403   (35.2% logic, 64.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 13.698ns (weighted slack = -143.471ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_127(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.288ns  (35.4% logic, 64.6% route), 6 logic levels.

 Constraint Details:

     22.288ns physical path delay rom/mux_127 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 13.698ns

 Physical Path Details:

      Data path rom/mux_127 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to *R_R11C27.DO17 rom/mux_127 (from clk_in_c)
ROUTE         1     3.411 *R_R11C27.DO17 to      R12C3A.D0 rom/n700
CTOOFX_DEL  ---     0.721      R12C3A.D0 to    R12C3A.OFX0 rom/i16691/SLICE_325
ROUTE         1     0.000    R12C3A.OFX0 to     R12C3A.FXB rom/n19861
FXTOOFX_DE  ---     0.241     R12C3A.FXB to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.996    R12C3A.OFX1 to     R17C22B.A0 instruction_8
CTOOFX_DEL  ---     0.721     R17C22B.A0 to   R17C22B.OFX0 mcu/i16596/SLICE_565
ROUTE         1     2.424   R17C22B.OFX0 to     R16C11C.A1 mcu/n19766
CTOF_DEL    ---     0.495     R16C11C.A1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.288   (35.4% logic, 64.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 13.698ns (weighted slack = -143.471ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_127(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.288ns  (35.4% logic, 64.6% route), 6 logic levels.

 Constraint Details:

     22.288ns physical path delay rom/mux_127 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 13.698ns

 Physical Path Details:

      Data path rom/mux_127 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to *R_R11C27.DO17 rom/mux_127 (from clk_in_c)
ROUTE         1     3.411 *R_R11C27.DO17 to      R12C3A.D0 rom/n700
CTOOFX_DEL  ---     0.721      R12C3A.D0 to    R12C3A.OFX0 rom/i16691/SLICE_325
ROUTE         1     0.000    R12C3A.OFX0 to     R12C3A.FXB rom/n19861
FXTOOFX_DE  ---     0.241     R12C3A.FXB to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.996    R12C3A.OFX1 to     R17C22B.A1 instruction_8
CTOOFX_DEL  ---     0.721     R17C22B.A1 to   R17C22B.OFX0 mcu/i16596/SLICE_565
ROUTE         1     2.424   R17C22B.OFX0 to     R16C11C.A1 mcu/n19766
CTOF_DEL    ---     0.495     R16C11C.A1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.288   (35.4% logic, 64.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 13.475ns (weighted slack = -141.135ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_120(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.065ns  (35.8% logic, 64.2% route), 6 logic levels.

 Constraint Details:

     22.065ns physical path delay rom/mux_120 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 13.475ns

 Physical Path Details:

      Data path rom/mux_120 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C21.CLKR to *R_R11C21.DO17 rom/mux_120 (from clk_in_c)
ROUTE         1     3.903 *R_R11C21.DO17 to      R12C3B.C0 rom/n567
CTOOFX_DEL  ---     0.721      R12C3B.C0 to    R12C3B.OFX0 rom/i16690/SLICE_324
ROUTE         1     0.000    R12C3B.OFX0 to     R12C3A.FXA rom/n19860
FXTOOFX_DE  ---     0.241     R12C3A.FXA to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.599    R12C3A.OFX1 to     R18C21D.B0 instruction_8
CTOOFX_DEL  ---     0.721     R18C21D.B0 to   R18C21D.OFX0 mcu/i16593/SLICE_564
ROUTE         9     2.106   R18C21D.OFX0 to     R16C11C.D1 mcu/n13_adj_744
CTOF_DEL    ---     0.495     R16C11C.D1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.065   (35.8% logic, 64.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_120:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C21.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.


Error: The following path exceeds requirements by 13.475ns (weighted slack = -141.135ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_120(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:              22.065ns  (35.8% logic, 64.2% route), 6 logic levels.

 Constraint Details:

     22.065ns physical path delay rom/mux_120 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
      1.300ns delay constraint less
     -7.456ns skew and
      0.166ns DIN_SET requirement (totaling 8.590ns) by 13.475ns

 Physical Path Details:

      Data path rom/mux_120 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C21.CLKR to *R_R11C21.DO17 rom/mux_120 (from clk_in_c)
ROUTE         1     3.903 *R_R11C21.DO17 to      R12C3B.C0 rom/n567
CTOOFX_DEL  ---     0.721      R12C3B.C0 to    R12C3B.OFX0 rom/i16690/SLICE_324
ROUTE         1     0.000    R12C3B.OFX0 to     R12C3A.FXA rom/n19860
FXTOOFX_DE  ---     0.241     R12C3A.FXA to    R12C3A.OFX1 rom/i16691/SLICE_325
ROUTE       113     4.599    R12C3A.OFX1 to     R18C21D.B1 instruction_8
CTOOFX_DEL  ---     0.721     R18C21D.B1 to   R18C21D.OFX0 mcu/i16593/SLICE_564
ROUTE         9     2.106   R18C21D.OFX0 to     R16C11C.D1 mcu/n13_adj_744
CTOF_DEL    ---     0.495     R16C11C.D1 to     R16C11C.F1 mcu/SLICE_786
ROUTE        13     3.543     R16C11C.F1 to     R16C19D.A0 mcu/n14_adj_705
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.017     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                   22.065   (35.8% logic, 64.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_120:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C21.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3B.CLK clk_in_c
REG_DEL     ---     0.452     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101
ROUTE        20     1.022      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.376      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     2.044    R13C2A.OFX1 to     R14C13D.D0 instruction_12
CTOF_DEL    ---     0.495     R14C13D.D0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     3.240     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                   11.805   (20.8% logic, 79.2% route), 4 logic levels.

Warning:   6.032MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "mcu/port_id_7__N_215" 71.271000 MHz ;
            2418 items scored, 1920 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 13.745ns (weighted slack = -101.932ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i4  (to mcu/port_id_7__N_215 +)

   Delay:              22.799ns  (34.2% logic, 65.8% route), 7 logic levels.

 Constraint Details:

     22.799ns physical path delay rom/mux_133 to mcu/SLICE_298 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.745ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO14 rom/mux_133 (from clk_in_c)
ROUTE         1     5.477 *R_R11C24.DO14 to      R13C2C.B1 rom/n817
CTOOFX_DEL  ---     0.721      R13C2C.B1 to    R13C2C.OFX0 rom/i16670/SLICE_319
ROUTE         1     0.000    R13C2C.OFX0 to     R13C2C.FXB rom/n19840
FXTOOFX_DE  ---     0.241     R13C2C.FXB to    R13C2C.OFX1 rom/i16670/SLICE_319
ROUTE        56     6.403    R13C2C.OFX1 to     R12C19B.M0 instruction_5
MTOOFX_DEL  ---     0.376     R12C19B.M0 to   R12C19B.OFX0 mcu/i16416/SLICE_490
ROUTE         1     0.000   R12C19B.OFX0 to    R12C19A.FXA mcu/n19586
FXTOOFX_DE  ---     0.241    R12C19A.FXA to   R12C19A.OFX1 mcu/i16417/SLICE_491
ROUTE         1     1.193   R12C19A.OFX1 to     R14C21D.C0 mcu/n19589
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 mcu/SLICE_1187
ROUTE        17     1.933     R14C21D.F0 to     R15C17D.A1 mcu/port_id_7_N_200_3
CTOF_DEL    ---     0.495     R15C17D.A1 to     R15C17D.F1 mcu/SLICE_298
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 mcu/n23_adj_486 (to mcu/port_id_7__N_215)
                  --------
                   22.799   (34.2% logic, 65.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 13.690ns (weighted slack = -101.525ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i4  (to mcu/port_id_7__N_215 +)

   Delay:              22.744ns  (33.2% logic, 66.8% route), 6 logic levels.

 Constraint Details:

     22.744ns physical path delay rom/mux_133 to mcu/SLICE_298 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.690ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO15 rom/mux_133 (from clk_in_c)
ROUTE         1     3.661 *R_R11C24.DO15 to      R13C5A.B1 rom/n816
CTOOFX_DEL  ---     0.721      R13C5A.B1 to    R13C5A.OFX0 rom/i16677/SLICE_321
ROUTE         1     0.000    R13C5A.OFX0 to     R13C5A.FXB rom/n19847
FXTOOFX_DE  ---     0.241     R13C5A.FXB to    R13C5A.OFX1 rom/i16677/SLICE_321
ROUTE        39     8.405    R13C5A.OFX1 to     R12C19A.M1 instruction_6
MTOOFX_DEL  ---     0.376     R12C19A.M1 to   R12C19A.OFX1 mcu/i16417/SLICE_491
ROUTE         1     1.193   R12C19A.OFX1 to     R14C21D.C0 mcu/n19589
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 mcu/SLICE_1187
ROUTE        17     1.933     R14C21D.F0 to     R15C17D.A1 mcu/port_id_7_N_200_3
CTOF_DEL    ---     0.495     R15C17D.A1 to     R15C17D.F1 mcu/SLICE_298
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 mcu/n23_adj_486 (to mcu/port_id_7__N_215)
                  --------
                   22.744   (33.2% logic, 66.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 13.500ns (weighted slack = -100.115ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i2  (to mcu/port_id_7__N_215 +)

   Delay:              22.554ns  (34.6% logic, 65.4% route), 7 logic levels.

 Constraint Details:

     22.554ns physical path delay rom/mux_133 to mcu/SLICE_297 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.500ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO14 rom/mux_133 (from clk_in_c)
ROUTE         1     5.477 *R_R11C24.DO14 to      R13C2C.B1 rom/n817
CTOOFX_DEL  ---     0.721      R13C2C.B1 to    R13C2C.OFX0 rom/i16670/SLICE_319
ROUTE         1     0.000    R13C2C.OFX0 to     R13C2C.FXB rom/n19840
FXTOOFX_DE  ---     0.241     R13C2C.FXB to    R13C2C.OFX1 rom/i16670/SLICE_319
ROUTE        56     5.188    R13C2C.OFX1 to     R16C14B.M0 instruction_5
MTOOFX_DEL  ---     0.376     R16C14B.M0 to   R16C14B.OFX0 mcu/i16491/SLICE_519
ROUTE         1     0.000   R16C14B.OFX0 to    R16C14A.FXA mcu/n19661
FXTOOFX_DE  ---     0.241    R16C14A.FXA to   R16C14A.OFX1 mcu/i16492/SLICE_521
ROUTE         1     1.941   R16C14A.OFX1 to      R9C13D.A0 mcu/n19664
CTOF_DEL    ---     0.495      R9C13D.A0 to      R9C13D.F0 mcu/SLICE_1185
ROUTE        17     2.155      R9C13D.F0 to     R14C17A.D1 mcu/port_id_7_N_200_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 mcu/SLICE_297
ROUTE         1     0.000     R14C17A.F1 to    R14C17A.DI1 mcu/n23 (to mcu/port_id_7__N_215)
                  --------
                   22.554   (34.6% logic, 65.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 13.500ns (weighted slack = -100.115ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i2  (to mcu/port_id_7__N_215 +)

   Delay:              22.554ns  (34.6% logic, 65.4% route), 7 logic levels.

 Constraint Details:

     22.554ns physical path delay rom/mux_133 to mcu/SLICE_297 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.500ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO14 rom/mux_133 (from clk_in_c)
ROUTE         1     5.477 *R_R11C24.DO14 to      R13C2C.B1 rom/n817
CTOOFX_DEL  ---     0.721      R13C2C.B1 to    R13C2C.OFX0 rom/i16670/SLICE_319
ROUTE         1     0.000    R13C2C.OFX0 to     R13C2C.FXB rom/n19840
FXTOOFX_DE  ---     0.241     R13C2C.FXB to    R13C2C.OFX1 rom/i16670/SLICE_319
ROUTE        56     5.188    R13C2C.OFX1 to     R16C14A.M0 instruction_5
MTOOFX_DEL  ---     0.376     R16C14A.M0 to   R16C14A.OFX0 mcu/i16492/SLICE_521
ROUTE         1     0.000   R16C14A.OFX0 to    R16C14A.FXB mcu/n19662
FXTOOFX_DE  ---     0.241    R16C14A.FXB to   R16C14A.OFX1 mcu/i16492/SLICE_521
ROUTE         1     1.941   R16C14A.OFX1 to      R9C13D.A0 mcu/n19664
CTOF_DEL    ---     0.495      R9C13D.A0 to      R9C13D.F0 mcu/SLICE_1185
ROUTE        17     2.155      R9C13D.F0 to     R14C17A.D1 mcu/port_id_7_N_200_1
CTOF_DEL    ---     0.495     R14C17A.D1 to     R14C17A.F1 mcu/SLICE_297
ROUTE         1     0.000     R14C17A.F1 to    R14C17A.DI1 mcu/n23 (to mcu/port_id_7__N_215)
                  --------
                   22.554   (34.6% logic, 65.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 13.425ns (weighted slack = -99.559ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_127(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i4  (to mcu/port_id_7__N_215 +)

   Delay:              22.479ns  (33.6% logic, 66.4% route), 6 logic levels.

 Constraint Details:

     22.479ns physical path delay rom/mux_127 to mcu/SLICE_298 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.425ns

 Physical Path Details:

      Data path rom/mux_127 to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C27.CLKR to *R_R11C27.DO15 rom/mux_127 (from clk_in_c)
ROUTE         1     3.396 *R_R11C27.DO15 to      R13C5A.D0 rom/n702
CTOOFX_DEL  ---     0.721      R13C5A.D0 to    R13C5A.OFX0 rom/i16677/SLICE_321
ROUTE         1     0.000    R13C5A.OFX0 to     R13C5A.FXB rom/n19847
FXTOOFX_DE  ---     0.241     R13C5A.FXB to    R13C5A.OFX1 rom/i16677/SLICE_321
ROUTE        39     8.405    R13C5A.OFX1 to     R12C19A.M1 instruction_6
MTOOFX_DEL  ---     0.376     R12C19A.M1 to   R12C19A.OFX1 mcu/i16417/SLICE_491
ROUTE         1     1.193   R12C19A.OFX1 to     R14C21D.C0 mcu/n19589
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 mcu/SLICE_1187
ROUTE        17     1.933     R14C21D.F0 to     R15C17D.A1 mcu/port_id_7_N_200_3
CTOF_DEL    ---     0.495     R15C17D.A1 to     R15C17D.F1 mcu/SLICE_298
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 mcu/n23_adj_486 (to mcu/port_id_7__N_215)
                  --------
                   22.479   (33.6% logic, 66.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C27.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 13.348ns (weighted slack = -98.988ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i4  (to mcu/port_id_7__N_215 +)

   Delay:              22.402ns  (34.8% logic, 65.2% route), 7 logic levels.

 Constraint Details:

     22.402ns physical path delay rom/mux_133 to mcu/SLICE_298 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.348ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO14 rom/mux_133 (from clk_in_c)
ROUTE         1     5.477 *R_R11C24.DO14 to      R13C2C.B1 rom/n817
CTOOFX_DEL  ---     0.721      R13C2C.B1 to    R13C2C.OFX0 rom/i16670/SLICE_319
ROUTE         1     0.000    R13C2C.OFX0 to     R13C2C.FXB rom/n19840
FXTOOFX_DE  ---     0.241     R13C2C.FXB to    R13C2C.OFX1 rom/i16670/SLICE_319
ROUTE        56     6.006    R13C2C.OFX1 to     R12C19A.M0 instruction_5
MTOOFX_DEL  ---     0.376     R12C19A.M0 to   R12C19A.OFX0 mcu/i16417/SLICE_491
ROUTE         1     0.000   R12C19A.OFX0 to    R12C19A.FXB mcu/n19587
FXTOOFX_DE  ---     0.241    R12C19A.FXB to   R12C19A.OFX1 mcu/i16417/SLICE_491
ROUTE         1     1.193   R12C19A.OFX1 to     R14C21D.C0 mcu/n19589
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 mcu/SLICE_1187
ROUTE        17     1.933     R14C21D.F0 to     R15C17D.A1 mcu/port_id_7_N_200_3
CTOF_DEL    ---     0.495     R15C17D.A1 to     R15C17D.F1 mcu/SLICE_298
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 mcu/n23_adj_486 (to mcu/port_id_7__N_215)
                  --------
                   22.402   (34.8% logic, 65.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 13.038ns (weighted slack = -96.689ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_120(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i4  (to mcu/port_id_7__N_215 +)

   Delay:              22.092ns  (34.2% logic, 65.8% route), 6 logic levels.

 Constraint Details:

     22.092ns physical path delay rom/mux_120 to mcu/SLICE_298 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.038ns

 Physical Path Details:

      Data path rom/mux_120 to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C21.CLKR to *R_R11C21.DO15 rom/mux_120 (from clk_in_c)
ROUTE         1     3.009 *R_R11C21.DO15 to      R13C5B.C0 rom/n569
CTOOFX_DEL  ---     0.721      R13C5B.C0 to    R13C5B.OFX0 rom/i16676/SLICE_320
ROUTE         1     0.000    R13C5B.OFX0 to     R13C5A.FXA rom/n19846
FXTOOFX_DE  ---     0.241     R13C5A.FXA to    R13C5A.OFX1 rom/i16677/SLICE_321
ROUTE        39     8.405    R13C5A.OFX1 to     R12C19A.M1 instruction_6
MTOOFX_DEL  ---     0.376     R12C19A.M1 to   R12C19A.OFX1 mcu/i16417/SLICE_491
ROUTE         1     1.193   R12C19A.OFX1 to     R14C21D.C0 mcu/n19589
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 mcu/SLICE_1187
ROUTE        17     1.933     R14C21D.F0 to     R15C17D.A1 mcu/port_id_7_N_200_3
CTOF_DEL    ---     0.495     R15C17D.A1 to     R15C17D.F1 mcu/SLICE_298
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 mcu/n23_adj_486 (to mcu/port_id_7__N_215)
                  --------
                   22.092   (34.2% logic, 65.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_120:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C21.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 13.019ns (weighted slack = -96.548ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i7  (to mcu/port_id_7__N_215 +)

   Delay:              22.073ns  (35.3% logic, 64.7% route), 7 logic levels.

 Constraint Details:

     22.073ns physical path delay rom/mux_133 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 13.019ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO14 rom/mux_133 (from clk_in_c)
ROUTE         1     5.477 *R_R11C24.DO14 to      R13C2C.B1 rom/n817
CTOOFX_DEL  ---     0.721      R13C2C.B1 to    R13C2C.OFX0 rom/i16670/SLICE_319
ROUTE         1     0.000    R13C2C.OFX0 to     R13C2C.FXB rom/n19840
FXTOOFX_DE  ---     0.241     R13C2C.FXB to    R13C2C.OFX1 rom/i16670/SLICE_319
ROUTE        56     4.308    R13C2C.OFX1 to     R17C13B.M0 instruction_5
MTOOFX_DEL  ---     0.376     R17C13B.M0 to   R17C13B.OFX0 mcu/i16610/SLICE_571
ROUTE         1     0.000   R17C13B.OFX0 to    R17C13A.FXA mcu/n19780
FXTOOFX_DE  ---     0.241    R17C13A.FXA to   R17C13A.OFX1 mcu/i16611/SLICE_572
ROUTE         1     2.477   R17C13A.OFX1 to      R8C16D.B1 mcu/n19783
CTOF_DEL    ---     0.495      R8C16D.B1 to      R8C16D.F1 mcu/SLICE_1186
ROUTE        17     2.018      R8C16D.F1 to     R14C13B.B0 mcu/port_id_7_N_200_6
CTOF_DEL    ---     0.495     R14C13B.B0 to     R14C13B.F0 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F0 to    R14C13B.DI0 mcu/n23_adj_489 (to mcu/port_id_7__N_215)
                  --------
                   22.073   (35.3% logic, 64.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 12.838ns (weighted slack = -95.206ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i7  (to mcu/port_id_7__N_215 +)

   Delay:              21.892ns  (34.5% logic, 65.5% route), 6 logic levels.

 Constraint Details:

     21.892ns physical path delay rom/mux_133 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 12.838ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO15 rom/mux_133 (from clk_in_c)
ROUTE         1     3.661 *R_R11C24.DO15 to      R13C5A.B1 rom/n816
CTOOFX_DEL  ---     0.721      R13C5A.B1 to    R13C5A.OFX0 rom/i16677/SLICE_321
ROUTE         1     0.000    R13C5A.OFX0 to     R13C5A.FXB rom/n19847
FXTOOFX_DE  ---     0.241     R13C5A.FXB to    R13C5A.OFX1 rom/i16677/SLICE_321
ROUTE        39     6.184    R13C5A.OFX1 to     R17C13A.M1 instruction_6
MTOOFX_DEL  ---     0.376     R17C13A.M1 to   R17C13A.OFX1 mcu/i16611/SLICE_572
ROUTE         1     2.477   R17C13A.OFX1 to      R8C16D.B1 mcu/n19783
CTOF_DEL    ---     0.495      R8C16D.B1 to      R8C16D.F1 mcu/SLICE_1186
ROUTE        17     2.018      R8C16D.F1 to     R14C13B.B0 mcu/port_id_7_N_200_6
CTOF_DEL    ---     0.495     R14C13B.B0 to     R14C13B.F0 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F0 to    R14C13B.DI0 mcu/n23_adj_489 (to mcu/port_id_7__N_215)
                  --------
                   21.892   (34.5% logic, 65.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.


Error: The following path exceeds requirements by 12.727ns (weighted slack = -94.383ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         PDPW8KC    Port           rom/mux_133(ASIC)  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i6  (to mcu/port_id_7__N_215 +)

   Delay:              21.781ns  (35.8% logic, 64.2% route), 7 logic levels.

 Constraint Details:

     21.781ns physical path delay rom/mux_133 to mcu/SLICE_299 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
      1.892ns delay constraint less
     -7.328ns skew and
      0.166ns DIN_SET requirement (totaling 9.054ns) by 12.727ns

 Physical Path Details:

      Data path rom/mux_133 to mcu/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.224 *R_R11C24.CLKR to *R_R11C24.DO14 rom/mux_133 (from clk_in_c)
ROUTE         1     5.477 *R_R11C24.DO14 to      R13C2C.B1 rom/n817
CTOOFX_DEL  ---     0.721      R13C2C.B1 to    R13C2C.OFX0 rom/i16670/SLICE_319
ROUTE         1     0.000    R13C2C.OFX0 to     R13C2C.FXB rom/n19840
FXTOOFX_DE  ---     0.241     R13C2C.FXB to    R13C2C.OFX1 rom/i16670/SLICE_319
ROUTE        56     5.718    R13C2C.OFX1 to     R17C22D.M0 instruction_5
MTOOFX_DEL  ---     0.376     R17C22D.M0 to   R17C22D.OFX0 mcu/i16476/SLICE_511
ROUTE         1     0.000   R17C22D.OFX0 to    R17C22C.FXA mcu/n19646
FXTOOFX_DE  ---     0.241    R17C22C.FXA to   R17C22C.OFX1 mcu/i16477/SLICE_516
ROUTE         1     1.173   R17C22C.OFX1 to     R14C21D.D1 mcu/n19649
CTOF_DEL    ---     0.495     R14C21D.D1 to     R14C21D.F1 mcu/SLICE_1187
ROUTE        17     1.620     R14C21D.F1 to     R15C17B.C1 mcu/port_id_7_N_200_5
CTOF_DEL    ---     0.495     R15C17B.C1 to     R15C17B.F1 mcu/SLICE_299
ROUTE         1     0.000     R15C17B.F1 to    R15C17B.DI1 mcu/n23_adj_488 (to mcu/port_id_7__N_215)
                  --------
                   21.781   (35.8% logic, 64.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to rom/mux_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.217       C1.PADDI to *R_R11C24.CLKR clk_in_c
                  --------
                    4.349   (26.0% logic, 74.0% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       236     3.044       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.452     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     1.095      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.376      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.241     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     1.611    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.495     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     3.231     R14C13A.F1 to    R15C17B.CLK mcu/port_id_7__N_215
                  --------
                   11.677   (23.1% logic, 76.9% route), 5 logic levels.

Warning:   8.623MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 50.571000 MHz  |             |             |
;                                       |   50.571 MHz|    1.234 MHz|   2 *
                                        |             |             |
FREQUENCY NET "in_port_7__N_37"         |             |             |
399.840000 MHz ;                        |  399.840 MHz|   32.500 MHz|   3 *
                                        |             |             |
FREQUENCY NET "mcu/out_port_7__N_232"   |             |             |
73.443000 MHz ;                         |   73.443 MHz|    6.032 MHz|   6 *
                                        |             |             |
FREQUENCY NET "mcu/port_id_7__N_215"    |             |             |
71.271000 MHz ;                         |   71.271 MHz|    8.623 MHz|   7 *
                                        |             |             |
----------------------------------------------------------------------------


4 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=instruction_8">instruction_8</a>                           |     113|    3931|     49.89%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n704">mcu/n704</a>                                |      16|    2771|     35.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=rom/n19861">rom/n19861</a>                              |       1|    2133|     27.07%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n14281">mcu/n14281</a>                              |       1|    2085|     26.46%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n14276">mcu/n14276</a>                              |       1|    2011|     25.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=rom/n19860">rom/n19860</a>                              |       1|    1757|     22.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n14_adj_463">mcu/n14_adj_463</a>                         |      13|    1529|     19.41%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n14">mcu/n14</a>                                 |      12|    1159|     14.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=rom/n814">rom/n814</a>                                |       1|    1142|     14.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=instruction_9">instruction_9</a>                           |      91|    1096|     13.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n14280">mcu/n14280</a>                              |       1|     955|     12.12%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n13_adj_516">mcu/n13_adj_516</a>                         |       9|     948|     12.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n734">mcu/n734</a>                                |       1|     935|     11.87%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n17_adj_1379">mcu/n17_adj_1379</a>                        |       1|     934|     11.85%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n16_adj_541">mcu/n16_adj_541</a>                         |       1|     908|     11.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/n10_adj_1207">mcu/n10_adj_1207</a>                        |       1|     907|     11.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=instruction_4">instruction_4</a>                           |      88|     856|     10.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=rom/n567">rom/n567</a>                                |       1|     851|     10.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mcu/Z_N_378_6">mcu/Z_N_378_6</a>                           |      18|     832|     10.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=address_9">address_9</a>                               |      74|     827|     10.50%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: mcu/out_port_7__N_232   Source: mcu/SLICE_292.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD
      Covered under: FREQUENCY NET "mcu/out_port_7__N_232" 73.443000 MHz ;   Transfers: 211

Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD
      Covered under: FREQUENCY NET "mcu/port_id_7__N_215" 71.271000 MHz ;   Transfers: 243

Clock Domain: mcu/out_port_7__N_232   Source: mcu/SLICE_292.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1   Loads: 8
   No transfer within this clock domain is found

Clock Domain: in_port_7__N_37   Source: SLICE_723.F1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;   Transfers: 2

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;   Transfers: 4

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;   Transfers: 2

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 236
   Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;

   Data transfers from:
   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 4

   Clock Domain: mcu/out_port_7__N_232   Source: mcu/SLICE_292.F0
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 2

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 6

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 3

   Clock Domain: mcu/out_port_7__N_232   Source: mcu/SLICE_292.F0
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 1

   Clock Domain: in_port_7__N_37   Source: SLICE_723.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 8


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 7879  Score: 389850297
Cumulative negative slack: 389850297

Constraints cover 1502274 paths, 4 nets, and 9755 connections (99.08% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Mon Nov 30 22:56:23 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o step_tp_impl1.twr -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml step_tp_impl1.ncd step_tp_impl1.prf 
Design file:     step_tp_impl1.ncd
Preference file: step_tp_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_in_c" 50.571000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_1' Target='right'><FONT COLOR=red>FREQUENCY NET "in_port_7__N_37" 399.840000 MHz (32 errors)</FONT></A></LI>
</FONT>            32 items scored, 32 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "mcu/out_port_7__N_232" 73.443000 MHz (2334 errors)</FONT></A></LI>
</FONT>            2378 items scored, 2334 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "mcu/port_id_7__N_215" 71.271000 MHz (2410 errors)</FONT></A></LI>
</FONT>            2453 items scored, 2410 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_in_c" 50.571000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i7  (from clk_in_c +)
   Destination:    PDPW8KC    Port           rom/mux_130(ASIC)  (to clk_in_c +)

   Delay:               0.307ns  (43.3% logic, 56.7% route), 1 logic levels.

 Constraint Details:

      0.307ns physical path delay mcu/SLICE_96 to rom/mux_130 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.181ns

 Physical Path Details:

      Data path mcu/SLICE_96 to rom/mux_130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14D.CLK to     R10C14D.Q0 mcu/SLICE_96 (from clk_in_c)
ROUTE        10     0.174     R10C14D.Q0 to *_R11C13.ADR10 address_6 (to clk_in_c)
                  --------
                    0.307   (43.3% logic, 56.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to    R10C14D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to rom/mux_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.170       C1.PADDI to *R_R11C13.CLKR clk_in_c
                  --------
                    1.170   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i5  (from clk_in_c +)
   Destination:    PDPW8KC    Port           rom/mux_132(ASIC)  (to clk_in_c +)

   Delay:               0.396ns  (33.6% logic, 66.4% route), 1 logic levels.

 Constraint Details:

      0.396ns physical path delay mcu/SLICE_94 to rom/mux_132 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.270ns

 Physical Path Details:

      Data path mcu/SLICE_94 to rom/mux_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4D.CLK to      R10C4D.Q0 mcu/SLICE_94 (from clk_in_c)
ROUTE        10     0.263      R10C4D.Q0 to EBR_R11C1.ADR8 address_4 (to clk_in_c)
                  --------
                    0.396   (33.6% logic, 66.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to     R10C4D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to rom/mux_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.170       C1.PADDI to EBR_R11C1.CLKR clk_in_c
                  --------
                    1.170   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i5  (from clk_in_c +)
   Destination:    PDPW8KC    Port           rom/mux_126(ASIC)  (to clk_in_c +)

   Delay:               0.427ns  (31.1% logic, 68.9% route), 1 logic levels.

 Constraint Details:

      0.427ns physical path delay mcu/SLICE_94 to rom/mux_126 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.301ns

 Physical Path Details:

      Data path mcu/SLICE_94 to rom/mux_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4D.CLK to      R10C4D.Q0 mcu/SLICE_94 (from clk_in_c)
ROUTE        10     0.294      R10C4D.Q0 to EBR_R11C4.ADR8 address_4 (to clk_in_c)
                  --------
                    0.427   (31.1% logic, 68.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to     R10C4D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to rom/mux_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.170       C1.PADDI to EBR_R11C4.CLKR clk_in_c
                  --------
                    1.170   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/intr_f__i0  (from clk_in_c +)
   Destination:    FF         Data in        mcu/intr_f__i1  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay mcu/SLICE_118 to mcu/SLICE_118 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path mcu/SLICE_118 to mcu/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23D.CLK to     R19C23D.Q0 mcu/SLICE_118 (from clk_in_c)
ROUTE         2     0.154     R19C23D.Q0 to     R19C23D.M1 mcu/intr_f_0 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to    R19C23D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to    R19C23D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/intr_f__i1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/intr_f__i2  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay mcu/SLICE_118 to mcu/SLICE_120 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path mcu/SLICE_118 to mcu/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23D.CLK to     R19C23D.Q1 mcu/SLICE_118 (from clk_in_c)
ROUTE         2     0.154     R19C23D.Q1 to     R19C23C.M1 mcu/intr_f_1 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to    R19C23D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to    R19C23C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i9  (from clk_in_c +)
   Destination:    PDPW8KC    Port           rom/mux_132(ASIC)  (to clk_in_c +)

   Delay:               0.452ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.452ns physical path delay mcu/SLICE_98 to rom/mux_132 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.326ns

 Physical Path Details:

      Data path mcu/SLICE_98 to rom/mux_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C4B.CLK to       R8C4B.Q0 mcu/SLICE_98 (from clk_in_c)
ROUTE        10     0.319       R8C4B.Q0 to *R_R11C1.ADR12 address_8 (to clk_in_c)
                  --------
                    0.452   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to      R8C4B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to rom/mux_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.170       C1.PADDI to EBR_R11C1.CLKR clk_in_c
                  --------
                    1.170   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i9  (from clk_in_c +)
   Destination:    PDPW8KC    Port           rom/mux_126(ASIC)  (to clk_in_c +)

   Delay:               0.452ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.452ns physical path delay mcu/SLICE_98 to rom/mux_126 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.326ns

 Physical Path Details:

      Data path mcu/SLICE_98 to rom/mux_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C4B.CLK to       R8C4B.Q0 mcu/SLICE_98 (from clk_in_c)
ROUTE        10     0.319       R8C4B.Q0 to *R_R11C4.ADR12 address_8 (to clk_in_c)
                  --------
                    0.452   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to      R8C4B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to rom/mux_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.170       C1.PADDI to EBR_R11C4.CLKR clk_in_c
                  --------
                    1.170   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i6  (from clk_in_c +)
   Destination:    PDPW8KC    Port           rom/mux_130(ASIC)  (to clk_in_c +)

   Delay:               0.458ns  (29.0% logic, 71.0% route), 1 logic levels.

 Constraint Details:

      0.458ns physical path delay mcu/SLICE_95 to rom/mux_130 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.332ns

 Physical Path Details:

      Data path mcu/SLICE_95 to rom/mux_130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14C.CLK to     R10C14C.Q0 mcu/SLICE_95 (from clk_in_c)
ROUTE        10     0.325     R10C14C.Q0 to *R_R11C13.ADR9 address_5 (to clk_in_c)
                  --------
                    0.458   (29.0% logic, 71.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to    R10C14C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to rom/mux_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.170       C1.PADDI to *R_R11C13.CLKR clk_in_c
                  --------
                    1.170   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_830__i1  (from clk_in_c +)
   Destination:    FF         Data in        cnt_830__i1  (to clk_in_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_26 to SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27B.CLK to      R7C27B.Q0 SLICE_26 (from clk_in_c)
ROUTE         1     0.130      R7C27B.Q0 to      R7C27B.A0 n31
CTOF_DEL    ---     0.101      R7C27B.A0 to      R7C27B.F0 SLICE_26
ROUTE         1     0.000      R7C27B.F0 to     R7C27B.DI0 n164 (to clk_in_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to     R7C27B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to     R7C27B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_830__i0  (from clk_in_c +)
   Destination:    FF         Data in        cnt_830__i0  (to clk_in_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_27 to SLICE_27 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27A.CLK to      R7C27A.Q1 SLICE_27 (from clk_in_c)
ROUTE         1     0.130      R7C27A.Q1 to      R7C27A.A1 n32
CTOF_DEL    ---     0.101      R7C27A.A1 to      R7C27A.F1 SLICE_27
ROUTE         1     0.000      R7C27A.F1 to     R7C27A.DI1 n165 (to clk_in_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to     R7C27A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       236     1.116       C1.PADDI to     R7C27A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;
            32 items scored, 32 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.987ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i1  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i6  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i5

   Delay:               0.628ns  (37.3% logic, 62.7% route), 2 logic levels.

 Constraint Details:

      0.628ns physical path delay mcu/SLICE_297 to SLICE_104 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.672ns skew requirement (totaling 4.615ns) by 3.987ns

 Physical Path Details:

      Data path mcu/SLICE_297 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297 (from mcu/port_id_7__N_215)
ROUTE         5     0.141     R14C17A.Q0 to     R16C17D.D1 port_id_0
CTOF_DEL    ---     0.101     R16C17D.D1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.253     R16C17D.F1 to    R17C19B.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.628   (37.3% logic, 62.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.465     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                    8.776   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i1  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i2  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i1

   Delay:               0.663ns  (35.3% logic, 64.7% route), 2 logic levels.

 Constraint Details:

      0.663ns physical path delay mcu/SLICE_297 to SLICE_1152 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.673ns skew requirement (totaling 4.616ns) by 3.953ns

 Physical Path Details:

      Data path mcu/SLICE_297 to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297 (from mcu/port_id_7__N_215)
ROUTE         5     0.141     R14C17A.Q0 to     R16C17D.D1 port_id_0
CTOF_DEL    ---     0.101     R16C17D.D1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.288     R16C17D.F1 to    R16C12D.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.663   (35.3% logic, 64.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.466     R16C17C.F1 to    R16C12D.CLK in_port_7__N_37
                  --------
                    8.777   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i1  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i8  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i7

   Delay:               0.663ns  (35.3% logic, 64.7% route), 2 logic levels.

 Constraint Details:

      0.663ns physical path delay mcu/SLICE_297 to SLICE_958 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.673ns skew requirement (totaling 4.616ns) by 3.953ns

 Physical Path Details:

      Data path mcu/SLICE_297 to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297 (from mcu/port_id_7__N_215)
ROUTE         5     0.141     R14C17A.Q0 to     R16C17D.D1 port_id_0
CTOF_DEL    ---     0.101     R16C17D.D1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.288     R16C17D.F1 to    R16C13D.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.663   (35.3% logic, 64.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.466     R16C17C.F1 to    R16C13D.CLK in_port_7__N_37
                  --------
                    8.777   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i1  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i4  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i3

   Delay:               0.810ns  (28.9% logic, 71.1% route), 2 logic levels.

 Constraint Details:

      0.810ns physical path delay mcu/SLICE_297 to SLICE_103 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.722ns skew requirement (totaling 4.665ns) by 3.855ns

 Physical Path Details:

      Data path mcu/SLICE_297 to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17A.CLK to     R14C17A.Q0 mcu/SLICE_297 (from mcu/port_id_7__N_215)
ROUTE         5     0.141     R14C17A.Q0 to     R16C17D.D1 port_id_0
CTOF_DEL    ---     0.101     R16C17D.D1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.435     R16C17D.F1 to    R12C18D.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.810   (28.9% logic, 71.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C17A.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.515     R16C17C.F1 to    R12C18D.CLK in_port_7__N_37
                  --------
                    8.826   (37.4% logic, 62.6% route), 9 logic levels.


Error: The following path exceeds requirements by 3.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i7  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i6  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i5

   Delay:               0.842ns  (27.8% logic, 72.2% route), 2 logic levels.

 Constraint Details:

      0.842ns physical path delay mcu/SLICE_300 to SLICE_104 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.672ns skew requirement (totaling 4.615ns) by 3.773ns

 Physical Path Details:

      Data path mcu/SLICE_300 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13B.CLK to     R14C13B.Q0 mcu/SLICE_300 (from mcu/port_id_7__N_215)
ROUTE         3     0.355     R14C13B.Q0 to     R16C17D.C1 port_id_6
CTOF_DEL    ---     0.101     R16C17D.C1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.253     R16C17D.F1 to    R17C19B.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.842   (27.8% logic, 72.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.465     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                    8.776   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i7  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i2  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i1

   Delay:               0.877ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      0.877ns physical path delay mcu/SLICE_300 to SLICE_1152 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.673ns skew requirement (totaling 4.616ns) by 3.739ns

 Physical Path Details:

      Data path mcu/SLICE_300 to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13B.CLK to     R14C13B.Q0 mcu/SLICE_300 (from mcu/port_id_7__N_215)
ROUTE         3     0.355     R14C13B.Q0 to     R16C17D.C1 port_id_6
CTOF_DEL    ---     0.101     R16C17D.C1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.288     R16C17D.F1 to    R16C12D.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.877   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.466     R16C17C.F1 to    R16C12D.CLK in_port_7__N_37
                  --------
                    8.777   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i7  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i8  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i7

   Delay:               0.877ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      0.877ns physical path delay mcu/SLICE_300 to SLICE_958 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.673ns skew requirement (totaling 4.616ns) by 3.739ns

 Physical Path Details:

      Data path mcu/SLICE_300 to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13B.CLK to     R14C13B.Q0 mcu/SLICE_300 (from mcu/port_id_7__N_215)
ROUTE         3     0.355     R14C13B.Q0 to     R16C17D.C1 port_id_6
CTOF_DEL    ---     0.101     R16C17D.C1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.288     R16C17D.F1 to    R16C13D.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.877   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_958:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.466     R16C17C.F1 to    R16C13D.CLK in_port_7__N_37
                  --------
                    8.777   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.679ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i6  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i6  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i5

   Delay:               0.936ns  (35.8% logic, 64.2% route), 3 logic levels.

 Constraint Details:

      0.936ns physical path delay mcu/SLICE_299 to SLICE_104 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.672ns skew requirement (totaling 4.615ns) by 3.679ns

 Physical Path Details:

      Data path mcu/SLICE_299 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17B.CLK to     R15C17B.Q1 mcu/SLICE_299 (from mcu/port_id_7__N_215)
ROUTE         2     0.136     R15C17B.Q1 to     R16C17C.D0 port_id_5
CTOF_DEL    ---     0.101     R16C17C.D0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.212     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.101     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.253     R16C17D.F1 to    R17C19B.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.936   (35.8% logic, 64.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R15C17B.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.465     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                    8.776   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.660ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i3  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i6  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i5

   Delay:               0.955ns  (35.1% logic, 64.9% route), 3 logic levels.

 Constraint Details:

      0.955ns physical path delay mcu/SLICE_298 to SLICE_104 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.672ns skew requirement (totaling 4.615ns) by 3.660ns

 Physical Path Details:

      Data path mcu/SLICE_298 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17D.CLK to     R15C17D.Q0 mcu/SLICE_298 (from mcu/port_id_7__N_215)
ROUTE         2     0.140     R15C17D.Q0 to     R16C17D.C0 port_id_2
CTOF_DEL    ---     0.101     R16C17D.C0 to     R16C17D.F0 SLICE_724
ROUTE         2     0.227     R16C17D.F0 to     R16C17D.B1 n10_adj_1673
CTOF_DEL    ---     0.101     R16C17D.B1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.253     R16C17D.F1 to    R17C19B.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.955   (35.1% logic, 64.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R15C17D.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.465     R16C17C.F1 to    R17C19B.CLK in_port_7__N_37
                  --------
                    8.776   (37.7% logic, 62.3% route), 9 logic levels.


Error: The following path exceeds requirements by 3.645ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/port_id_7__I_0_i6  (from mcu/port_id_7__N_215 +)
   Destination:    FF         Data in        in_port_7__I_0_i2  (to in_port_7__N_37 +)
                   FF                        in_port_7__I_0_i1

   Delay:               0.971ns  (34.5% logic, 65.5% route), 3 logic levels.

 Constraint Details:

      0.971ns physical path delay mcu/SLICE_299 to SLICE_1152 exceeds
      (delay constraint based on source clock period of 14.031ns and destination clock period of 2.501ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -4.673ns skew requirement (totaling 4.616ns) by 3.645ns

 Physical Path Details:

      Data path mcu/SLICE_299 to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17B.CLK to     R15C17B.Q1 mcu/SLICE_299 (from mcu/port_id_7__N_215)
ROUTE         2     0.136     R15C17B.Q1 to     R16C17C.D0 port_id_5
CTOF_DEL    ---     0.101     R16C17C.D0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.212     R16C17C.F0 to     R16C17D.A1 n14
CTOF_DEL    ---     0.101     R16C17D.A1 to     R16C17D.F1 SLICE_724
ROUTE         4     0.288     R16C17D.F1 to    R16C12D.LSR n22297 (to in_port_7__N_37)
                  --------
                    0.971   (34.5% logic, 65.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
REG_DEL     ---     0.154     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100
ROUTE        38     0.384      R13C3D.Q0 to      R13C6D.M0 address_10
MTOOFX_DEL  ---     0.153      R13C6D.M0 to    R13C6D.OFX0 rom/i16732/SLICE_336
ROUTE         1     0.000    R13C6D.OFX0 to     R13C6C.FXA rom/n19902
FXTOOFX_DE  ---     0.100     R13C6C.FXA to    R13C6C.OFX1 rom/i16733/SLICE_337
ROUTE        37     0.522    R13C6C.OFX1 to     R14C13A.D1 instruction_14
CTOF_DEL    ---     0.177     R14C13A.D1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R15C17B.CLK mcu/port_id_7__N_215
                  --------
                    4.104   (25.2% logic, 74.8% route), 5 logic levels.

      Destination Clock Path clk_in to SLICE_1152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
REG_DEL     ---     0.154    R14C13B.CLK to     R14C13B.Q1 mcu/SLICE_300
ROUTE         2     0.523     R14C13B.Q1 to     R16C17C.C0 port_id_7
CTOF_DEL    ---     0.177     R16C17C.C0 to     R16C17C.F0 SLICE_723
ROUTE         2     0.164     R16C17C.F0 to     R16C17C.C1 n14
CTOF_DEL    ---     0.177     R16C17C.C1 to     R16C17C.F1 SLICE_723
ROUTE         4     0.466     R16C17C.F1 to    R16C12D.CLK in_port_7__N_37
                  --------
                    8.777   (37.7% logic, 62.3% route), 9 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "mcu/out_port_7__N_232" 73.443000 MHz ;
            2378 items scored, 2334 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_0_1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i2  (to mcu/out_port_7__N_232 +)

   Delay:               0.857ns  (53.4% logic, 46.6% route), 4 logic levels.

 Constraint Details:

      0.857ns physical path delay mcu/SLICE_134 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.590ns

 Physical Path Details:

      Data path mcu/SLICE_134 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C12B.CLK to     R15C12B.Q0 mcu/SLICE_134 (from clk_in_c)
ROUTE         2     0.135     R15C12B.Q0 to     R15C12D.D0 mcu/s_0_1
CTOOFX_DEL  ---     0.156     R15C12D.D0 to   R15C12D.OFX0 mcu/i16522/SLICE_531
ROUTE         1     0.000   R15C12D.OFX0 to    R15C12C.FXA mcu/n19692
FXTOOFX_DE  ---     0.068    R15C12C.FXA to   R15C12C.OFX1 mcu/i16523/SLICE_532
ROUTE        20     0.260   R15C12C.OFX1 to     R15C16D.C0 mcu/n7_adj_479
CTOF_DEL    ---     0.101     R15C16D.C0 to     R15C16D.F0 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F0 to    R15C16D.DI0 mcu/s_N_294_1 (to mcu/out_port_7__N_232)
                  --------
                    0.857   (53.4% logic, 46.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R15C12B.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.589ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_6_1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i2  (to mcu/out_port_7__N_232 +)

   Delay:               0.858ns  (53.4% logic, 46.6% route), 4 logic levels.

 Constraint Details:

      0.858ns physical path delay mcu/SLICE_218 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.589ns

 Physical Path Details:

      Data path mcu/SLICE_218 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12A.CLK to     R14C12A.Q0 mcu/SLICE_218 (from clk_in_c)
ROUTE         2     0.136     R14C12A.Q0 to     R15C12C.D1 mcu/s_6_1
CTOOFX_DEL  ---     0.156     R15C12C.D1 to   R15C12C.OFX0 mcu/i16523/SLICE_532
ROUTE         1     0.000   R15C12C.OFX0 to    R15C12C.FXB mcu/n19693
FXTOOFX_DE  ---     0.068    R15C12C.FXB to   R15C12C.OFX1 mcu/i16523/SLICE_532
ROUTE        20     0.260   R15C12C.OFX1 to     R15C16D.C0 mcu/n7_adj_479
CTOF_DEL    ---     0.101     R15C16D.C0 to     R15C16D.F0 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F0 to    R15C16D.DI0 mcu/s_N_294_1 (to mcu/out_port_7__N_232)
                  --------
                    0.858   (53.4% logic, 46.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R14C12A.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.585ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_5_1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i2  (to mcu/out_port_7__N_232 +)

   Delay:               0.862ns  (53.1% logic, 46.9% route), 4 logic levels.

 Constraint Details:

      0.862ns physical path delay mcu/SLICE_211 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.585ns

 Physical Path Details:

      Data path mcu/SLICE_211 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12C.CLK to     R14C12C.Q0 mcu/SLICE_211 (from clk_in_c)
ROUTE         2     0.140     R14C12C.Q0 to     R15C12C.C0 mcu/s_5_1
CTOOFX_DEL  ---     0.156     R15C12C.C0 to   R15C12C.OFX0 mcu/i16523/SLICE_532
ROUTE         1     0.000   R15C12C.OFX0 to    R15C12C.FXB mcu/n19693
FXTOOFX_DE  ---     0.068    R15C12C.FXB to   R15C12C.OFX1 mcu/i16523/SLICE_532
ROUTE        20     0.260   R15C12C.OFX1 to     R15C16D.C0 mcu/n7_adj_479
CTOF_DEL    ---     0.101     R15C16D.C0 to     R15C16D.F0 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F0 to    R15C16D.DI0 mcu/s_N_294_1 (to mcu/out_port_7__N_232)
                  --------
                    0.862   (53.1% logic, 46.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R14C12C.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_3_1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i2  (to mcu/out_port_7__N_232 +)

   Delay:               0.936ns  (48.9% logic, 51.1% route), 4 logic levels.

 Constraint Details:

      0.936ns physical path delay mcu/SLICE_197 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.511ns

 Physical Path Details:

      Data path mcu/SLICE_197 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C12B.CLK to     R17C12B.Q0 mcu/SLICE_197 (from clk_in_c)
ROUTE         2     0.214     R17C12B.Q0 to     R15C12D.A1 mcu/s_3_1
CTOOFX_DEL  ---     0.156     R15C12D.A1 to   R15C12D.OFX0 mcu/i16522/SLICE_531
ROUTE         1     0.000   R15C12D.OFX0 to    R15C12C.FXA mcu/n19692
FXTOOFX_DE  ---     0.068    R15C12C.FXA to   R15C12C.OFX1 mcu/i16523/SLICE_532
ROUTE        20     0.260   R15C12C.OFX1 to     R15C16D.C0 mcu/n7_adj_479
CTOF_DEL    ---     0.101     R15C16D.C0 to     R15C16D.F0 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F0 to    R15C16D.DI0 mcu/s_N_294_1 (to mcu/out_port_7__N_232)
                  --------
                    0.936   (48.9% logic, 51.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R17C12B.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.502ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_1_1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i2  (to mcu/out_port_7__N_232 +)

   Delay:               0.945ns  (48.5% logic, 51.5% route), 4 logic levels.

 Constraint Details:

      0.945ns physical path delay mcu/SLICE_183 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.502ns

 Physical Path Details:

      Data path mcu/SLICE_183 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12A.CLK to     R13C12A.Q0 mcu/SLICE_183 (from clk_in_c)
ROUTE         2     0.223     R13C12A.Q0 to     R15C12D.C0 mcu/s_1_1
CTOOFX_DEL  ---     0.156     R15C12D.C0 to   R15C12D.OFX0 mcu/i16522/SLICE_531
ROUTE         1     0.000   R15C12D.OFX0 to    R15C12C.FXA mcu/n19692
FXTOOFX_DE  ---     0.068    R15C12C.FXA to   R15C12C.OFX1 mcu/i16523/SLICE_532
ROUTE        20     0.260   R15C12C.OFX1 to     R15C16D.C0 mcu/n7_adj_479
CTOF_DEL    ---     0.101     R15C16D.C0 to     R15C16D.F0 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F0 to    R15C16D.DI0 mcu/s_N_294_1 (to mcu/out_port_7__N_232)
                  --------
                    0.945   (48.5% logic, 51.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R13C12A.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_2_1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i2  (to mcu/out_port_7__N_232 +)

   Delay:               0.970ns  (47.2% logic, 52.8% route), 4 logic levels.

 Constraint Details:

      0.970ns physical path delay mcu/SLICE_190 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.477ns

 Physical Path Details:

      Data path mcu/SLICE_190 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12C.CLK to     R13C12C.Q0 mcu/SLICE_190 (from clk_in_c)
ROUTE         2     0.248     R13C12C.Q0 to     R15C12D.D1 mcu/s_2_1
CTOOFX_DEL  ---     0.156     R15C12D.D1 to   R15C12D.OFX0 mcu/i16522/SLICE_531
ROUTE         1     0.000   R15C12D.OFX0 to    R15C12C.FXA mcu/n19692
FXTOOFX_DE  ---     0.068    R15C12C.FXA to   R15C12C.OFX1 mcu/i16523/SLICE_532
ROUTE        20     0.260   R15C12C.OFX1 to     R15C16D.C0 mcu/n7_adj_479
CTOF_DEL    ---     0.101     R15C16D.C0 to     R15C16D.F0 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F0 to    R15C16D.DI0 mcu/s_N_294_1 (to mcu/out_port_7__N_232)
                  --------
                    0.970   (47.2% logic, 52.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R13C12C.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.475ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_4_2  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i3  (to mcu/out_port_7__N_232 +)

   Delay:               0.972ns  (47.1% logic, 52.9% route), 4 logic levels.

 Constraint Details:

      0.972ns physical path delay mcu/SLICE_205 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.475ns

 Physical Path Details:

      Data path mcu/SLICE_205 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C18A.CLK to     R10C18A.Q0 mcu/SLICE_205 (from clk_in_c)
ROUTE         2     0.141     R10C18A.Q0 to     R10C16A.C0 mcu/s_4_2
CTOOFX_DEL  ---     0.156     R10C16A.C0 to   R10C16A.OFX0 mcu/i16516/SLICE_529
ROUTE         1     0.000   R10C16A.OFX0 to    R10C16A.FXB mcu/n19686
FXTOOFX_DE  ---     0.068    R10C16A.FXB to   R10C16A.OFX1 mcu/i16516/SLICE_529
ROUTE        20     0.369   R10C16A.OFX1 to     R15C16D.A1 mcu/n7_adj_481
CTOF_DEL    ---     0.101     R15C16D.A1 to     R15C16D.F1 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F1 to    R15C16D.DI1 mcu/s_N_294_2 (to mcu/out_port_7__N_232)
                  --------
                    0.972   (47.1% logic, 52.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R10C18A.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.458ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_4_5  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i6  (to mcu/out_port_7__N_232 +)

   Delay:               0.989ns  (46.3% logic, 53.7% route), 4 logic levels.

 Constraint Details:

      0.989ns physical path delay mcu/SLICE_208 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.458ns

 Physical Path Details:

      Data path mcu/SLICE_208 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C20A.CLK to     R15C20A.Q0 mcu/SLICE_208 (from clk_in_c)
ROUTE         2     0.141     R15C20A.Q0 to     R15C21C.C0 mcu/s_4_5
CTOOFX_DEL  ---     0.156     R15C21C.C0 to   R15C21C.OFX0 mcu/i16544/SLICE_542
ROUTE         1     0.000   R15C21C.OFX0 to    R15C21C.FXB mcu/n19714
FXTOOFX_DE  ---     0.068    R15C21C.FXB to   R15C21C.OFX1 mcu/i16544/SLICE_542
ROUTE        21     0.387   R15C21C.OFX1 to     R16C19D.D0 mcu/n7_adj_609
CTOF_DEL    ---     0.101     R16C19D.D0 to     R16C19D.F0 mcu/SLICE_295
ROUTE         5     0.003     R16C19D.F0 to    R16C19D.DI0 mcu/s_N_294_5 (to mcu/out_port_7__N_232)
                  --------
                    0.989   (46.3% logic, 53.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R15C20A.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_4_1  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i2  (to mcu/out_port_7__N_232 +)

   Delay:               1.018ns  (45.0% logic, 55.0% route), 4 logic levels.

 Constraint Details:

      1.018ns physical path delay mcu/SLICE_204 to mcu/SLICE_293 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.429ns

 Physical Path Details:

      Data path mcu/SLICE_204 to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C12C.CLK to     R17C12C.Q0 mcu/SLICE_204 (from clk_in_c)
ROUTE         2     0.296     R17C12C.Q0 to     R15C12C.A0 mcu/s_4_1
CTOOFX_DEL  ---     0.156     R15C12C.A0 to   R15C12C.OFX0 mcu/i16523/SLICE_532
ROUTE         1     0.000   R15C12C.OFX0 to    R15C12C.FXB mcu/n19693
FXTOOFX_DE  ---     0.068    R15C12C.FXB to   R15C12C.OFX1 mcu/i16523/SLICE_532
ROUTE        20     0.260   R15C12C.OFX1 to     R15C16D.C0 mcu/n7_adj_479
CTOF_DEL    ---     0.101     R15C16D.C0 to     R15C16D.F0 mcu/SLICE_293
ROUTE         5     0.004     R15C16D.F0 to    R15C16D.DI0 mcu/s_N_294_1 (to mcu/out_port_7__N_232)
                  --------
                    1.018   (45.0% logic, 55.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R17C12C.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R15C16D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


Error: The following path exceeds requirements by 4.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_2_6  (from clk_in_c +)
   Destination:    FF         Data in        mcu/out_port_7__I_0_i7  (to mcu/out_port_7__N_232 +)

   Delay:               1.033ns  (44.3% logic, 55.7% route), 4 logic levels.

 Constraint Details:

      1.033ns physical path delay mcu/SLICE_195 to mcu/SLICE_295 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 13.616ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.460ns skew requirement (totaling 5.447ns) by 4.414ns

 Physical Path Details:

      Data path mcu/SLICE_195 to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11C.CLK to      R8C11C.Q0 mcu/SLICE_195 (from clk_in_c)
ROUTE         2     0.137      R8C11C.Q0 to     R10C11B.D1 mcu/s_2_6
CTOOFX_DEL  ---     0.156     R10C11B.D1 to   R10C11B.OFX0 mcu/i16529/SLICE_534
ROUTE         1     0.000   R10C11B.OFX0 to    R10C11A.FXA mcu/n19699
FXTOOFX_DE  ---     0.068    R10C11A.FXA to   R10C11A.OFX1 mcu/i16530/SLICE_535
ROUTE        21     0.436   R10C11A.OFX1 to     R16C19D.C1 mcu/n7_adj_476
CTOF_DEL    ---     0.101     R16C19D.C1 to     R16C19D.F1 mcu/SLICE_295
ROUTE         5     0.002     R16C19D.F1 to    R16C19D.DI1 mcu/s_N_294_6 (to mcu/out_port_7__N_232)
                  --------
                    1.033   (44.3% logic, 55.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R8C11C.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.164     R14C13D.F1 to     R14C13D.C0 mcu/n16364
CTOF_DEL    ---     0.177     R14C13D.C0 to     R14C13D.F0 mcu/SLICE_292
ROUTE        10     1.056     R14C13D.F0 to    R16C19D.CLK mcu/out_port_7__N_232
                  --------
                    7.025   (39.8% logic, 60.2% route), 6 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "mcu/port_id_7__N_215" 71.271000 MHz ;
            2453 items scored, 2410 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.644ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_13_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               0.894ns  (51.2% logic, 48.8% route), 4 logic levels.

 Constraint Details:

      0.894ns physical path delay mcu/SLICE_161 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.644ns

 Physical Path Details:

      Data path mcu/SLICE_161 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10D.CLK to     R15C10D.Q1 mcu/SLICE_161 (from clk_in_c)
ROUTE         3     0.140     R15C10D.Q1 to     R15C11A.D0 mcu/s_13_7
CTOOFX_DEL  ---     0.156     R15C11A.D0 to   R15C11A.OFX0 mcu/i16462/SLICE_505
ROUTE         1     0.000   R15C11A.OFX0 to    R15C11A.FXB mcu/n19632
FXTOOFX_DE  ---     0.068    R15C11A.FXB to   R15C11A.OFX1 mcu/i16462/SLICE_505
ROUTE         2     0.296   R15C11A.OFX1 to     R14C13B.A1 mcu/n19634
CTOF_DEL    ---     0.101     R14C13B.A1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    0.894   (51.2% logic, 48.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R15C10D.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.643ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_11_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               0.895ns  (51.2% logic, 48.8% route), 4 logic levels.

 Constraint Details:

      0.895ns physical path delay mcu/SLICE_147 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.643ns

 Physical Path Details:

      Data path mcu/SLICE_147 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C11D.CLK to     R16C11D.Q1 mcu/SLICE_147 (from clk_in_c)
ROUTE         3     0.141     R16C11D.Q1 to     R15C11B.C1 mcu/s_11_7
CTOOFX_DEL  ---     0.156     R15C11B.C1 to   R15C11B.OFX0 mcu/i16461/SLICE_504
ROUTE         1     0.000   R15C11B.OFX0 to    R15C11A.FXA mcu/n19631
FXTOOFX_DE  ---     0.068    R15C11A.FXA to   R15C11A.OFX1 mcu/i16462/SLICE_505
ROUTE         2     0.296   R15C11A.OFX1 to     R14C13B.A1 mcu/n19634
CTOF_DEL    ---     0.101     R14C13B.A1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    0.895   (51.2% logic, 48.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R16C11D.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.643ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_15_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               0.895ns  (51.2% logic, 48.8% route), 4 logic levels.

 Constraint Details:

      0.895ns physical path delay mcu/SLICE_175 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.643ns

 Physical Path Details:

      Data path mcu/SLICE_175 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C12A.CLK to     R15C12A.Q1 mcu/SLICE_175 (from clk_in_c)
ROUTE         3     0.141     R15C12A.Q1 to     R15C11A.C1 mcu/s_15_7
CTOOFX_DEL  ---     0.156     R15C11A.C1 to   R15C11A.OFX0 mcu/i16462/SLICE_505
ROUTE         1     0.000   R15C11A.OFX0 to    R15C11A.FXB mcu/n19632
FXTOOFX_DE  ---     0.068    R15C11A.FXB to   R15C11A.OFX1 mcu/i16462/SLICE_505
ROUTE         2     0.296   R15C11A.OFX1 to     R14C13B.A1 mcu/n19634
CTOF_DEL    ---     0.101     R14C13B.A1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    0.895   (51.2% logic, 48.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R15C12A.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_9_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               0.967ns  (47.4% logic, 52.6% route), 4 logic levels.

 Constraint Details:

      0.967ns physical path delay mcu/SLICE_238 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.571ns

 Physical Path Details:

      Data path mcu/SLICE_238 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C11C.CLK to     R15C11C.Q1 mcu/SLICE_238 (from clk_in_c)
ROUTE         3     0.213     R15C11C.Q1 to     R15C11B.A0 mcu/s_9_7
CTOOFX_DEL  ---     0.156     R15C11B.A0 to   R15C11B.OFX0 mcu/i16461/SLICE_504
ROUTE         1     0.000   R15C11B.OFX0 to    R15C11A.FXA mcu/n19631
FXTOOFX_DE  ---     0.068    R15C11A.FXA to   R15C11A.OFX1 mcu/i16462/SLICE_505
ROUTE         2     0.296   R15C11A.OFX1 to     R14C13B.A1 mcu/n19634
CTOF_DEL    ---     0.101     R14C13B.A1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    0.967   (47.4% logic, 52.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R15C11C.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.558ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_10_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               0.980ns  (46.7% logic, 53.3% route), 4 logic levels.

 Constraint Details:

      0.980ns physical path delay mcu/SLICE_140 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.558ns

 Physical Path Details:

      Data path mcu/SLICE_140 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C11C.CLK to     R14C11C.Q1 mcu/SLICE_140 (from clk_in_c)
ROUTE         3     0.226     R14C11C.Q1 to     R15C11B.B1 mcu/s_10_7
CTOOFX_DEL  ---     0.156     R15C11B.B1 to   R15C11B.OFX0 mcu/i16461/SLICE_504
ROUTE         1     0.000   R15C11B.OFX0 to    R15C11A.FXA mcu/n19631
FXTOOFX_DE  ---     0.068    R15C11A.FXA to   R15C11A.OFX1 mcu/i16462/SLICE_505
ROUTE         2     0.296   R15C11A.OFX1 to     R14C13B.A1 mcu/n19634
CTOF_DEL    ---     0.101     R14C13B.A1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    0.980   (46.7% logic, 53.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R14C11C.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_6_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               1.034ns  (44.3% logic, 55.7% route), 4 logic levels.

 Constraint Details:

      1.034ns physical path delay mcu/SLICE_217 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.504ns

 Physical Path Details:

      Data path mcu/SLICE_217 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C6D.CLK to      R14C6D.Q1 mcu/SLICE_217 (from clk_in_c)
ROUTE         3     0.212      R14C6D.Q1 to      R14C6A.A1 mcu/s_6_7
CTOOFX_DEL  ---     0.156      R14C6A.A1 to    R14C6A.OFX0 mcu/i16460/SLICE_502
ROUTE         1     0.000    R14C6A.OFX0 to     R14C6A.FXB mcu/n19630
FXTOOFX_DE  ---     0.068     R14C6A.FXB to    R14C6A.OFX1 mcu/i16460/SLICE_502
ROUTE         2     0.364    R14C6A.OFX1 to     R14C13B.B1 mcu/n19633
CTOF_DEL    ---     0.101     R14C13B.B1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    1.034   (44.3% logic, 55.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R14C6D.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.503ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_1_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               1.035ns  (44.3% logic, 55.7% route), 4 logic levels.

 Constraint Details:

      1.035ns physical path delay mcu/SLICE_182 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.503ns

 Physical Path Details:

      Data path mcu/SLICE_182 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C6C.CLK to      R14C6C.Q1 mcu/SLICE_182 (from clk_in_c)
ROUTE         3     0.213      R14C6C.Q1 to      R14C6B.A0 mcu/s_1_7
CTOOFX_DEL  ---     0.156      R14C6B.A0 to    R14C6B.OFX0 mcu/i16459/SLICE_501
ROUTE         1     0.000    R14C6B.OFX0 to     R14C6A.FXA mcu/n19629
FXTOOFX_DE  ---     0.068     R14C6A.FXA to    R14C6A.OFX1 mcu/i16460/SLICE_502
ROUTE         2     0.364    R14C6A.OFX1 to     R14C13B.B1 mcu/n19633
CTOF_DEL    ---     0.101     R14C13B.B1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    1.035   (44.3% logic, 55.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R14C6C.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.449ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i11  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i5  (to mcu/port_id_7__N_215 +)

   Delay:               1.089ns  (36.5% logic, 63.5% route), 4 logic levels.

 Constraint Details:

      1.089ns physical path delay mcu/SLICE_100 to mcu/SLICE_299 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.449ns

 Physical Path Details:

      Data path mcu/SLICE_100 to mcu/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C3D.CLK to      R13C3D.Q0 mcu/SLICE_100 (from clk_in_c)
ROUTE        38     0.176      R13C3D.Q0 to      R13C5D.M0 address_10
MTOOFX_DEL  ---     0.095      R13C5D.M0 to    R13C5D.OFX0 rom/i16662/SLICE_316
ROUTE         1     0.000    R13C5D.OFX0 to     R13C5C.FXA rom/n19832
FXTOOFX_DE  ---     0.068     R13C5C.FXA to    R13C5C.OFX1 rom/i16663/SLICE_317
ROUTE        88     0.516    R13C5C.OFX1 to     R15C17B.A0 instruction_4
CTOF_DEL    ---     0.101     R15C17B.A0 to     R15C17B.F0 mcu/SLICE_299
ROUTE         1     0.000     R15C17B.F0 to    R15C17B.DI0 mcu/n23_adj_487 (to mcu/port_id_7__N_215)
                  --------
                    1.089   (36.5% logic, 63.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3D.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R15C17B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/s_8_7  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i8  (to mcu/port_id_7__N_215 +)

   Delay:               1.091ns  (42.0% logic, 58.0% route), 4 logic levels.

 Constraint Details:

      1.091ns physical path delay mcu/SLICE_231 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.447ns

 Physical Path Details:

      Data path mcu/SLICE_231 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C11D.CLK to     R14C11D.Q1 mcu/SLICE_231 (from clk_in_c)
ROUTE         3     0.337     R14C11D.Q1 to     R15C11B.B0 mcu/s_8_7
CTOOFX_DEL  ---     0.156     R15C11B.B0 to   R15C11B.OFX0 mcu/i16461/SLICE_504
ROUTE         1     0.000   R15C11B.OFX0 to    R15C11A.FXA mcu/n19631
FXTOOFX_DE  ---     0.068    R15C11A.FXA to   R15C11A.OFX1 mcu/i16462/SLICE_505
ROUTE         2     0.296   R15C11A.OFX1 to     R14C13B.A1 mcu/n19634
CTOF_DEL    ---     0.101     R14C13B.A1 to     R14C13B.F1 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F1 to    R14C13B.DI1 mcu/n23_adj_490 (to mcu/port_id_7__N_215)
                  --------
                    1.091   (42.0% logic, 58.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to    R14C11D.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.


Error: The following path exceeds requirements by 4.420ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcu/pc__i12  (from clk_in_c +)
   Destination:    FF         Data in        mcu/port_id_7__I_0_i7  (to mcu/port_id_7__N_215 +)

   Delay:               1.118ns  (29.4% logic, 70.6% route), 3 logic levels.

 Constraint Details:

      1.118ns physical path delay mcu/SLICE_101 to mcu/SLICE_300 exceeds
      (delay constraint based on source clock period of 19.774ns and destination clock period of 14.031ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -5.551ns skew requirement (totaling 5.538ns) by 4.420ns

 Physical Path Details:

      Data path mcu/SLICE_101 to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C3B.CLK to      R13C3B.Q0 mcu/SLICE_101 (from clk_in_c)
ROUTE        20     0.275      R13C3B.Q0 to      R13C2A.M1 address_11
MTOOFX_DEL  ---     0.095      R13C2A.M1 to    R13C2A.OFX1 rom/i16719/SLICE_333
ROUTE        45     0.514    R13C2A.OFX1 to     R14C13B.D0 instruction_12
CTOF_DEL    ---     0.101     R14C13B.D0 to     R14C13B.F0 mcu/SLICE_300
ROUTE         1     0.000     R14C13B.F0 to    R14C13B.DI0 mcu/n23_adj_489 (to mcu/port_id_7__N_215)
                  --------
                    1.118   (29.4% logic, 70.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to mcu/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.116       C1.PADDI to     R13C3B.CLK clk_in_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk_in to mcu/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       236     1.170       C1.PADDI to *R_R11C27.CLKR clk_in_c
C2Q_DEL     ---     1.622 *R_R11C27.CLKR to EBR_R11C27.DO7 rom/mux_127
ROUTE         1     1.186 EBR_R11C27.DO7 to      R15C3C.D0 rom/n692
CTOOFX_DEL  ---     0.272      R15C3C.D0 to    R15C3C.OFX0 rom/i16747/SLICE_341
ROUTE         1     0.000    R15C3C.OFX0 to     R15C3C.FXB rom/n19917
FXTOOFX_DE  ---     0.100     R15C3C.FXB to    R15C3C.OFX1 rom/i16747/SLICE_341
ROUTE        37     0.652    R15C3C.OFX1 to     R14C13D.D1 instruction_16
CTOF_DEL    ---     0.177     R14C13D.D1 to     R14C13D.F1 mcu/SLICE_292
ROUTE         2     0.262     R14C13D.F1 to     R14C13A.C1 mcu/n16364
CTOF_DEL    ---     0.177     R14C13A.C1 to     R14C13A.F1 mcu/SLICE_1182
ROUTE         8     1.049     R14C13A.F1 to    R14C13B.CLK mcu/port_id_7__N_215
                  --------
                    7.116   (39.3% logic, 60.7% route), 6 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 50.571000 MHz  |             |             |
;                                       |     0.000 ns|     0.181 ns|   1  
                                        |             |             |
FREQUENCY NET "in_port_7__N_37"         |             |             |
399.840000 MHz ;                        |     0.000 ns|    -3.987 ns|   2 *
                                        |             |             |
FREQUENCY NET "mcu/out_port_7__N_232"   |             |             |
73.443000 MHz ;                         |     0.000 ns|    -4.590 ns|   4 *
                                        |             |             |
FREQUENCY NET "mcu/port_id_7__N_215"    |             |             |
71.271000 MHz ;                         |     0.000 ns|    -4.644 ns|   4 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=address_9">address_9</a>                               |      74|    1220|     25.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=instruction_4">instruction_4</a>                           |      88|     963|     20.16%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=instruction_8">instruction_8</a>                           |     113|     925|     19.37%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=address_10">address_10</a>                              |      38|     610|     12.77%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: mcu/out_port_7__N_232   Source: mcu/SLICE_292.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD
      Covered under: FREQUENCY NET "mcu/out_port_7__N_232" 73.443000 MHz ;   Transfers: 211

Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD
      Covered under: FREQUENCY NET "mcu/port_id_7__N_215" 71.271000 MHz ;   Transfers: 243

Clock Domain: mcu/out_port_7__N_232   Source: mcu/SLICE_292.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: in_port_7__N_37   Source: SLICE_723.F1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;   Transfers: 2

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;   Transfers: 4

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "in_port_7__N_37" 399.840000 MHz ;   Transfers: 2

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 236
   Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;

   Data transfers from:
   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 11

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 2

   Clock Domain: mcu/port_id_7__N_215   Source: mcu/SLICE_1182.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 3

   Clock Domain: in_port_7__N_37   Source: SLICE_723.F1
      Covered under: FREQUENCY NET "clk_in_c" 50.571000 MHz ;   Transfers: 8


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 4776  Score: 10581343
Cumulative negative slack: 10581343

Constraints cover 1502274 paths, 4 nets, and 9754 connections (99.07% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 7879 (setup), 4776 (hold)
Score: 389850297 (setup), 10581343 (hold)
Cumulative negative slack: 400431640 (389850297+10581343)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
