#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd5e1c04860 .scope module, "logicunit_test" "logicunit_test" 2 1;
 .timescale 0 0;
v0x7fd5e1c23540_0 .var "a", 0 0;
v0x7fd5e1c235d0_0 .var "b", 0 0;
v0x7fd5e1c23660_0 .var "control", 1 0;
v0x7fd5e1c23730_0 .net "out", 0 0, L_0x7fd5e1c246a0;  1 drivers
S_0x7fd5e1c03280 .scope module, "l1" "logicunit" 2 10, 3 2 0, S_0x7fd5e1c04860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 2 "control"
L_0x7fd5e1c237c0 .functor AND 1, v0x7fd5e1c23540_0, v0x7fd5e1c235d0_0, C4<1>, C4<1>;
L_0x7fd5e1c238b0 .functor OR 1, v0x7fd5e1c23540_0, v0x7fd5e1c235d0_0, C4<0>, C4<0>;
L_0x7fd5e1c23920 .functor NOR 1, v0x7fd5e1c23540_0, v0x7fd5e1c235d0_0, C4<0>, C4<0>;
L_0x7fd5e1c23830 .functor XOR 1, v0x7fd5e1c23540_0, v0x7fd5e1c235d0_0, C4<0>, C4<0>;
v0x7fd5e1c22f10_0 .net "A", 0 0, v0x7fd5e1c23540_0;  1 drivers
v0x7fd5e1c22fa0_0 .net "B", 0 0, v0x7fd5e1c235d0_0;  1 drivers
v0x7fd5e1c23040_0 .net "control", 1 0, v0x7fd5e1c23660_0;  1 drivers
v0x7fd5e1c230f0_0 .net "out", 0 0, L_0x7fd5e1c246a0;  alias, 1 drivers
v0x7fd5e1c231c0_0 .net "w1", 0 0, L_0x7fd5e1c237c0;  1 drivers
v0x7fd5e1c232d0_0 .net "w2", 0 0, L_0x7fd5e1c238b0;  1 drivers
v0x7fd5e1c233a0_0 .net "w3", 0 0, L_0x7fd5e1c23920;  1 drivers
v0x7fd5e1c23470_0 .net "w4", 0 0, L_0x7fd5e1c23830;  1 drivers
S_0x7fd5e1c07d90 .scope module, "m1" "mux4" 3 12, 4 16 0, S_0x7fd5e1c03280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
v0x7fd5e1c22910_0 .net "A", 0 0, L_0x7fd5e1c237c0;  alias, 1 drivers
v0x7fd5e1c229b0_0 .net "B", 0 0, L_0x7fd5e1c238b0;  alias, 1 drivers
v0x7fd5e1c22a60_0 .net "C", 0 0, L_0x7fd5e1c23920;  alias, 1 drivers
v0x7fd5e1c22b30_0 .net "D", 0 0, L_0x7fd5e1c23830;  alias, 1 drivers
v0x7fd5e1c22be0_0 .net "control", 1 0, v0x7fd5e1c23660_0;  alias, 1 drivers
v0x7fd5e1c22cb0_0 .net "out", 0 0, L_0x7fd5e1c246a0;  alias, 1 drivers
v0x7fd5e1c22d40_0 .net "w1", 0 0, L_0x7fd5e1c23da0;  1 drivers
v0x7fd5e1c22e10_0 .net "w2", 0 0, L_0x7fd5e1c24200;  1 drivers
L_0x7fd5e1c23eb0 .part v0x7fd5e1c23660_0, 1, 1;
L_0x7fd5e1c24310 .part v0x7fd5e1c23660_0, 1, 1;
L_0x7fd5e1c247f0 .part v0x7fd5e1c23660_0, 0, 1;
S_0x7fd5e1c061f0 .scope module, "m1" "mux2" 4 21, 4 2 0, S_0x7fd5e1c07d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7fd5e1c23ab0 .functor NOT 1, L_0x7fd5e1c23eb0, C4<0>, C4<0>, C4<0>;
L_0x7fd5e1c23b60 .functor AND 1, L_0x7fd5e1c237c0, L_0x7fd5e1c23ab0, C4<1>, C4<1>;
L_0x7fd5e1c23c90 .functor AND 1, L_0x7fd5e1c23920, L_0x7fd5e1c23eb0, C4<1>, C4<1>;
L_0x7fd5e1c23da0 .functor OR 1, L_0x7fd5e1c23b60, L_0x7fd5e1c23c90, C4<0>, C4<0>;
v0x7fd5e1c06350_0 .net "A", 0 0, L_0x7fd5e1c237c0;  alias, 1 drivers
v0x7fd5e1c21690_0 .net "B", 0 0, L_0x7fd5e1c23920;  alias, 1 drivers
v0x7fd5e1c21730_0 .net "control", 0 0, L_0x7fd5e1c23eb0;  1 drivers
v0x7fd5e1c217e0_0 .net "not_control", 0 0, L_0x7fd5e1c23ab0;  1 drivers
v0x7fd5e1c21880_0 .net "out", 0 0, L_0x7fd5e1c23da0;  alias, 1 drivers
v0x7fd5e1c21960_0 .net "wA", 0 0, L_0x7fd5e1c23b60;  1 drivers
v0x7fd5e1c21a00_0 .net "wB", 0 0, L_0x7fd5e1c23c90;  1 drivers
S_0x7fd5e1c21ae0 .scope module, "m2" "mux2" 4 22, 4 2 0, S_0x7fd5e1c07d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7fd5e1c23f50 .functor NOT 1, L_0x7fd5e1c24310, C4<0>, C4<0>, C4<0>;
L_0x7fd5e1c23fc0 .functor AND 1, L_0x7fd5e1c238b0, L_0x7fd5e1c23f50, C4<1>, C4<1>;
L_0x7fd5e1c240f0 .functor AND 1, L_0x7fd5e1c23830, L_0x7fd5e1c24310, C4<1>, C4<1>;
L_0x7fd5e1c24200 .functor OR 1, L_0x7fd5e1c23fc0, L_0x7fd5e1c240f0, C4<0>, C4<0>;
v0x7fd5e1c21d00_0 .net "A", 0 0, L_0x7fd5e1c238b0;  alias, 1 drivers
v0x7fd5e1c21da0_0 .net "B", 0 0, L_0x7fd5e1c23830;  alias, 1 drivers
v0x7fd5e1c21e40_0 .net "control", 0 0, L_0x7fd5e1c24310;  1 drivers
v0x7fd5e1c21ef0_0 .net "not_control", 0 0, L_0x7fd5e1c23f50;  1 drivers
v0x7fd5e1c21f90_0 .net "out", 0 0, L_0x7fd5e1c24200;  alias, 1 drivers
v0x7fd5e1c22070_0 .net "wA", 0 0, L_0x7fd5e1c23fc0;  1 drivers
v0x7fd5e1c22110_0 .net "wB", 0 0, L_0x7fd5e1c240f0;  1 drivers
S_0x7fd5e1c221f0 .scope module, "m3" "mux2" 4 23, 4 2 0, S_0x7fd5e1c07d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7fd5e1c24430 .functor NOT 1, L_0x7fd5e1c247f0, C4<0>, C4<0>, C4<0>;
L_0x7fd5e1c244a0 .functor AND 1, L_0x7fd5e1c23da0, L_0x7fd5e1c24430, C4<1>, C4<1>;
L_0x7fd5e1c24590 .functor AND 1, L_0x7fd5e1c24200, L_0x7fd5e1c247f0, C4<1>, C4<1>;
L_0x7fd5e1c246a0 .functor OR 1, L_0x7fd5e1c244a0, L_0x7fd5e1c24590, C4<0>, C4<0>;
v0x7fd5e1c22420_0 .net "A", 0 0, L_0x7fd5e1c23da0;  alias, 1 drivers
v0x7fd5e1c224d0_0 .net "B", 0 0, L_0x7fd5e1c24200;  alias, 1 drivers
v0x7fd5e1c22580_0 .net "control", 0 0, L_0x7fd5e1c247f0;  1 drivers
v0x7fd5e1c22630_0 .net "not_control", 0 0, L_0x7fd5e1c24430;  1 drivers
v0x7fd5e1c226c0_0 .net "out", 0 0, L_0x7fd5e1c246a0;  alias, 1 drivers
v0x7fd5e1c22790_0 .net "wA", 0 0, L_0x7fd5e1c244a0;  1 drivers
v0x7fd5e1c22830_0 .net "wB", 0 0, L_0x7fd5e1c24590;  1 drivers
    .scope S_0x7fd5e1c04860;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd5e1c23540_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fd5e1c04860;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7fd5e1c23540_0;
    %nor/r;
    %store/vec4 v0x7fd5e1c23540_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd5e1c04860;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd5e1c235d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fd5e1c04860;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x7fd5e1c235d0_0;
    %nor/r;
    %store/vec4 v0x7fd5e1c235d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd5e1c04860;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd5e1c23660_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x7fd5e1c04860;
T_5 ;
    %vpi_call 2 12 "$dumpfile", "logicunit.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd5e1c04860 {0 0 0};
    %delay 4, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd5e1c23660_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd5e1c23660_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fd5e1c23660_0, 0, 2;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "logicunit_tb.v";
    "logicunit.v";
    "mux.v";
