

================================================================
== Vitis HLS Report for 'Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2'
================================================================
* Date:           Tue Feb 25 14:23:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.878 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9437|     9437|  94.370 us|  94.370 us|  9437|  9437|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_1_VITIS_LOOP_110_2  |     9435|     9435|         5|          1|          1|  9432|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:110]   --->   Operation 8 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%current_block_read = alloca i32 1" [tools.cpp:95]   --->   Operation 10 'alloca' 'current_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [tools.cpp:91]   --->   Operation 11 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [tools.cpp:91]   --->   Operation 12 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%current_block_write = alloca i32 1" [tools.cpp:94]   --->   Operation 13 'alloca' 'current_block_write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%count_simd = alloca i32 1" [tools.cpp:91]   --->   Operation 14 'alloca' 'count_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [tools.cpp:101]   --->   Operation 15 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [tools.cpp:103]   --->   Operation 16 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [tools.cpp:92]   --->   Operation 17 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%current_line_w = alloca i32 1" [tools.cpp:99]   --->   Operation 18 'alloca' 'current_line_w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [tools.cpp:91]   --->   Operation 19 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%current_line_simd = alloca i32 1" [tools.cpp:100]   --->   Operation 20 'alloca' 'current_line_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C"   --->   Operation 21 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cycles_write_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_write_block"   --->   Operation 22 'read' 'cycles_write_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add80_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add80"   --->   Operation 23 'read' 'add80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cycles_read_block_1_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %cycles_read_block_1"   --->   Operation 24 'read' 'cycles_read_block_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%max_cycles_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_cycles"   --->   Operation 25 'read' 'max_cycles_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln87_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln87"   --->   Operation 26 'read' 'add_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln89_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln89"   --->   Operation 27 'read' 'zext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%baseIter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baseIter"   --->   Operation 28 'read' 'baseIter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty"   --->   Operation 29 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%div30_cast_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %div30_cast"   --->   Operation 30 'read' 'div30_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 31 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mul_ln84_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln84"   --->   Operation 32 'read' 'mul_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cycles_read_block_1_cast = zext i28 %cycles_read_block_1_read"   --->   Operation 33 'zext' 'cycles_read_block_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln89_cast = zext i28 %zext_ln89_read"   --->   Operation 34 'zext' 'zext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp_1"   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_sild, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%row_buffer = alloca i64 1" [tools.cpp:84]   --->   Operation 38 'alloca' 'row_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 39 'store' 'store_ln100' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 0, i32 %inp" [tools.cpp:91]   --->   Operation 40 'store' 'store_ln91' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 0, i32 %current_line_w" [tools.cpp:99]   --->   Operation 41 'store' 'store_ln99' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.36ns)   --->   "%store_ln92 = store i32 0, i32 %counter_internal_block" [tools.cpp:92]   --->   Operation 42 'store' 'store_ln92' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 43 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 43 'store' 'store_ln103' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 0, i32 %read_block" [tools.cpp:101]   --->   Operation 44 'store' 'store_ln101' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %count_simd" [tools.cpp:91]   --->   Operation 45 'store' 'store_ln91' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 0, i2 %current_block_write" [tools.cpp:94]   --->   Operation 46 'store' 'store_ln94' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %ofm_x" [tools.cpp:91]   --->   Operation 47 'store' 'store_ln91' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 48 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %k_y" [tools.cpp:91]   --->   Operation 48 'store' 'store_ln91' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%store_ln95 = store i2 0, i2 %current_block_read" [tools.cpp:95]   --->   Operation 49 'store' 'store_ln95' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 51 [1/1] (0.36ns)   --->   "%store_ln110 = store i32 0, i32 %rep" [tools.cpp:110]   --->   Operation 51 'store' 'store_ln110' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body22"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i60 %indvar_flatten" [tools.cpp:107]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%read_block_3 = load i32 %read_block" [tools.cpp:125]   --->   Operation 54 'load' 'read_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%counter_internal_block_3 = load i32 %counter_internal_block" [tools.cpp:173]   --->   Operation 55 'load' 'counter_internal_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%inp_2 = load i32 %inp" [tools.cpp:118]   --->   Operation 56 'load' 'inp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.94ns)   --->   "%icmp_ln107 = icmp_eq  i60 %indvar_flatten_load, i60 %mul_ln84_read" [tools.cpp:107]   --->   Operation 57 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.94ns)   --->   "%add_ln107 = add i60 %indvar_flatten_load, i60 1" [tools.cpp:107]   --->   Operation 58 'add' 'add_ln107' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc116.loopexit, void %return.loopexit.exitStub" [tools.cpp:107]   --->   Operation 59 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%rep_load = load i32 %rep" [tools.cpp:110]   --->   Operation 60 'load' 'rep_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [tools.cpp:110]   --->   Operation 61 'load' 'ofm_x_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%count_simd_load = load i32 %count_simd" [tools.cpp:110]   --->   Operation 62 'load' 'count_simd_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%cnt_load = load i32 %cnt" [tools.cpp:110]   --->   Operation 63 'load' 'cnt_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%current_line_w_load = load i32 %current_line_w" [tools.cpp:110]   --->   Operation 64 'load' 'current_line_w_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%current_line_simd_load = load i32 %current_line_simd" [tools.cpp:110]   --->   Operation 65 'load' 'current_line_simd_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_1_VITIS_LOOP_110_2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9432, i64 9432, i64 9432"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.79ns)   --->   "%icmp_ln110 = icmp_ult  i32 %rep_load, i32 %baseIter_read" [tools.cpp:110]   --->   Operation 68 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.21ns)   --->   "%select_ln94 = select i1 %icmp_ln110, i32 %rep_load, i32 0" [tools.cpp:94]   --->   Operation 69 'select' 'select_ln94' <Predicate = (!icmp_ln107)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %count_simd_load" [tools.cpp:110]   --->   Operation 70 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i32 %cnt_load" [tools.cpp:110]   --->   Operation 71 'trunc' 'trunc_ln110_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i32 %ofm_x_load" [tools.cpp:110]   --->   Operation 72 'trunc' 'trunc_ln110_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = trunc i32 %current_line_simd_load" [tools.cpp:110]   --->   Operation 73 'trunc' 'trunc_ln110_3' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln110_4 = trunc i32 %current_line_w_load" [tools.cpp:110]   --->   Operation 74 'trunc' 'trunc_ln110_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:113]   --->   Operation 75 'specpipeline' 'specpipeline_ln113' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln114 = icmp_ult  i32 %inp_2, i32 %zext_ln89_cast" [tools.cpp:114]   --->   Operation 76 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %if.else, void %if.then28" [tools.cpp:114]   --->   Operation 77 'br' 'br_ln114' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%icmp_ln132 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_write_block_read" [tools.cpp:132]   --->   Operation 78 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %if.end78, void %if.then46" [tools.cpp:132]   --->   Operation 79 'br' 'br_ln132' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%cnt_load_1 = load i32 %cnt" [tools.cpp:139]   --->   Operation 80 'load' 'cnt_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.64ns) (grouped into DSP with root node add_ln137)   --->   "%tmp = add i13 %trunc_ln110_2, i13 %trunc_ln110_1" [tools.cpp:110]   --->   Operation 81 'add' 'tmp' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 1.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [3/3] (0.94ns) (grouped into DSP with root node add_ln137)   --->   "%tmp1 = mul i13 %tmp, i13 %div30_cast_read" [tools.cpp:110]   --->   Operation 82 'mul' 'tmp1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.79ns)   --->   "%cnt_1 = add i32 %cnt_load_1, i32 1" [tools.cpp:139]   --->   Operation 83 'add' 'cnt_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%icmp_ln139 = icmp_eq  i32 %cnt_1, i32 %C_read" [tools.cpp:139]   --->   Operation 84 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %if.then46.if.end78_crit_edge, void %if.then62" [tools.cpp:139]   --->   Operation 85 'br' 'br_ln139' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 %cnt_1, i32 %cnt" [tools.cpp:103]   --->   Operation 86 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & !icmp_ln139)> <Delay = 0.36>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln139 = br void %if.end78" [tools.cpp:139]   --->   Operation 87 'br' 'br_ln139' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & !icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%count_simd_load_1 = load i32 %count_simd" [tools.cpp:142]   --->   Operation 88 'load' 'count_simd_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.79ns)   --->   "%count_simd_1 = add i32 %count_simd_load_1, i32 1" [tools.cpp:142]   --->   Operation 89 'add' 'count_simd_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.79ns)   --->   "%icmp_ln142 = icmp_eq  i32 %count_simd_1, i32 %p_cast" [tools.cpp:142]   --->   Operation 90 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %if.then62.if.end78_crit_edge, void %if.then66" [tools.cpp:142]   --->   Operation 91 'br' 'br_ln142' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 92 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & !icmp_ln142)> <Delay = 0.36>
ST_2 : Operation 93 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 %count_simd_1, i32 %count_simd" [tools.cpp:91]   --->   Operation 93 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & !icmp_ln142)> <Delay = 0.36>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln142 = br void %if.end78" [tools.cpp:142]   --->   Operation 94 'br' 'br_ln142' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & !icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%ofm_x_load_1 = load i32 %ofm_x" [tools.cpp:145]   --->   Operation 95 'load' 'ofm_x_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%ofm_x_1 = add i32 %ofm_x_load_1, i32 1" [tools.cpp:145]   --->   Operation 96 'add' 'ofm_x_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.79ns)   --->   "%icmp_ln145 = icmp_eq  i32 %ofm_x_1, i32 3" [tools.cpp:145]   --->   Operation 97 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %count_simd" [tools.cpp:91]   --->   Operation 98 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.36>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %if.then66.if.end78_crit_edge, void %if.then69" [tools.cpp:145]   --->   Operation 99 'br' 'br_ln145' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 100 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & !icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 101 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 %ofm_x_1, i32 %ofm_x" [tools.cpp:91]   --->   Operation 101 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & !icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln145 = br void %if.end78" [tools.cpp:145]   --->   Operation 102 'br' 'br_ln145' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & !icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 103 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 104 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %ofm_x" [tools.cpp:91]   --->   Operation 104 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 105 [1/1] (0.79ns)   --->   "%icmp_ln157 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_read_block_1_cast" [tools.cpp:157]   --->   Operation 105 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln157_1 = icmp_ult  i32 %read_block_3, i32 %add80_read" [tools.cpp:157]   --->   Operation 106 'icmp' 'icmp_ln157_1' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.11ns)   --->   "%and_ln157 = and i1 %icmp_ln157, i1 %icmp_ln157_1" [tools.cpp:157]   --->   Operation 107 'and' 'and_ln157' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %and_ln157, void %if.end104, void %if.then82" [tools.cpp:157]   --->   Operation 108 'br' 'br_ln157' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%current_line_simd_load_1 = load i32 %current_line_simd" [tools.cpp:162]   --->   Operation 109 'load' 'current_line_simd_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_2 : Operation 110 [3/3] (0.94ns) (grouped into DSP with root node add_ln160)   --->   "%mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:160]   --->   Operation 110 'mul' 'mul_ln160' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.79ns)   --->   "%current_line_simd_2 = add i32 %current_line_simd_load_1, i32 1" [tools.cpp:162]   --->   Operation 111 'add' 'current_line_simd_2' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%icmp_ln162 = icmp_eq  i32 %current_line_simd_2, i32 %p_cast" [tools.cpp:162]   --->   Operation 112 'icmp' 'icmp_ln162' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %if.then82.if.end104_crit_edge, void %if.then95" [tools.cpp:162]   --->   Operation 113 'br' 'br_ln162' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %current_line_simd_2, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 114 'store' 'store_ln100' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & !icmp_ln162)> <Delay = 0.39>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln162 = br void %if.end104" [tools.cpp:162]   --->   Operation 115 'br' 'br_ln162' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%current_line_w_load_2 = load i32 %current_line_w" [tools.cpp:165]   --->   Operation 116 'load' 'current_line_w_load_2' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.79ns)   --->   "%current_line_w_2 = add i32 %current_line_w_load_2, i32 1" [tools.cpp:165]   --->   Operation 117 'add' 'current_line_w_2' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.79ns)   --->   "%icmp_ln165 = icmp_eq  i32 %current_line_w_2, i32 %add_ln87_read" [tools.cpp:165]   --->   Operation 118 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 119 'store' 'store_ln100' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.39>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %if.then95.if.end104_crit_edge, void %if.then99" [tools.cpp:165]   --->   Operation 120 'br' 'br_ln165' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 %current_line_w_2, i32 %current_line_w" [tools.cpp:99]   --->   Operation 121 'store' 'store_ln99' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & !icmp_ln165)> <Delay = 0.39>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln165 = br void %if.end104" [tools.cpp:165]   --->   Operation 122 'br' 'br_ln165' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & !icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.79ns)   --->   "%read_block_6 = add i32 %read_block_3, i32 1" [tools.cpp:168]   --->   Operation 123 'add' 'read_block_6' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 0, i32 %current_line_w" [tools.cpp:99]   --->   Operation 124 'store' 'store_ln99' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.39>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 %read_block_6, i32 %read_block" [tools.cpp:101]   --->   Operation 125 'store' 'store_ln101' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.79ns)   --->   "%counter_internal_block_4 = add i32 %counter_internal_block_3, i32 1" [tools.cpp:173]   --->   Operation 126 'add' 'counter_internal_block_4' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.79ns)   --->   "%icmp_ln173 = icmp_eq  i32 %counter_internal_block_4, i32 %max_cycles_read" [tools.cpp:173]   --->   Operation 127 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.21ns)   --->   "%counter_internal_block_5 = select i1 %icmp_ln173, i32 0, i32 %counter_internal_block_4" [tools.cpp:173]   --->   Operation 128 'select' 'counter_internal_block_5' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.36ns)   --->   "%store_ln92 = store i32 %counter_internal_block_5, i32 %counter_internal_block" [tools.cpp:92]   --->   Operation 129 'store' 'store_ln92' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.36>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end109"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 131 [3/3] (0.94ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:117]   --->   Operation 131 'mul' 'mul_ln117' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.79ns)   --->   "%inp_4 = add i32 %inp_2, i32 1" [tools.cpp:118]   --->   Operation 132 'add' 'inp_4' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.79ns)   --->   "%current_line_simd_1 = add i32 %current_line_simd_load, i32 1" [tools.cpp:119]   --->   Operation 133 'add' 'current_line_simd_1' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.79ns)   --->   "%icmp_ln119 = icmp_eq  i32 %current_line_simd_1, i32 %p_cast" [tools.cpp:119]   --->   Operation 134 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %if.then28.if.end109_crit_edge, void %if.then37" [tools.cpp:119]   --->   Operation 135 'br' 'br_ln119' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %current_line_simd_1, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 136 'store' 'store_ln100' <Predicate = (!icmp_ln107 & icmp_ln114 & !icmp_ln119)> <Delay = 0.39>
ST_2 : Operation 137 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_4, i32 %inp" [tools.cpp:91]   --->   Operation 137 'store' 'store_ln91' <Predicate = (!icmp_ln107 & icmp_ln114 & !icmp_ln119)> <Delay = 0.39>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln119 = br void %if.end109" [tools.cpp:119]   --->   Operation 138 'br' 'br_ln119' <Predicate = (!icmp_ln107 & icmp_ln114 & !icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%current_line_w_load_1 = load i32 %current_line_w" [tools.cpp:122]   --->   Operation 139 'load' 'current_line_w_load_1' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.79ns)   --->   "%current_line_w_1 = add i32 %current_line_w_load_1, i32 1" [tools.cpp:122]   --->   Operation 140 'add' 'current_line_w_1' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.79ns)   --->   "%icmp_ln122 = icmp_eq  i32 %current_line_w_1, i32 %add_ln87_read" [tools.cpp:122]   --->   Operation 141 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 142 'store' 'store_ln100' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.39>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %if.then37.if.end109_crit_edge, void %if.then41" [tools.cpp:122]   --->   Operation 143 'br' 'br_ln122' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_4, i32 %inp" [tools.cpp:91]   --->   Operation 144 'store' 'store_ln91' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & !icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 145 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 %current_line_w_1, i32 %current_line_w" [tools.cpp:99]   --->   Operation 145 'store' 'store_ln99' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & !icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end109" [tools.cpp:122]   --->   Operation 146 'br' 'br_ln122' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & !icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.79ns)   --->   "%read_block_4 = add i32 %read_block_3, i32 1" [tools.cpp:125]   --->   Operation 147 'add' 'read_block_4' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_4, i32 %inp" [tools.cpp:91]   --->   Operation 148 'store' 'store_ln91' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 149 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 0, i32 %current_line_w" [tools.cpp:99]   --->   Operation 149 'store' 'store_ln99' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 %read_block_4, i32 %read_block" [tools.cpp:101]   --->   Operation 150 'store' 'store_ln101' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.42>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%read_block_7 = load i32 %read_block" [tools.cpp:178]   --->   Operation 151 'load' 'read_block_7' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%inp_5 = load i32 %inp" [tools.cpp:178]   --->   Operation 152 'load' 'inp_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.79ns)   --->   "%icmp_ln178 = icmp_eq  i32 %select_ln94, i32 %sub_read" [tools.cpp:178]   --->   Operation 153 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.21ns)   --->   "%inp_6 = select i1 %icmp_ln178, i32 0, i32 %inp_5" [tools.cpp:178]   --->   Operation 154 'select' 'inp_6' <Predicate = (!icmp_ln107)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.21ns)   --->   "%read_block_8 = select i1 %icmp_ln178, i32 0, i32 %read_block_7" [tools.cpp:178]   --->   Operation 155 'select' 'read_block_8' <Predicate = (!icmp_ln107)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.79ns)   --->   "%rep_5 = add i32 %select_ln94, i32 1" [tools.cpp:110]   --->   Operation 156 'add' 'rep_5' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_6, i32 %inp" [tools.cpp:91]   --->   Operation 157 'store' 'store_ln91' <Predicate = (!icmp_ln107)> <Delay = 0.39>
ST_2 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 %read_block_8, i32 %read_block" [tools.cpp:101]   --->   Operation 158 'store' 'store_ln101' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_2 : Operation 159 [1/1] (0.36ns)   --->   "%store_ln107 = store i60 %add_ln107, i60 %indvar_flatten" [tools.cpp:107]   --->   Operation 159 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.36>
ST_2 : Operation 160 [1/1] (0.36ns)   --->   "%store_ln110 = store i32 %rep_5, i32 %rep" [tools.cpp:110]   --->   Operation 160 'store' 'store_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 161 [2/3] (0.94ns) (grouped into DSP with root node add_ln137)   --->   "%tmp1 = mul i13 %tmp, i13 %div30_cast_read" [tools.cpp:110]   --->   Operation 161 'mul' 'tmp1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [2/3] (0.94ns) (grouped into DSP with root node add_ln160)   --->   "%mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:160]   --->   Operation 162 'mul' 'mul_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [2/3] (0.94ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:117]   --->   Operation 163 'mul' 'mul_ln117' <Predicate = (icmp_ln114)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln137)   --->   "%tmp1 = mul i13 %tmp, i13 %div30_cast_read" [tools.cpp:110]   --->   Operation 164 'mul' 'tmp1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln137 = add i13 %tmp1, i13 %trunc_ln110" [tools.cpp:137]   --->   Operation 165 'add' 'add_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%current_block_write_load_2 = load i2 %current_block_write" [tools.cpp:160]   --->   Operation 166 'load' 'current_block_write_load_2' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_4 : Operation 167 [1/3] (0.00ns) (grouped into DSP with root node add_ln160)   --->   "%mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:160]   --->   Operation 167 'mul' 'mul_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln160 = add i13 %mul_ln160, i13 %trunc_ln110_3" [tools.cpp:160]   --->   Operation 168 'add' 'add_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%current_block_write_load_3 = load i2 %current_block_write" [tools.cpp:169]   --->   Operation 169 'load' 'current_block_write_load_3' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.40ns)   --->   "%current_block_write_2 = add i2 %current_block_write_load_3, i2 1" [tools.cpp:169]   --->   Operation 170 'add' 'current_block_write_2' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 %current_block_write_2, i2 %current_block_write" [tools.cpp:94]   --->   Operation 171 'store' 'store_ln94' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.42>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln170 = br void %if.end104" [tools.cpp:170]   --->   Operation 172 'br' 'br_ln170' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%current_block_write_load_1 = load i2 %current_block_write" [tools.cpp:117]   --->   Operation 173 'load' 'current_block_write_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:117]   --->   Operation 174 'mul' 'mul_ln117' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln117 = add i13 %mul_ln117, i13 %trunc_ln110_3" [tools.cpp:117]   --->   Operation 175 'add' 'add_ln117' <Predicate = (icmp_ln114)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%current_block_write_load = load i2 %current_block_write" [tools.cpp:126]   --->   Operation 176 'load' 'current_block_write_load' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.40ns)   --->   "%current_block_write_1 = add i2 %current_block_write_load, i2 1" [tools.cpp:126]   --->   Operation 177 'add' 'current_block_write_1' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 %current_block_write_1, i2 %current_block_write" [tools.cpp:94]   --->   Operation 178 'store' 'store_ln94' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.42>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln127 = br void %if.end109" [tools.cpp:127]   --->   Operation 179 'br' 'br_ln127' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%current_block_write_3 = load i2 %current_block_write" [tools.cpp:178]   --->   Operation 180 'load' 'current_block_write_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.25ns)   --->   "%current_block_write_4 = select i1 %icmp_ln178, i2 0, i2 %current_block_write_3" [tools.cpp:178]   --->   Operation 181 'select' 'current_block_write_4' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 %current_block_write_4, i2 %current_block_write" [tools.cpp:94]   --->   Operation 182 'store' 'store_ln94' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%current_block_read_load_1 = load i2 %current_block_read" [tools.cpp:134]   --->   Operation 183 'load' 'current_block_read_load_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [tools.cpp:134]   --->   Operation 184 'load' 'k_y_load' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %k_y_load" [tools.cpp:134]   --->   Operation 185 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.40ns)   --->   "%block_read_K = add i2 %current_block_read_load_1, i2 %trunc_ln134" [tools.cpp:134]   --->   Operation 186 'add' 'block_read_K' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %block_read_K, i11 0" [tools.cpp:137]   --->   Operation 187 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %block_read_K, i9 0" [tools.cpp:137]   --->   Operation 188 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i11 %tmp_68" [tools.cpp:137]   --->   Operation 189 'zext' 'zext_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln137 = sub i13 %tmp_67, i13 %zext_ln137" [tools.cpp:137]   --->   Operation 190 'sub' 'sub_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln137 = add i13 %tmp1, i13 %trunc_ln110" [tools.cpp:137]   --->   Operation 191 'add' 'add_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/1] (0.66ns) (root node of TernaryAdder)   --->   "%add_ln137_1 = add i13 %sub_ln137, i13 %add_ln137" [tools.cpp:137]   --->   Operation 192 'add' 'add_ln137_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i13 %add_ln137_1" [tools.cpp:137]   --->   Operation 193 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%row_buffer_addr_1 = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln137_1" [tools.cpp:137]   --->   Operation 194 'getelementptr' 'row_buffer_addr_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 195 [2/2] (1.02ns)   --->   "%data = load i13 %row_buffer_addr_1" [tools.cpp:137]   --->   Operation 195 'load' 'data' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%current_block_read_load = load i2 %current_block_read" [tools.cpp:151]   --->   Operation 196 'load' 'current_block_read_load' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%k_y_load_1 = load i32 %k_y" [tools.cpp:148]   --->   Operation 197 'load' 'k_y_load_1' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.79ns)   --->   "%k_y_1 = add i32 %k_y_load_1, i32 1" [tools.cpp:148]   --->   Operation 198 'add' 'k_y_1' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.79ns)   --->   "%icmp_ln148 = icmp_eq  i32 %k_y_1, i32 3" [tools.cpp:148]   --->   Operation 199 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.40ns)   --->   "%current_block_read_1 = add i2 %current_block_read_load, i2 1" [tools.cpp:151]   --->   Operation 200 'add' 'current_block_read_1' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.25ns)   --->   "%current_block_read_2 = select i1 %icmp_ln148, i2 %current_block_read_1, i2 %current_block_read_load" [tools.cpp:148]   --->   Operation 201 'select' 'current_block_read_2' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.21ns)   --->   "%k_y_2 = select i1 %icmp_ln148, i32 0, i32 %k_y_1" [tools.cpp:148]   --->   Operation 202 'select' 'k_y_2' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 %k_y_2, i32 %k_y" [tools.cpp:91]   --->   Operation 203 'store' 'store_ln91' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.36>
ST_5 : Operation 204 [1/1] (0.39ns)   --->   "%store_ln95 = store i2 %current_block_read_2, i2 %current_block_read" [tools.cpp:95]   --->   Operation 204 'store' 'store_ln95' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.39>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end78" [tools.cpp:153]   --->   Operation 205 'br' 'br_ln153' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.45ns)   --->   "%conv3_samepad_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv3_samepad" [tools.cpp:159]   --->   Operation 206 'read' 'conv3_samepad_read_1' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %current_block_write_load_2, i11 0" [tools.cpp:160]   --->   Operation 207 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %current_block_write_load_2, i9 0" [tools.cpp:160]   --->   Operation 208 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i11 %tmp_70" [tools.cpp:160]   --->   Operation 209 'zext' 'zext_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln160 = sub i13 %tmp_69, i13 %zext_ln160" [tools.cpp:160]   --->   Operation 210 'sub' 'sub_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln160 = add i13 %mul_ln160, i13 %trunc_ln110_3" [tools.cpp:160]   --->   Operation 211 'add' 'add_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [1/1] (0.66ns) (root node of TernaryAdder)   --->   "%add_ln160_1 = add i13 %sub_ln160, i13 %add_ln160" [tools.cpp:160]   --->   Operation 212 'add' 'add_ln160_1' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i13 %add_ln160_1" [tools.cpp:160]   --->   Operation 213 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%row_buffer_addr_2 = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln160_1" [tools.cpp:160]   --->   Operation 214 'getelementptr' 'row_buffer_addr_2' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (1.02ns)   --->   "%store_ln160 = store i128 %conv3_samepad_read_1, i13 %row_buffer_addr_2" [tools.cpp:160]   --->   Operation 215 'store' 'store_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_5 : Operation 216 [1/1] (1.45ns)   --->   "%conv3_samepad_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv3_samepad" [tools.cpp:116]   --->   Operation 216 'read' 'conv3_samepad_read' <Predicate = (icmp_ln114)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %current_block_write_load_1, i11 0" [tools.cpp:117]   --->   Operation 217 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %current_block_write_load_1, i9 0" [tools.cpp:117]   --->   Operation 218 'bitconcatenate' 'tmp_66' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i11 %tmp_66" [tools.cpp:117]   --->   Operation 219 'zext' 'zext_ln117' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln117 = sub i13 %tmp_s, i13 %zext_ln117" [tools.cpp:117]   --->   Operation 220 'sub' 'sub_ln117' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln117 = add i13 %mul_ln117, i13 %trunc_ln110_3" [tools.cpp:117]   --->   Operation 221 'add' 'add_ln117' <Predicate = (icmp_ln114)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.66ns) (root node of TernaryAdder)   --->   "%add_ln117_1 = add i13 %sub_ln117, i13 %add_ln117" [tools.cpp:117]   --->   Operation 222 'add' 'add_ln117_1' <Predicate = (icmp_ln114)> <Delay = 0.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i13 %add_ln117_1" [tools.cpp:117]   --->   Operation 223 'zext' 'zext_ln117_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln117_1" [tools.cpp:117]   --->   Operation 224 'getelementptr' 'row_buffer_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.02ns)   --->   "%store_ln117 = store i128 %conv3_samepad_read, i13 %row_buffer_addr" [tools.cpp:117]   --->   Operation 225 'store' 'store_ln117' <Predicate = (icmp_ln114)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%current_block_read_3 = load i2 %current_block_read" [tools.cpp:178]   --->   Operation 226 'load' 'current_block_read_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.25ns)   --->   "%current_block_read_4 = select i1 %icmp_ln178, i2 0, i2 %current_block_read_3" [tools.cpp:178]   --->   Operation 227 'select' 'current_block_read_4' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.39ns)   --->   "%store_ln95 = store i2 %current_block_read_4, i2 %current_block_read" [tools.cpp:95]   --->   Operation 228 'store' 'store_ln95' <Predicate = true> <Delay = 0.39>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body22" [tools.cpp:110]   --->   Operation 229 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 232 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 230 [1/2] (1.02ns)   --->   "%data = load i13 %row_buffer_addr_1" [tools.cpp:137]   --->   Operation 230 'load' 'data' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_6 : Operation 231 [1/1] (1.45ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %conv3_sild, i128 %data" [tools.cpp:138]   --->   Operation 231 'write' 'write_ln138' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.420ns
The critical path consists of the following:
	'alloca' operation 32 bit ('read_block', tools.cpp:101) [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln101', tools.cpp:101) of constant 0 on local variable 'read_block', tools.cpp:101 [51]  (0.420 ns)

 <State 2>: 2.639ns
The critical path consists of the following:
	'load' operation 32 bit ('current_line_simd_load', tools.cpp:110) on local variable 'current_line_simd', tools.cpp:100 [74]  (0.000 ns)
	'add' operation 32 bit ('current_line_simd', tools.cpp:119) [208]  (0.793 ns)
	'icmp' operation 1 bit ('icmp_ln119', tools.cpp:119) [209]  (0.793 ns)
	'store' operation 0 bit ('store_ln101', tools.cpp:101) of variable 'read_block', tools.cpp:125 on local variable 'read_block', tools.cpp:101 [231]  (0.420 ns)
	'load' operation 32 bit ('read_block', tools.cpp:178) on local variable 'read_block', tools.cpp:101 [237]  (0.000 ns)
	'select' operation 32 bit ('read_block', tools.cpp:178) [243]  (0.213 ns)
	'store' operation 0 bit ('store_ln101', tools.cpp:101) of variable 'read_block', tools.cpp:178 on local variable 'read_block', tools.cpp:101 [246]  (0.420 ns)

 <State 3>: 0.940ns
The critical path consists of the following:
	'mul' operation 13 bit of DSP[202] ('mul_ln117', tools.cpp:117) [201]  (0.940 ns)

 <State 4>: 1.497ns
The critical path consists of the following:
	'load' operation 2 bit ('current_block_write_load_3', tools.cpp:169) on local variable 'current_block_write', tools.cpp:94 [181]  (0.000 ns)
	'add' operation 2 bit ('current_block_write', tools.cpp:169) [183]  (0.402 ns)
	'store' operation 0 bit ('store_ln94', tools.cpp:94) of variable 'current_block_write', tools.cpp:169 on local variable 'current_block_write', tools.cpp:94 [186]  (0.420 ns)
	'load' operation 2 bit ('current_block_write', tools.cpp:178) on local variable 'current_block_write', tools.cpp:94 [236]  (0.000 ns)
	'select' operation 2 bit ('current_block_write', tools.cpp:178) [240]  (0.255 ns)
	'store' operation 0 bit ('store_ln94', tools.cpp:94) of variable 'current_block_write', tools.cpp:178 on local variable 'current_block_write', tools.cpp:94 [247]  (0.420 ns)

 <State 5>: 2.878ns
The critical path consists of the following:
	'load' operation 32 bit ('k_y_load_1', tools.cpp:148) on local variable 'k_y', tools.cpp:91 [135]  (0.000 ns)
	'add' operation 32 bit ('k_y', tools.cpp:148) [136]  (0.793 ns)
	'icmp' operation 1 bit ('icmp_ln148', tools.cpp:148) [137]  (0.793 ns)
	'select' operation 2 bit ('current_block_read', tools.cpp:148) [139]  (0.255 ns)
	'store' operation 0 bit ('store_ln95', tools.cpp:95) of variable 'current_block_read', tools.cpp:148 on local variable 'current_block_read', tools.cpp:95 [144]  (0.391 ns)
	'load' operation 2 bit ('current_block_read', tools.cpp:178) on local variable 'current_block_read', tools.cpp:95 [235]  (0.000 ns)
	'select' operation 2 bit ('current_block_read', tools.cpp:178) [241]  (0.255 ns)
	'store' operation 0 bit ('store_ln95', tools.cpp:95) of variable 'current_block_read', tools.cpp:178 on local variable 'current_block_read', tools.cpp:95 [248]  (0.391 ns)

 <State 6>: 2.478ns
The critical path consists of the following:
	'load' operation 128 bit ('data', tools.cpp:137) on array 'row_buffer', tools.cpp:84 [106]  (1.025 ns)
	fifo write operation ('write_ln138', tools.cpp:138) on port 'conv3_sild' (tools.cpp:138) [107]  (1.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
