ModuleName ifBCDisZ
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 152 ,X2: 232 ,Y2: 152
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 176 ,X2: 144 ,Y2: 176
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 160 ,X2: 144 ,Y2: 160
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 144 ,X2: 144 ,Y2: 144
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 128 ,X2: 144 ,Y2: 128
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 104 ,X2: 96 ,Y2: 104
Edge X1: 96 ,Y1: 104 ,X2: 96 ,Y2: 208
End
Branches
Branch Left: 96 ,Top: 128
BranchStrList
0
End
Branch Left: 96 ,Top: 144
BranchStrList
1
End
Branch Left: 96 ,Top: 160
BranchStrList
2
End
Branch Left: 96 ,Top: 176
BranchStrList
3
End
End
End
Ports
Port Left: 72 Top: 104 ,Orientation: 0
Portname: BCDin ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 232 Top: 152 ,Orientation: 0
Portname: isZ ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 144 Top: 128
Name: s0
LibraryName: gtlib
IpName: GT_NOR4
SymbolParameters
End
End
Texts
End
Links
End
