// Seed: 343638907
`timescale 1ps / 1 ps
module module_0 (
    input id_0
);
  logic id_1;
  type_5 id_3 (
      .id_0(id_2),
      .id_1({1, id_4, id_2}),
      .id_2(1'd0),
      .id_3(1)
  );
  type_6(
      id_1 == 1, 1
  );
  assign id_4 = 1 == id_2;
  assign id_2 = 1;
endmodule
