Analysis & Synthesis report for KatPro
Sat May 11 22:49:05 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat May 11 22:49:05 2013        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; KatPro                                       ;
; Top-level Entity Name         ; parse_input_words                            ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 0                                            ;
;     Dedicated logic registers ; 0                                            ;
; Total registers               ; 0                                            ;
; Total pins                    ; 86                                           ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; parse_input_words  ; KatPro             ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+-------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                    ;
+-------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+
; control_block/parse_input_words.bdf ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Shturman/Documents/GitHub/course-project-processor/control_block/parse_input_words.bdf ;
+-------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+----------------------------------------------+-----------+
; Resource                                     ; Usage     ;
+----------------------------------------------+-----------+
; Estimated ALUTs Used                         ; 0         ;
; Dedicated logic registers                    ; 0         ;
;                                              ;           ;
; Estimated ALUTs Unavailable                  ; 0         ;
;                                              ;           ;
; Total combinational functions                ; 0         ;
; Combinational ALUT usage by number of inputs ;           ;
;     -- 7 input functions                     ; 0         ;
;     -- 6 input functions                     ; 0         ;
;     -- 5 input functions                     ; 0         ;
;     -- 4 input functions                     ; 0         ;
;     -- <=3 input functions                   ; 0         ;
;                                              ;           ;
; Combinational ALUTs by mode                  ;           ;
;     -- normal mode                           ; 0         ;
;     -- extended LUT mode                     ; 0         ;
;     -- arithmetic mode                       ; 0         ;
;     -- shared arithmetic mode                ; 0         ;
;                                              ;           ;
; Estimated ALUT/register pairs used           ; 0         ;
;                                              ;           ;
; Total registers                              ; 0         ;
;     -- Dedicated logic registers             ; 0         ;
;     -- I/O registers                         ; 0         ;
;                                              ;           ;
;                                              ;           ;
; I/O pins                                     ; 86        ;
; Maximum fan-out node                         ; word_0[2] ;
; Maximum fan-out                              ; 4         ;
; Total fan-out                                ; 62        ;
; Average fan-out                              ; 0.72      ;
+----------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |parse_input_words         ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 86   ; 0            ; |parse_input_words  ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 11 22:48:58 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KatPro -c KatPro
Warning: Tcl Script File common/compare_8.qip not found
    Info: set_global_assignment -name QIP_FILE common/compare_8.qip
Warning: Tcl Script File cache/latch_1.qip not found
    Info: set_global_assignment -name QIP_FILE cache/latch_1.qip
Info: Found 1 design units, including 1 entities, in source file rom/rom.bdf
    Info: Found entity 1: rom
Info: Found 2 design units, including 1 entities, in source file rom/rom_mem.vhd
    Info: Found design unit 1: rom_mem-SYN
    Info: Found entity 1: rom_mem
Info: Found 1 design units, including 1 entities, in source file rom/bus_14_to_10.bdf
    Info: Found entity 1: bus_14_to_10
Info: Found 2 design units, including 1 entities, in source file common/latch_8.vhd
    Info: Found design unit 1: latch_8-SYN
    Info: Found entity 1: latch_8
Info: Found 2 design units, including 1 entities, in source file common/sub_addr.vhd
    Info: Found design unit 1: sub_addr-SYN
    Info: Found entity 1: sub_addr
Info: Found 2 design units, including 1 entities, in source file rom/const_256.vhd
    Info: Found design unit 1: const_256-SYN
    Info: Found entity 1: const_256
Info: Found 2 design units, including 1 entities, in source file common/latch_14.vhd
    Info: Found design unit 1: latch_14-SYN
    Info: Found entity 1: latch_14
Info: Found 2 design units, including 1 entities, in source file common/switch_singl_8.vhd
    Info: Found design unit 1: switch_singl_8-SYN
    Info: Found entity 1: switch_singl_8
Info: Found 1 design units, including 1 entities, in source file ram/ram.bdf
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file ram/const_1024.vhd
    Info: Found design unit 1: const_1024-SYN
    Info: Found entity 1: const_1024
Info: Found 2 design units, including 1 entities, in source file common/switch_mult_8.vhd
    Info: Found design unit 1: switch_mult_8-SYN
    Info: Found entity 1: switch_mult_8
Info: Found 2 design units, including 1 entities, in source file common/switch_singl_14.vhd
    Info: Found design unit 1: switch_singl_14-SYN
    Info: Found entity 1: switch_singl_14
Info: Found 1 design units, including 1 entities, in source file gpr/gpr.bdf
    Info: Found entity 1: gpr
Info: Found 2 design units, including 1 entities, in source file common/decoder_4to10.vhd
    Info: Found design unit 1: decoder_4to10-SYN
    Info: Found entity 1: decoder_4to10
Info: Found 2 design units, including 1 entities, in source file common/latch_4.vhd
    Info: Found design unit 1: latch_4-SYN
    Info: Found entity 1: latch_4
Info: Found 1 design units, including 1 entities, in source file gpr/gpr_item.bdf
    Info: Found entity 1: gpr_item
Info: Found 1 design units, including 1 entities, in source file stack/stack.bdf
    Info: Found entity 1: stack
Info: Found 2 design units, including 1 entities, in source file common/counter_8.vhd
    Info: Found design unit 1: counter_8-SYN
    Info: Found entity 1: counter_8
Info: Found 2 design units, including 1 entities, in source file common/counter_4.vhd
    Info: Found design unit 1: counter_4-SYN
    Info: Found entity 1: counter_4
Info: Found 1 design units, including 1 entities, in source file stack/tmp.bdf
    Info: Found entity 1: tmp
Info: Found 2 design units, including 1 entities, in source file common/counter_3.vhd
    Info: Found design unit 1: counter_3-SYN
    Info: Found entity 1: counter_3
Info: Found 2 design units, including 1 entities, in source file common/decoder_3to8.vhd
    Info: Found design unit 1: decoder_3to8-SYN
    Info: Found entity 1: decoder_3to8
Info: Found 1 design units, including 1 entities, in source file alu/alu.bdf
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file alu/or_8.vhd
    Info: Found design unit 1: or_8-SYN
    Info: Found entity 1: or_8
Info: Found 2 design units, including 1 entities, in source file alu/shift_left_8.vhd
    Info: Found design unit 1: shift_left_8-SYN
    Info: Found entity 1: shift_left_8
Info: Found 2 design units, including 1 entities, in source file alu/compare_8.vhd
    Info: Found design unit 1: compare_8-SYN
    Info: Found entity 1: compare_8
Info: Found 2 design units, including 1 entities, in source file common/const_0.vhd
    Info: Found design unit 1: const_0-SYN
    Info: Found entity 1: const_0
Info: Found 1 design units, including 1 entities, in source file flags/flags.bdf
    Info: Found entity 1: flags
Info: Found 1 design units, including 1 entities, in source file cache/cache.bdf
    Info: Found entity 1: cache
Info: Found 1 design units, including 1 entities, in source file cache/cache_row.bdf
    Info: Found entity 1: cache_row
Info: Found 2 design units, including 1 entities, in source file common/decoder_2to4.vhd
    Info: Found design unit 1: decoder_2to4-SYN
    Info: Found entity 1: decoder_2to4
Info: Found 2 design units, including 1 entities, in source file common/compare_4.vhd
    Info: Found design unit 1: compare_4-SYN
    Info: Found entity 1: compare_4
Info: Found 2 design units, including 1 entities, in source file common/compare_8_eq.vhd
    Info: Found design unit 1: compare_8_eq-SYN
    Info: Found entity 1: compare_8_eq
Info: Found 2 design units, including 1 entities, in source file cache/dff_1.vhd
    Info: Found design unit 1: dff_1-SYN
    Info: Found entity 1: dff_1
Info: Found 1 design units, including 1 entities, in source file cache/__test.bdf
    Info: Found entity 1: __test
Info: Found 2 design units, including 1 entities, in source file common/counter_2.vhd
    Info: Found design unit 1: counter_2-SYN
    Info: Found entity 1: counter_2
Info: Found 2 design units, including 1 entities, in source file common/counter_8_async.vhd
    Info: Found design unit 1: counter_8_async-SYN
    Info: Found entity 1: counter_8_async
Info: Found 1 design units, including 1 entities, in source file cache/cache_counters.bdf
    Info: Found entity 1: cache_counters
Info: Found 2 design units, including 1 entities, in source file common/comparator_8_leq.vhd
    Info: Found design unit 1: comparator_8_leq-SYN
    Info: Found entity 1: comparator_8_leq
Info: Found 2 design units, including 1 entities, in source file common/mux_8.vhd
    Info: Found design unit 1: mux_8-SYN
    Info: Found entity 1: mux_8
Info: Found 2 design units, including 1 entities, in source file cache/shift_right_14.vhd
    Info: Found design unit 1: shift_right_14-SYN
    Info: Found entity 1: shift_right_14
Info: Found 1 design units, including 1 entities, in source file cache/cache_addr_parse.bdf
    Info: Found entity 1: cache_addr_parse
Info: Found 2 design units, including 1 entities, in source file common/const_1.vhd
    Info: Found design unit 1: const_1-SYN
    Info: Found entity 1: const_1
Info: Found 2 design units, including 1 entities, in source file common/const_2.vhd
    Info: Found design unit 1: const_2-SYN
    Info: Found entity 1: const_2
Info: Found 2 design units, including 1 entities, in source file common/const_3.vhd
    Info: Found design unit 1: const_3-SYN
    Info: Found entity 1: const_3
Info: Found 2 design units, including 1 entities, in source file common/const_4.vhd
    Info: Found design unit 1: const_4-SYN
    Info: Found entity 1: const_4
Info: Found 2 design units, including 1 entities, in source file common/const_5.vhd
    Info: Found design unit 1: const_5-SYN
    Info: Found entity 1: const_5
Info: Found 2 design units, including 1 entities, in source file common/const_6.vhd
    Info: Found design unit 1: const_6-SYN
    Info: Found entity 1: const_6
Info: Found 2 design units, including 1 entities, in source file common/mux_1.vhd
    Info: Found design unit 1: mux_1-SYN
    Info: Found entity 1: mux_1
Info: Found 2 design units, including 1 entities, in source file common/latch_1.vhd
    Info: Found design unit 1: latch_1-SYN
    Info: Found entity 1: latch_1
Info: Found 2 design units, including 1 entities, in source file common/const_16.vhd
    Info: Found design unit 1: const_16-SYN
    Info: Found entity 1: const_16
Info: Found 2 design units, including 1 entities, in source file common/const_32.vhd
    Info: Found design unit 1: const_32-SYN
    Info: Found entity 1: const_32
Info: Found 2 design units, including 1 entities, in source file common/const_64.vhd
    Info: Found design unit 1: const_64-SYN
    Info: Found entity 1: const_64
Info: Found 2 design units, including 1 entities, in source file common/const_128.vhd
    Info: Found design unit 1: const_128-SYN
    Info: Found entity 1: const_128
Info: Found 2 design units, including 1 entities, in source file common/counter_8_set.vhd
    Info: Found design unit 1: counter_8_set-SYN
    Info: Found entity 1: counter_8_set
Info: Found 2 design units, including 1 entities, in source file common/const_127.vhd
    Info: Found design unit 1: const_127-SYN
    Info: Found entity 1: const_127
Info: Found 2 design units, including 1 entities, in source file common/add_8.vhd
    Info: Found design unit 1: add_8-SYN
    Info: Found entity 1: add_8
Info: Found 2 design units, including 1 entities, in source file common/const_125.vhd
    Info: Found design unit 1: const_125-SYN
    Info: Found entity 1: const_125
Info: Found 2 design units, including 1 entities, in source file common/const_126.vhd
    Info: Found design unit 1: const_126-SYN
    Info: Found entity 1: const_126
Info: Found 2 design units, including 1 entities, in source file common/counter_8_alr.vhd
    Info: Found design unit 1: counter_8_alr-SYN
    Info: Found entity 1: counter_8_alr
Info: Found 2 design units, including 1 entities, in source file common/const_65.vhd
    Info: Found design unit 1: const_65-SYN
    Info: Found entity 1: const_65
Info: Found 2 design units, including 1 entities, in source file common/const_66.vhd
    Info: Found design unit 1: const_66-SYN
    Info: Found entity 1: const_66
Info: Found 2 design units, including 1 entities, in source file common/const_67.vhd
    Info: Found design unit 1: const_67-SYN
    Info: Found entity 1: const_67
Info: Found 2 design units, including 1 entities, in source file common/const_17.vhd
    Info: Found design unit 1: const_17-SYN
    Info: Found entity 1: const_17
Info: Found 2 design units, including 1 entities, in source file common/const_15.vhd
    Info: Found design unit 1: const_15-SYN
    Info: Found entity 1: const_15
Info: Found 2 design units, including 1 entities, in source file common/const_31.vhd
    Info: Found design unit 1: const_31-SYN
    Info: Found entity 1: const_31
Info: Found 2 design units, including 1 entities, in source file common/const_33.vhd
    Info: Found design unit 1: const_33-SYN
    Info: Found entity 1: const_33
Info: Found 2 design units, including 1 entities, in source file common/const_34.vhd
    Info: Found design unit 1: const_34-SYN
    Info: Found entity 1: const_34
Info: Found 2 design units, including 1 entities, in source file common/const_36.vhd
    Info: Found design unit 1: const_36-SYN
    Info: Found entity 1: const_36
Info: Found 2 design units, including 1 entities, in source file common/const_35.vhd
    Info: Found design unit 1: const_35-SYN
    Info: Found entity 1: const_35
Info: Found 2 design units, including 1 entities, in source file common/const_37.vhd
    Info: Found design unit 1: const_37-SYN
    Info: Found entity 1: const_37
Info: Found 2 design units, including 1 entities, in source file common/const_38.vhd
    Info: Found design unit 1: const_38-SYN
    Info: Found entity 1: const_38
Info: Found 2 design units, including 1 entities, in source file common/const_39.vhd
    Info: Found design unit 1: const_39-SYN
    Info: Found entity 1: const_39
Info: Found 2 design units, including 1 entities, in source file common/const_40.vhd
    Info: Found design unit 1: const_40-SYN
    Info: Found entity 1: const_40
Info: Found 2 design units, including 1 entities, in source file common/const_41.vhd
    Info: Found design unit 1: const_41-SYN
    Info: Found entity 1: const_41
Info: Found 1 design units, including 1 entities, in source file common/make_addr.bdf
    Info: Found entity 1: make_addr
Info: Found 2 design units, including 1 entities, in source file common/mux_3.vhd
    Info: Found design unit 1: mux_3-SYN
    Info: Found entity 1: mux_3
Info: Found 2 design units, including 1 entities, in source file const_0_3b.vhd
    Info: Found design unit 1: const_0_3b-SYN
    Info: Found entity 1: const_0_3b
Info: Found 2 design units, including 1 entities, in source file common/const_1_3b.vhd
    Info: Found design unit 1: const_1_3b-SYN
    Info: Found entity 1: const_1_3b
Info: Found 2 design units, including 1 entities, in source file common/const_2_3b.vhd
    Info: Found design unit 1: const_2_3b-SYN
    Info: Found entity 1: const_2_3b
Info: Found 2 design units, including 1 entities, in source file common/const_3_3b.vhd
    Info: Found design unit 1: const_3_3b-SYN
    Info: Found entity 1: const_3_3b
Info: Found 2 design units, including 1 entities, in source file common/const_4_3b.vhd
    Info: Found design unit 1: const_4_3b-SYN
    Info: Found entity 1: const_4_3b
Info: Found 2 design units, including 1 entities, in source file common/const_5_3b.vhd
    Info: Found design unit 1: const_5_3b-SYN
    Info: Found entity 1: const_5_3b
Info: Found 2 design units, including 1 entities, in source file common/const_6_3b.vhd
    Info: Found design unit 1: const_6_3b-SYN
    Info: Found entity 1: const_6_3b
Info: Found 2 design units, including 1 entities, in source file common/const_7_3b.vhd
    Info: Found design unit 1: const_7_3b-SYN
    Info: Found entity 1: const_7_3b
Info: Found 1 design units, including 1 entities, in source file cache/cache_count.bdf
    Info: Found entity 1: cache_count
Info: Found 2 design units, including 1 entities, in source file cache/tag_select.vhd
    Info: Found design unit 1: tag_select-SYN
    Info: Found entity 1: tag_select
Info: Found 2 design units, including 1 entities, in source file cache/set_select.vhd
    Info: Found design unit 1: set_select-SYN
    Info: Found entity 1: set_select
Info: Found 2 design units, including 1 entities, in source file common/latch_3.vhd
    Info: Found design unit 1: latch_3-SYN
    Info: Found entity 1: latch_3
Info: Found 2 design units, including 1 entities, in source file common/mux_2.vhd
    Info: Found design unit 1: mux_2-SYN
    Info: Found entity 1: mux_2
Info: Found 2 design units, including 1 entities, in source file common/switch_2.vhd
    Info: Found design unit 1: switch_2-SYN
    Info: Found entity 1: switch_2
Info: Found 2 design units, including 1 entities, in source file common/sub_2.vhd
    Info: Found design unit 1: sub_2-SYN
    Info: Found entity 1: sub_2
Info: Found 2 design units, including 1 entities, in source file const_2_2b.vhd
    Info: Found design unit 1: const_2_2b-SYN
    Info: Found entity 1: const_2_2b
Info: Found 2 design units, including 1 entities, in source file common/const_129.vhd
    Info: Found design unit 1: const_129-SYN
    Info: Found entity 1: const_129
Info: Found 2 design units, including 1 entities, in source file common/const_130.vhd
    Info: Found design unit 1: const_130-SYN
    Info: Found entity 1: const_130
Info: Found 2 design units, including 1 entities, in source file common/const_131.vhd
    Info: Found design unit 1: const_131-SYN
    Info: Found entity 1: const_131
Info: Found 2 design units, including 1 entities, in source file common/const_132.vhd
    Info: Found design unit 1: const_132-SYN
    Info: Found entity 1: const_132
Info: Found 2 design units, including 1 entities, in source file common/const_1_2b.vhd
    Info: Found design unit 1: const_1_2b-SYN
    Info: Found entity 1: const_1_2b
Info: Found 1 design units, including 1 entities, in source file cache/load_flush_offset_for_cache.bdf
    Info: Found entity 1: load_flush_offset_for_cache
Info: Found 1 design units, including 1 entities, in source file cache/load_flush_enable_signals.bdf
    Info: Found entity 1: load_flush_enable_signals
Info: Found 2 design units, including 1 entities, in source file common/mus_4.vhd
    Info: Found design unit 1: mus_4-SYN
    Info: Found entity 1: mus_4
Info: Found 1 design units, including 1 entities, in source file cache/__cache_count_old.bdf
    Info: Found entity 1: __cache_count_old
Info: Found 2 design units, including 1 entities, in source file common/switch_3.vhd
    Info: Found design unit 1: switch_3-SYN
    Info: Found entity 1: switch_3
Info: Found 1 design units, including 1 entities, in source file cache/other_enable_signals.bdf
    Info: Found entity 1: other_enable_signals
Info: Found 2 design units, including 1 entities, in source file common/const_42.vhd
    Info: Found design unit 1: const_42-SYN
    Info: Found entity 1: const_42
Info: Found 2 design units, including 1 entities, in source file common/const_18.vhd
    Info: Found design unit 1: const_18-SYN
    Info: Found entity 1: const_18
Info: Found 2 design units, including 1 entities, in source file common/const_133.vhd
    Info: Found design unit 1: const_133-SYN
    Info: Found entity 1: const_133
Info: Found 2 design units, including 1 entities, in source file common/latch_8_zero_init.vhd
    Info: Found design unit 1: latch_8_zero_init-SYN
    Info: Found entity 1: latch_8_zero_init
Info: Found 2 design units, including 1 entities, in source file common/latch_4_zero_init.vhd
    Info: Found design unit 1: latch_4_zero_init-SYN
    Info: Found entity 1: latch_4_zero_init
Info: Found 1 design units, including 1 entities, in source file cache/__latch_test.bdf
    Info: Found entity 1: __latch_test
Info: Found 1 design units, including 1 entities, in source file common/d_tr.bdf
    Info: Found entity 1: D_TR
Info: Found 1 design units, including 1 entities, in source file common/parall_reg_8.bdf
    Info: Found entity 1: parall_reg_8
Info: Found 1 design units, including 1 entities, in source file cache/dirty_bit.bdf
    Info: Found entity 1: dirty_bit
Info: Found 2 design units, including 1 entities, in source file common/latch_1_aclr.vhd
    Info: Found design unit 1: latch_1_aclr-SYN
    Info: Found entity 1: latch_1_aclr
Info: Found 1 design units, including 1 entities, in source file cache_stable_versions/cache_all_pins.bdf
    Info: Found entity 1: cache_all_pins
Info: Found 1 design units, including 1 entities, in source file control_block/control_block.bdf
    Info: Found entity 1: control_block
Info: Found 2 design units, including 1 entities, in source file common/latch_1_zero_state.vhd
    Info: Found design unit 1: latch_1_zero_state-SYN
    Info: Found entity 1: latch_1_zero_state
Info: Found 2 design units, including 1 entities, in source file common/latch_1_zs.vhd
    Info: Found design unit 1: latch_1_zs-SYN
    Info: Found entity 1: latch_1_zs
Info: Found 1 design units, including 1 entities, in source file control_block/reference_signals.bdf
    Info: Found entity 1: reference_signals
Info: Found 1 design units, including 1 entities, in source file control_block/__ctrl_test.bdf
    Info: Found entity 1: __ctrl_test
Info: Found 1 design units, including 1 entities, in source file ram/impulse.bdf
    Info: Found entity 1: impulse
Info: Found 1 design units, including 1 entities, in source file common/d_tr_static.bdf
    Info: Found entity 1: D_TR_STATIC
Info: Found 2 design units, including 1 entities, in source file common/const_3_2b.vhd
    Info: Found design unit 1: const_3_2b-SYN
    Info: Found entity 1: const_3_2b
Info: Found 2 design units, including 1 entities, in source file common/const_43.vhd
    Info: Found design unit 1: const_43-SYN
    Info: Found entity 1: const_43
Info: Found 2 design units, including 1 entities, in source file common/mux_14.vhd
    Info: Found design unit 1: mux_14-SYN
    Info: Found entity 1: mux_14
Info: Found 2 design units, including 1 entities, in source file common/const_0_14b.vhd
    Info: Found design unit 1: const_0_14b-SYN
    Info: Found entity 1: const_0_14b
Info: Found 2 design units, including 1 entities, in source file common/const_44.vhd
    Info: Found design unit 1: const_44-SYN
    Info: Found entity 1: const_44
Info: Found 2 design units, including 1 entities, in source file common/counter_8_aset_sclr.vhd
    Info: Found design unit 1: counter_8_aset_sclr-SYN
    Info: Found entity 1: counter_8_aset_sclr
Info: Found 1 design units, including 1 entities, in source file control_block/command_decode.bdf
    Info: Found entity 1: command_decode
Info: Found 1 design units, including 1 entities, in source file control_block/parse_input_words.bdf
    Info: Found entity 1: parse_input_words
Info: Elaborating entity "parse_input_words" for the top level hierarchy
Warning: Block or symbol "WIRE" of instance "inst" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst2" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst4" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst10" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst12" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst14" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst15" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst17" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst19" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst21" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst23" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst25" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst27" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst29" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst31" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst33" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst34" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst36" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst38" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst40" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst42" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst44" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst46" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst48" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst50" overlaps another block or symbol
Warning: Block or symbol "WIRE" of instance "inst52" overlaps another block or symbol
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "word_0[7]"
    Warning (15610): No output dependent on input pin "word_0[6]"
    Warning (15610): No output dependent on input pin "word_0[5]"
    Warning (15610): No output dependent on input pin "word_0[4]"
    Warning (15610): No output dependent on input pin "word_0[3]"
Info: Implemented 86 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 62 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 240 megabytes
    Info: Processing ended: Sat May 11 22:49:05 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


