
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106096                       # Number of seconds simulated
sim_ticks                                106096247901                       # Number of ticks simulated
final_tick                               630923841438                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161240                       # Simulator instruction rate (inst/s)
host_op_rate                                   205937                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1981223                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345504                       # Number of bytes of host memory used
host_seconds                                 53550.88                       # Real time elapsed on the host
sim_insts                                  8634561602                       # Number of instructions simulated
sim_ops                                   11028130457                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2674048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1924992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1006720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1299200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1909760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3060352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1821056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1295488                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15029760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4618112                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4618112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20891                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15039                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7865                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10150                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14920                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23909                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14227                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        10121                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                117420                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36079                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36079                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25203983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18143827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9488743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12245485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18000260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        47052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28845054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17164189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12210498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141661560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49465                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        47052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             359523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43527571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43527571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43527571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25203983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18143827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9488743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12245485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18000260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        47052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28845054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17164189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12210498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185189131                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20734426                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16956686                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2022398                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8518437                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8172890                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133473                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89822                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201228889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117714057                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20734426                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10306363                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24658372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5884950                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3411776                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12372670                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2039022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233117185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208458813     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1334671      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2105584      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3366036      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1391478      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1550332      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1663797      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1087259      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12159215      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233117185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081494                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462663                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199412952                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5242258                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24581481                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62817                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3817674                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400483                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          475                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143742890                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3028                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3817674                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199714364                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1667190                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2707425                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24347138                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       863389                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143668545                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        16858                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        248001                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       329510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27361                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199464865                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668348550                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668348550                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29223014                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36505                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20040                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2635298                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13678089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7357774                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221959                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1675573                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143486372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36605                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135763245                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       166715                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18260603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40712531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233117185                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582382                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175895810     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22959428      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12547531      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8563192      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8018495      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2302862      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1799359      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       609329      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       421179      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233117185                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31601     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         98033     38.72%     51.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123522     48.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113729668     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2149344      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12544044      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7323728      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135763245                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533603                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             253156                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505063545                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161785074                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133584414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136016401                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       408052                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2441691                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          323                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1526                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       214757                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8453                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3817674                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1151876                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       120867                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143523107                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        23243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13678089                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7357774                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20020                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         88678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1526                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182341                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2336763                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133832916                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11795279                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1930328                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  130                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19117363                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18825331                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7322084                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526016                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133585472                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133584414                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78097585                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204077711                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525039                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382686                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20948727                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2065305                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229299511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388224                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179537137     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24101341     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9381840      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5054109      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3783806      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2114557      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1304414      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165701      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2856606      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229299511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2856606                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369965552                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290864567                       # The number of ROB writes
system.switch_cpus0.timesIdled                3241166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21310269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.544274                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.544274                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393039                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393039                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603516219                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185166405                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134069961                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19378784                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17303607                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1545529                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12967484                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12656079                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1163690                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46830                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    204861847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110048066                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19378784                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13819769                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24540764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5058719                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2905965                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12393639                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1516973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235813122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.764829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211272358     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3740571      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1888996      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3703333      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1187597      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3430111      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          540824      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          871432      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9177900      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235813122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076166                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432532                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       202434539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5380341                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24492164                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19682                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3486392                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1829846                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18129                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     123102360                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34306                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3486392                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202707265                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3215910                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1335835                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24243204                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       824512                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     122931700                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         95247                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       656554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    161118378                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    557135775                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    557135775                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130747546                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30370822                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16499                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8347                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1798586                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22175434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3599941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23329                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       817595                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         122296591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16560                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114545427                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        73797                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21986046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45076498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235813122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.485747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.098126                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    185564763     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15853857      6.72%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16790849      7.12%     92.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9765648      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5024603      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1258538      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1491096      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        34894      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        28874      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235813122                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         191969     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         77416     23.17%     80.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64703     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89822334     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       897845      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8153      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20247839     17.68%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3569256      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114545427                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450209                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             334088                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002917                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    465311859                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    144299489                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111640285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114879515                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        89597                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4501983                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        82424                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3486392                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2150014                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       102551                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    122313235                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        14275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22175434                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3599941                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8346                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         40732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1862                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1045202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       592929                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1638131                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    113093691                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19956821                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1451734                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23525898                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17193618                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3569077                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.444503                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111665522                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111640285                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67563547                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147127013                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438790                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459219                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88976291                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100169052                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22148669                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1535831                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232326730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.302052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195029534     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14652553      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9417328      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2961642      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4920452      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       957793      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       608134      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       557012      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3222282      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232326730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88976291                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100169052                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21190967                       # Number of memory references committed
system.switch_cpus1.commit.loads             17673450                       # Number of loads committed
system.switch_cpus1.commit.membars               8204                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15369349                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87538088                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1252161                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3222282                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           351421831                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          248124603                       # The number of ROB writes
system.switch_cpus1.timesIdled                4550567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18614332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88976291                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100169052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88976291                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.859497                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.859497                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.349712                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.349712                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       525688694                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145465443                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130748689                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16428                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus2.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23133015                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19261233                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2099695                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8846334                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8462295                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2489378                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97718                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201243764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126897294                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23133015                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10951673                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26450734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5840697                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6331809                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12494733                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2006846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237748244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211297510     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1622775      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2048248      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3255563      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1362967      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1754404      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2045872      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          935379      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13425526      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237748244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090922                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498756                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200057441                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7632364                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26324630                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12412                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3721396                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3520422                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          541                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155095903                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2608                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3721396                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200261495                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         648095                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6416422                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26133147                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       567681                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154135062                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         81527                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       396270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    215307151                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    716773572                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    716773572                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180276682                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35030469                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37411                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19533                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1997795                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14418435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7549426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85160                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1709525                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150503760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37542                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144443777                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       143229                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18165419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36891553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237748244                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607549                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328297                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176545453     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27911910     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11418359      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6392725      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8664227      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2668252      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2623610      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1412518      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       111190      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237748244                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         994900     79.08%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        134302     10.68%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       128825     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121689042     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1974722      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17878      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13235490      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7526645      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144443777                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567721                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1258027                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    528037054                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    168707420                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140688347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145701804                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       107525                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2701427                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          702                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       103847                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3721396                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         493575                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61843                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150541308                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       119942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14418435                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7549426                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19532                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          702                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1243129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2424182                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141930202                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13020454                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2513575                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20546362                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20075106                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7525908                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557842                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140688810                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140688347                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84298718                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226412373                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552961                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372324                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104880643                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129237301                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21304627                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36061                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2117713                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234026848                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552233                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179330039     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27720067     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10061650      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5018778      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4582938      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1926605      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1906702      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       907941      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2572128      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234026848                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104880643                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129237301                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19162587                       # Number of memory references committed
system.switch_cpus2.commit.loads             11717008                       # Number of loads committed
system.switch_cpus2.commit.membars              17990                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18732681                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116355620                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2668724                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2572128                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           381995920                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304805272                       # The number of ROB writes
system.switch_cpus2.timesIdled                3047786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16679210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104880643                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129237301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104880643                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.425876                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.425876                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412222                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412222                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638629109                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196604832                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143462833                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36030                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus3.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21033575                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17210625                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2062162                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8849010                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8291852                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2176216                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94033                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    202819262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             117551149                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21033575                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10468068                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24557536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5604985                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4342641                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12409327                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2063792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    235235519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.955897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       210677983     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1150503      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1824176      0.78%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2466812      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2535267      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2145336      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1195861      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1781073      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11458508      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    235235519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082670                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462022                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       200758479                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6420667                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24514079                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        26585                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3515706                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3461354                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144270197                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3515706                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       201309259                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1355852                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3806015                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23996955                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1251729                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144217396                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        170654                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       546120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    201266581                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    670873658                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    670873658                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174739129                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26527451                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36197                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19020                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3748231                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13512661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7317700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        86135                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1713369                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         144043554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136918640                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18706                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15729250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37476827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1683                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    235235519                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582049                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272889                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    177284359     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23835971     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12084118      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9098257      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7145181      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2887809      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1824812      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       949075      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       125937      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    235235519                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25682     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         83360     36.59%     47.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       118751     52.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115157599     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2038504      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17175      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12411002      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7294360      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136918640                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538144                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             227793                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    509319298                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159809700                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134853078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     137146433                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       278428                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2161028                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          570                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        96132                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3515706                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1072126                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       121941                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    144080025                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        52527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13512661                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7317700                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19022                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        103230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          570                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1202384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1154457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2356841                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135017273                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11677997                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1901367                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18972085                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19194665                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7294088                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530671                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134853323                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134853078                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         77417008                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208576124                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530026                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371169                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101861212                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125338967                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18741088                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34645                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2088150                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    231719813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540907                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389992                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    180317911     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25470323     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9628614      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4587294      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3863108      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2219013      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1945142      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       876079      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2812329      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    231719813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101861212                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125338967                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18573201                       # Number of memory references committed
system.switch_cpus3.commit.loads             11351633                       # Number of loads committed
system.switch_cpus3.commit.membars              17284                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18073936                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112929026                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2580995                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2812329                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           372986837                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          291675877                       # The number of ROB writes
system.switch_cpus3.timesIdled                3075352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19191935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101861212                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125338967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101861212                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497785                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497785                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400355                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400355                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       607699226                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187864292                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      133735680                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34614                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19377552                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17303654                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1544466                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12971608                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12655365                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1163643                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        46842                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    204880640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             110046252                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19377552                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13819008                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24541387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5054102                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2900593                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12393182                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1516032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    235823628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.522837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.764769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       211282241     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3740134      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1890082      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3703591      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1187403      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3430337      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          541056      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          871601      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9177183      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    235823628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076161                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432525                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       202489036                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5339224                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24492758                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19800                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3482806                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1828627                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18150                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     123102617                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34321                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3482806                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       202758090                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3180016                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1340422                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24246578                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       815712                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     122932425                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         96003                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       646858                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    161118006                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    557150949                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    557150949                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    130798928                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30319027                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16524                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8366                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1786537                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22176415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3601445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23863                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       817115                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         122302897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16583                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        114568085                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        74412                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21953238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     44992554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    235823628                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.485821                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098231                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    185568967     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15850521      6.72%     85.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16799313      7.12%     92.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9763973      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5025499      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1259682      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1491917      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        34937      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28819      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    235823628                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         192223     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         77284     23.12%     80.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        64734     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     89840472     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       898403      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8158      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20249921     17.68%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3571131      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     114568085                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450298                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             334241                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002917                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465368451                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    144273017                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    111665740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     114902326                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        90991                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4498010                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        82105                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3482806                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2131984                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       101541                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    122319575                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        15741                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22176415                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3601445                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8362                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         40814                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1886                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1044376                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       592377                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1636753                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    113118397                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19959590                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1449688                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   95                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23530531                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17196278                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3570941                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.444600                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             111690693                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            111665740                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         67581903                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        147175562                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.438890                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459192                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     89008509                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    100207007                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22116963                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16457                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1534760                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    232340822                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431293                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302264                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    195030852     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14656601      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9420070      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2964640      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4921840      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       957887      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       607565      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       556775      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3224592      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    232340822                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     89008509                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     100207007                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21197739                       # Number of memory references committed
system.switch_cpus4.commit.loads             17678403                       # Number of loads committed
system.switch_cpus4.commit.membars               8210                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15374962                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         87571821                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1252796                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3224592                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           351439862                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          248133563                       # The number of ROB writes
system.switch_cpus4.timesIdled                4550037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18603826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           89008509                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            100207007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     89008509                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.858462                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.858462                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.349838                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.349838                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       525810935                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      145497892                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      130751566                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16442                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19880361                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17938251                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1040749                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7479846                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7112281                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1098830                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        45868                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    210645065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125095257                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19880361                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      8211111                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24741367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3268155                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4635929                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12090724                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1046195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    242223829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       217482462     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          887623      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1806322      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          754090      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4119147      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3655568      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          707020      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1480523      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11331074      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    242223829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078138                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491674                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       209524036                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5769986                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24651130                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        77717                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2200957                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1745751                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146702012                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2775                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2200957                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       209728821                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4049335                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1070765                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24535485                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       638463                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146626556                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          106                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        274517                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       231812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3243                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    172118803                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    690670644                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    690670644                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    152799031                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        19319759                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        17009                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8577                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1617555                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     34610273                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     17507514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       160306                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       850899                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146339534                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        17061                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        140748490                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        72852                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     11208854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     26865398                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    242223829                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581068                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378745                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    192266771     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14910588      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12291437      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5310420      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6732187      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6536438      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3701683      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       291708      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       182597      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    242223829                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         357004     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2782729     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        80583      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88283349     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1230152      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8429      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     33756527     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     17470033     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     140748490                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.553197                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3220316                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022880                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    527013977                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    157568982                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    139551398                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     143968806                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       253940                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1325029                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          536                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3541                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       103857                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        12463                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2200957                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3687135                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       181857                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146356662                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     34610273                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     17507514                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8579                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        124789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3541                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       605523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       615860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1221383                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139765002                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     33641627                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       983488                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   67                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            51110255                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18313685                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          17468628                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549331                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             139555923                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            139551398                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75366819                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        148477796                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548492                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507597                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    113416500                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    133282670                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     13088775                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1063632                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    240022872                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555292                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379220                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    191725933     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     17599266      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8265996      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      8179455      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2223797      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9522600      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       711471      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       518799      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1275555      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    240022872                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    113416500                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     133282670                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              50688901                       # Number of memory references committed
system.switch_cpus5.commit.loads             33285244                       # Number of loads committed
system.switch_cpus5.commit.membars               8482                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17600610                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        118520194                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1290895                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1275555                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           385118424                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          294944099                       # The number of ROB writes
system.switch_cpus5.timesIdled                4623389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               12203625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          113416500                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            133282670                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    113416500                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.243302                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.243302                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445771                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445771                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       690985089                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      162028495                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      174708597                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16964                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus6.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20814311                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17066833                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2036439                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8717206                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8141710                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2137373                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        91853                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    198614132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             118252791                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20814311                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10279083                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26015664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5768158                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5991173                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12232650                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2020520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    234321166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       208305502     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2817078      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3255759      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1794442      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2078941      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1142152      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          770876      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2017604      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12138812      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    234321166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081808                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464780                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197025149                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7610611                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25808867                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       195375                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3681162                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3380548                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        19029                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     144365124                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        94197                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3681162                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197330195                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2865798                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3881544                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25712140                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       850325                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     144276874                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        224307                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       394702                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    200503837                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    671758966                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    671758966                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171365004                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        29138833                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37917                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        21187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2275885                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13775177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7506403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       197825                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1664714                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         144068506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37991                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        136208988                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       191245                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17906144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     41321433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4334                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    234321166                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581292                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270519                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    176926540     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23083701      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12406928      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8585052      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7502501      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3848615      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       920387      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       598662      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       448780      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    234321166                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          36655     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        125876     42.69%     55.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       132331     44.88%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    114012273     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2129238      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16688      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12597421      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7453368      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     136208988                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535355                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             294862                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    507225249                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    162013932                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    133960022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     136503850                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       344535                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2420471                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1294                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       159751                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8340                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3681162                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2359715                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       150980                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    144106619                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        52275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13775177                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7506403                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        21183                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        107354                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1294                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1180762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1142175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2322937                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    134212500                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11831504                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1996488                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19283028                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18784748                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7451524                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527508                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             133962254                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            133960022                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         79619711                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        208511403                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526516                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381848                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    100629870                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    123460665                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20647186                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        33657                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2048108                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    230640004                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535296                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354424                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    180208295     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23385351     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9797041      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5895764      2.56%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4075315      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2635397      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1363493      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1100047      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2179301      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    230640004                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    100629870                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     123460665                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18701358                       # Number of memory references committed
system.switch_cpus6.commit.loads             11354706                       # Number of loads committed
system.switch_cpus6.commit.membars              16792                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17669318                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        111304780                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2511826                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2179301                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           372567878                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          291896941                       # The number of ROB writes
system.switch_cpus6.timesIdled                3040007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               20106288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          100629870                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            123460665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    100629870                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.528349                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.528349                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395515                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395515                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       605432903                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      185922334                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      134736231                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33626                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               254427454                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21032461                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17208691                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2061057                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8848328                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8292759                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2175637                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        94085                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    202832477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117547753                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21032461                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10468396                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24555363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5602458                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4346727                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12408842                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2062720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    235249230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       210693867     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1150969      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1822993      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2464967      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2536030      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2142990      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1195441      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1783502      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11458471      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    235249230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082666                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462009                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       200771062                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6425468                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24511738                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26671                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3514288                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3462266                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     144267518                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3514288                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       201322424                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1356555                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3809618                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23994237                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1252105                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     144215440                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          155                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        170336                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       546356                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    201255259                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    670874234                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    670874234                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    174743517                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26511738                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36067                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18890                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3750534                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13512933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7318232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        85828                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1715712                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         144040877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        136917830                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18751                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15727586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37480804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1552                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    235249230                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582012                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272830                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    177297088     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23838232     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12080952      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9100432      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7146085      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2886789      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1824911      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       949281      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       125460      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    235249230                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25523     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         83365     36.62%     47.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118758     52.17%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    115157730     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2038097      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17175      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12410166      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7294662      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     136917830                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538141                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             227646                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    509331287                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    159805222                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134851554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     137145476                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       275286                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2161028                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        96499                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3514288                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1073948                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121724                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    144077212                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        53585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13512933                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7318232                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18892                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        102947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1202411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1152992                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2355403                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    135015336                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11675284                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1902494                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18969662                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19194238                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7294378                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530663                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134851778                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134851554                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77413328                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        208585808                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530020                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371134                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    101863736                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    125342077                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18735152                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2087045                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    231734942                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540886                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389979                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    180332107     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25471647     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9628416      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4584636      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3865354      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2219801      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1943595      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       877389      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2811997      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    231734942                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    101863736                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     125342077                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18573635                       # Number of memory references committed
system.switch_cpus7.commit.loads             11351902                       # Number of loads committed
system.switch_cpus7.commit.membars              17284                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18074381                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112931818                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2581055                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2811997                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           372999472                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          291668809                       # The number of ROB writes
system.switch_cpus7.timesIdled                3075214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19178224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          101863736                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            125342077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    101863736                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.497724                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.497724                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400365                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400365                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       607686695                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      187857308                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133730179                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34612                       # number of misc regfile writes
system.l2.replacements                         117430                       # number of replacements
system.l2.tagsinuse                      32764.560139                       # Cycle average of tags in use
system.l2.total_refs                          1754357                       # Total number of references to valid blocks.
system.l2.sampled_refs                         150193                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.680684                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           227.045366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.139476                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3715.368517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.056898                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2995.333768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.343795                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1610.889671                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.837490                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2100.577927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.317397                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2953.002488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.973420                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4902.891373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.498152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2887.193404                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.522443                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2128.035270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1432.170589                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1193.748617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            810.025984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            932.910503                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1213.303507                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1421.319140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1243.244644                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            932.810300                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.113384                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.091410                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.049160                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000270                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.064105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.090118                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.149624                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.088110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.064942                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.043706                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.036430                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.024720                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.028470                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.037027                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.043375                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.037941                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.028467                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999895                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        51889                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40575                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28930                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31357                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        40719                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        57195                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        42252                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31383                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  324311                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            97369                       # number of Writeback hits
system.l2.Writeback_hits::total                 97369                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1047                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        52026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40652                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40794                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        57273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        42408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31540                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325358                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        52026                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40652                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29142                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31512                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40794                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        57273                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        42408                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31540                       # number of overall hits
system.l2.overall_hits::total                  325358                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20891                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15039                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7865                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10150                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        14920                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        23909                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14221                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        10121                       # number of ReadReq misses
system.l2.ReadReq_misses::total                117414                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20891                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7865                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10150                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        14920                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        23909                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14227                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        10121                       # number of demand (read+write) misses
system.l2.demand_misses::total                 117420                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20891                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15039                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7865                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10150                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        14920                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        23909                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14227                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        10121                       # number of overall misses
system.l2.overall_misses::total                117420                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5690094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3422612192                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5200739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2444327309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5318368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1298016207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6304204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1663133331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5233485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2436869514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5967074                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3901831268                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5690105                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2347891388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6106362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1661946454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19222138094                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       891448                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        891448                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5690094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3422612192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5200739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2444327309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5318368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1298016207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6304204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1663133331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5233485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2436869514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5967074                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3901831268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5690105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2348782836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6106362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1661946454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19223029542                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5690094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3422612192                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5200739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2444327309                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5318368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1298016207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6304204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1663133331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5233485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2436869514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5967074                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3901831268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5690105                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2348782836                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6106362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1661946454                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19223029542                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72780                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        55614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        41507                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        81104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        56473                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        41504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              441725                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        97369                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             97369                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1053                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72917                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        55691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        37007                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        41662                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        55714                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        81182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        56635                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        41661                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               442778                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72917                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        55691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        37007                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        41662                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        55714                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        81182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        56635                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        41661                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              442778                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.287043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.270418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.213752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.244537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.268157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.294794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.251819                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.243856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265808                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005698                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.286504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.270044                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.212527                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.243627                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.267796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.294511                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.251205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.242937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265189                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.286504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.270044                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.212527                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.243627                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.267796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.294511                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.251205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.242937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265189                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149739.315789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163831.898521                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157598.151515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 162532.569253                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151953.371429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165037.025683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153761.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163855.500591                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153926.029412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163329.055898                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153001.897436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163195.084194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149739.605263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165100.301526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152659.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164207.731845                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163712.488238                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 148574.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148574.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149739.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163831.898521                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157598.151515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 162532.569253                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151953.371429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165037.025683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153761.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163855.500591                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153926.029412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163329.055898                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153001.897436                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163195.084194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149739.605263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165093.332115                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152659.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164207.731845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163711.714716                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149739.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163831.898521                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157598.151515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 162532.569253                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151953.371429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165037.025683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153761.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163855.500591                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153926.029412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163329.055898                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153001.897436                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163195.084194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149739.605263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165093.332115                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152659.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164207.731845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163711.714716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                36079                       # number of writebacks
system.l2.writebacks::total                     36079                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20891                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15039                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7865                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        14920                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        23909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        10121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           117414                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        14920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        23909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        10121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            117420                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        14920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        23909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        10121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           117420                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3476993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2205834535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3280378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1568046360                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3276961                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    839954741                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3917847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1072007517                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3255291                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1567446370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3696946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2509668462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3477297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1519453700                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3774855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1072522041                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12383090294                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       542382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       542382                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3476993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2205834535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3280378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1568046360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3276961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    839954741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3917847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1072007517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3255291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1567446370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3696946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2509668462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3477297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1519996082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3774855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1072522041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12383632676                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3476993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2205834535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3280378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1568046360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3276961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    839954741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3917847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1072007517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3255291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1567446370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3696946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2509668462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3477297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1519996082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3774855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1072522041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12383632676                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.287043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.270418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.268157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.294794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.251819                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.243856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.265808                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005698                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.286504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.270044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.212527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.243627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.267796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.294511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.251205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.242937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.286504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.270044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.212527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.243627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.267796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.294511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.251205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.242937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265189                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91499.815789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105587.790675                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99405.393939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104265.334131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93627.457143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106796.534139                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95557.243902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105616.504138                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95743.852941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105056.727212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94793.487179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104967.521101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91507.815789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106845.770340                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94371.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105969.967493                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105465.194048                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        90397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        90397                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91499.815789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105587.790675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99405.393939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104265.334131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93627.457143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106796.534139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95557.243902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105616.504138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95743.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105056.727212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94793.487179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104967.521101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91507.815789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106838.833345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94371.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105969.967493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105464.424084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91499.815789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105587.790675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99405.393939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104265.334131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93627.457143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106796.534139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95557.243902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105616.504138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95743.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105056.727212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94793.487179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104967.521101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91507.815789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106838.833345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94371.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105969.967493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105464.424084                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.869272                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012380671                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913763.083176                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.869272                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060688                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.845944                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12372622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12372622                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12372622                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12372622                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12372622                       # number of overall hits
system.cpu0.icache.overall_hits::total       12372622                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7431931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7431931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7431931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7431931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7431931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7431931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12372670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12372670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12372670                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12372670                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12372670                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12372670                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154831.895833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154831.895833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154831.895833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154831.895833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154831.895833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154831.895833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6143227                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6143227                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6143227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6143227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6143227                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6143227                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157518.641026                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157518.641026                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157518.641026                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157518.641026                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157518.641026                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157518.641026                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72917                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180702115                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73173                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2469.519017                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.197911                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.802089                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914836                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085164                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8579531                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8579531                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108668                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108668                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19827                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19827                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15688199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15688199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15688199                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15688199                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184276                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          833                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          833                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185109                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185109                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185109                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185109                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20516683755                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20516683755                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     71161909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     71161909                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20587845664                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20587845664                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20587845664                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20587845664                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8763807                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8763807                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15873308                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15873308                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15873308                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15873308                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021027                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021027                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011662                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011662                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011662                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011662                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111336.710993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111336.710993                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85428.462185                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85428.462185                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111220.122544                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111220.122544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111220.122544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111220.122544                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13158                       # number of writebacks
system.cpu0.dcache.writebacks::total            13158                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       111496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       111496                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          696                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          696                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112192                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112192                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72780                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72780                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72917                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7059470246                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7059470246                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9104959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9104959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7068575205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7068575205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7068575205                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7068575205                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004594                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004594                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96997.392773                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96997.392773                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66459.554745                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66459.554745                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96940.016800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96940.016800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96940.016800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96940.016800                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               557.389158                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926212143                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1651002.037433                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.253239                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.135919                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051688                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841564                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.893252                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12393596                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12393596                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12393596                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12393596                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12393596                       # number of overall hits
system.cpu1.icache.overall_hits::total       12393596                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6937550                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6937550                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6937550                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6937550                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6937550                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6937550                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12393639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12393639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12393639                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12393639                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12393639                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12393639                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161338.372093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161338.372093                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161338.372093                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161338.372093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161338.372093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161338.372093                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5622237                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5622237                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5622237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5622237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5622237                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5622237                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165359.911765                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165359.911765                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165359.911765                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165359.911765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165359.911765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165359.911765                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55691                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               223851293                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55947                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4001.131303                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.413207                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.586793                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786770                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213230                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18231893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18231893                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3500523                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3500523                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8276                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8214                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21732416                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21732416                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21732416                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21732416                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188945                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          382                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          382                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189327                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20068112391                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20068112391                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     33204057                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     33204057                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20101316448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20101316448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20101316448                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20101316448                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18420838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18420838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3500905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3500905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21921743                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21921743                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21921743                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21921743                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010257                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000109                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000109                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008636                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008636                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008636                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008636                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106211.396920                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106211.396920                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86921.615183                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86921.615183                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106172.476446                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106172.476446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106172.476446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106172.476446                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7234                       # number of writebacks
system.cpu1.dcache.writebacks::total             7234                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133331                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133331                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       133636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       133636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       133636                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       133636                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55614                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55614                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           77                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55691                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55691                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55691                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55691                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5273659571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5273659571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5049972                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5049972                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5278709543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5278709543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5278709543                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5278709543                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94826.115205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94826.115205                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65584.051948                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65584.051948                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94785.684276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94785.684276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94785.684276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94785.684276                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.200412                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009857206                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2052555.296748                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.200412                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058013                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787180                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12494686                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12494686                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12494686                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12494686                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12494686                       # number of overall hits
system.cpu2.icache.overall_hits::total       12494686                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7147182                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7147182                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7147182                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7147182                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7147182                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7147182                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12494733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12494733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12494733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12494733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12494733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12494733                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152067.702128                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152067.702128                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152067.702128                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152067.702128                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152067.702128                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152067.702128                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5740146                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5740146                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5740146                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5740146                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5740146                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5740146                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155139.081081                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155139.081081                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155139.081081                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155139.081081                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155139.081081                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155139.081081                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37007                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163777007                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37263                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4395.164292                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.157466                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.842534                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910771                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089229                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9969370                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9969370                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7407044                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7407044                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19242                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19242                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18015                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18015                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17376414                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17376414                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17376414                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17376414                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94940                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94940                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2138                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2138                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        97078                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         97078                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        97078                       # number of overall misses
system.cpu2.dcache.overall_misses::total        97078                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9386023527                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9386023527                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    139497859                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    139497859                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9525521386                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9525521386                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9525521386                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9525521386                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10064310                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10064310                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7409182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7409182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17473492                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17473492                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17473492                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17473492                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009433                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009433                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000289                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005556                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005556                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005556                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005556                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98862.687245                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98862.687245                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65246.893826                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65246.893826                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98122.348895                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98122.348895                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98122.348895                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98122.348895                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        70649                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 14129.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8157                       # number of writebacks
system.cpu2.dcache.writebacks::total             8157                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58145                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58145                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1926                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1926                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        60071                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        60071                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        60071                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        60071                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36795                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36795                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          212                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          212                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37007                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37007                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37007                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37007                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3276529221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3276529221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15645076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15645076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3292174297                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3292174297                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3292174297                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3292174297                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89048.219079                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89048.219079                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73797.528302                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73797.528302                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88960.853271                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88960.853271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88960.853271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88960.853271                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.670263                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1006672377                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943382.967181                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.670263                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827997                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12409275                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12409275                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12409275                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12409275                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12409275                       # number of overall hits
system.cpu3.icache.overall_hits::total       12409275                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8095799                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8095799                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8095799                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8095799                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8095799                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8095799                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12409327                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12409327                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12409327                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12409327                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12409327                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12409327                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155688.442308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155688.442308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155688.442308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155688.442308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155688.442308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155688.442308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6889043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6889043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6889043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6889043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6889043                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6889043                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 160210.302326                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 160210.302326                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 160210.302326                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 160210.302326                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 160210.302326                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 160210.302326                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 41662                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165985512                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 41918                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3959.766974                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.521853                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.478147                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912195                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087805                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8539017                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8539017                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7187410                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7187410                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18895                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18895                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17307                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17307                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15726427                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15726427                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15726427                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15726427                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133390                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133390                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          913                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          913                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       134303                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        134303                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       134303                       # number of overall misses
system.cpu3.dcache.overall_misses::total       134303                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15193409999                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15193409999                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     78373209                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     78373209                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15271783208                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15271783208                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15271783208                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15271783208                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8672407                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8672407                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7188323                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7188323                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17307                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17307                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15860730                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15860730                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15860730                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15860730                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015381                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015381                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008468                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008468                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113902.166572                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113902.166572                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85841.411829                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85841.411829                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113711.407846                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113711.407846                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113711.407846                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113711.407846                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8827                       # number of writebacks
system.cpu3.dcache.writebacks::total             8827                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        91883                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        91883                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          758                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          758                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        92641                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        92641                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        92641                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        92641                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        41507                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        41507                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          155                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        41662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        41662                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        41662                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3828513606                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3828513606                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10189219                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10189219                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3838702825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3838702825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3838702825                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3838702825                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002627                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002627                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92237.781724                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92237.781724                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65736.896774                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65736.896774                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92139.187389                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92139.187389                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92139.187389                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92139.187389                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.245971                       # Cycle average of tags in use
system.cpu4.icache.total_refs               926211682                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1648063.491103                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.110116                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.135855                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054664                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841564                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.896228                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12393135                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12393135                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12393135                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12393135                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12393135                       # number of overall hits
system.cpu4.icache.overall_hits::total       12393135                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7289213                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7289213                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7289213                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7289213                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7289213                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7289213                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12393182                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12393182                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12393182                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12393182                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12393182                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12393182                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 155089.638298                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 155089.638298                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 155089.638298                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 155089.638298                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 155089.638298                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 155089.638298                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5727813                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5727813                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5727813                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5727813                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5727813                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5727813                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163651.800000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163651.800000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163651.800000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163651.800000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163651.800000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163651.800000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55714                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               223854003                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 55970                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3999.535519                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   201.438740                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    54.561260                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.786870                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.213130                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18232771                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18232771                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3502346                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3502346                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8278                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8278                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8221                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8221                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     21735117                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21735117                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     21735117                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21735117                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       188996                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       188996                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          366                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       189362                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        189362                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       189362                       # number of overall misses
system.cpu4.dcache.overall_misses::total       189362                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  20070465723                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20070465723                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     31588525                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     31588525                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  20102054248                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  20102054248                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  20102054248                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  20102054248                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18421767                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18421767                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3502712                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3502712                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8221                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8221                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21924479                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21924479                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21924479                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21924479                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010259                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010259                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000104                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008637                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008637                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008637                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008637                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106195.187851                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106195.187851                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86307.445355                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86307.445355                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 106156.748704                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 106156.748704                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 106156.748704                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 106156.748704                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7317                       # number of writebacks
system.cpu4.dcache.writebacks::total             7317                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       133357                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       133357                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          291                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       133648                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       133648                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       133648                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       133648                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55639                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55639                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55714                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55714                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55714                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55714                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5274762784                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5274762784                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4902033                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4902033                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5279664817                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5279664817                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5279664817                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5279664817                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94803.335502                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94803.335502                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65360.440000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65360.440000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94763.700632                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94763.700632                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94763.700632                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94763.700632                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               579.415261                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1037031999                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1778785.590051                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.373352                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.041909                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061496                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867054                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.928550                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12090673                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12090673                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12090673                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12090673                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12090673                       # number of overall hits
system.cpu5.icache.overall_hits::total       12090673                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8176139                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8176139                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8176139                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8176139                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8176139                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8176139                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12090724                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12090724                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12090724                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12090724                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12090724                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12090724                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160316.450980                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160316.450980                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160316.450980                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160316.450980                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160316.450980                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160316.450980                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6569921                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6569921                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6569921                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6569921                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6569921                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6569921                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164248.025000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164248.025000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164248.025000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164248.025000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164248.025000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164248.025000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 81182                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               448694241                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 81438                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5509.642194                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.906874                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.093126                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437136                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562864                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31753030                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31753030                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     17386188                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17386188                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8492                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8492                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8482                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8482                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     49139218                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        49139218                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     49139218                       # number of overall hits
system.cpu5.dcache.overall_hits::total       49139218                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       284331                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       284331                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          258                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          258                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       284589                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        284589                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       284589                       # number of overall misses
system.cpu5.dcache.overall_misses::total       284589                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  31281653880                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  31281653880                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     22852863                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     22852863                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  31304506743                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  31304506743                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  31304506743                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  31304506743                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     32037361                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32037361                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     17386446                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     17386446                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     49423807                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     49423807                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     49423807                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     49423807                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008875                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008875                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005758                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005758                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005758                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005758                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110018.442871                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110018.442871                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 88576.988372                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88576.988372                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109999.004680                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109999.004680                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109999.004680                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109999.004680                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21416                       # number of writebacks
system.cpu5.dcache.writebacks::total            21416                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       203227                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       203227                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          180                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          180                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       203407                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       203407                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       203407                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       203407                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        81104                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        81104                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        81182                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        81182                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        81182                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        81182                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8080063524                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8080063524                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5584991                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5584991                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8085648515                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8085648515                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8085648515                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8085648515                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001643                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001643                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99625.955859                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99625.955859                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 71602.448718                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 71602.448718                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99599.030758                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99599.030758                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99599.030758                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99599.030758                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.320213                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1007795048                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1934347.500960                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.320213                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059808                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832244                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12232602                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12232602                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12232602                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12232602                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12232602                       # number of overall hits
system.cpu6.icache.overall_hits::total       12232602                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7389581                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7389581                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7389581                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7389581                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7389581                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7389581                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12232650                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12232650                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12232650                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12232650                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12232650                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12232650                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153949.604167                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153949.604167                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153949.604167                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153949.604167                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153949.604167                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153949.604167                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6098177                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6098177                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6098177                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6098177                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6098177                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6098177                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156363.512821                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156363.512821                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156363.512821                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156363.512821                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156363.512821                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156363.512821                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56635                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172071545                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56891                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3024.582887                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.870839                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.129161                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913558                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086442                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8635036                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8635036                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7306784                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7306784                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18078                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18078                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16813                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16813                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15941820                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15941820                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15941820                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15941820                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       193939                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       193939                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3864                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3864                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       197803                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        197803                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       197803                       # number of overall misses
system.cpu6.dcache.overall_misses::total       197803                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23272549424                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23272549424                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    474034136                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    474034136                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23746583560                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23746583560                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23746583560                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23746583560                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8828975                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8828975                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7310648                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7310648                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16813                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16813                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16139623                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16139623                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16139623                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16139623                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021966                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021966                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000529                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000529                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012256                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012256                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012256                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012256                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 119999.326716                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 119999.326716                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 122679.641822                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 122679.641822                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 120051.685566                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 120051.685566                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 120051.685566                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 120051.685566                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22433                       # number of writebacks
system.cpu6.dcache.writebacks::total            22433                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       137466                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       137466                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3702                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3702                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       141168                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       141168                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       141168                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       141168                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        56473                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        56473                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          162                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56635                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56635                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56635                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56635                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5287110423                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5287110423                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11147378                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11147378                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5298257801                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5298257801                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5298257801                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5298257801                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003509                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003509                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003509                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003509                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93621.915305                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93621.915305                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68810.975309                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68810.975309                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 93550.945546                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 93550.945546                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 93550.945546                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 93550.945546                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               515.866244                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1006671893                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1947140.992263                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.866244                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.065491                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.826709                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12408791                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12408791                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12408791                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12408791                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12408791                       # number of overall hits
system.cpu7.icache.overall_hits::total       12408791                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8078255                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8078255                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8078255                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8078255                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8078255                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8078255                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12408842                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12408842                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12408842                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12408842                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12408842                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12408842                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 158397.156863                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 158397.156863                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 158397.156863                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 158397.156863                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 158397.156863                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 158397.156863                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6693608                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6693608                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6693608                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6693608                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6693608                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6693608                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159371.619048                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159371.619048                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159371.619048                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159371.619048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159371.619048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159371.619048                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 41661                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               165986141                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41917                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3959.876446                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.522336                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.477664                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912197                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087803                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8539621                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8539621                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7187564                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7187564                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18767                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18767                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17306                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17306                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15727185                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15727185                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15727185                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15727185                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       133271                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       133271                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          925                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          925                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       134196                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        134196                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       134196                       # number of overall misses
system.cpu7.dcache.overall_misses::total       134196                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  15172877813                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  15172877813                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     79424555                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     79424555                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  15252302368                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15252302368                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  15252302368                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15252302368                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8672892                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8672892                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7188489                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7188489                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17306                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17306                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15861381                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15861381                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15861381                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15861381                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015366                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015366                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113849.808383                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113849.808383                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85864.383784                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85864.383784                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113656.907568                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113656.907568                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113656.907568                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113656.907568                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8827                       # number of writebacks
system.cpu7.dcache.writebacks::total             8827                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        91767                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        91767                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          768                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          768                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        92535                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        92535                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        92535                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        92535                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        41504                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        41504                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          157                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41661                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41661                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        41661                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        41661                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3828397977                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3828397977                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10372108                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10372108                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3838770085                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3838770085                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3838770085                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3838770085                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92241.662900                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 92241.662900                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66064.382166                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66064.382166                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92143.013490                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92143.013490                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92143.013490                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92143.013490                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
