#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  5 15:51:55 2023
# Process ID: 14820
# Current directory: C:/Users/hejsh/Desktop/singleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21304 C:\Users\hejsh\Desktop\singleCPU\singleCPU.xpr
# Log file: C:/Users/hejsh/Desktop/singleCPU/vivado.log
# Journal file: C:/Users/hejsh/Desktop/singleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hejsh/Desktop/singleCPU/singleCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 714.398 ; gain = 102.082
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Wed Apr  5 16:37:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/synth_1/runme.log
[Wed Apr  5 16:37:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {32}] [get_ips dCache]
generate_target all [get_files  C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dCache'...
catch { config_ip_cache -export [get_ips -all dCache] }
export_ip_user_files -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci] -no_script -sync -force -quiet
reset_run dCache_synth_1
launch_runs -jobs 8 dCache_synth_1
[Wed Apr  5 17:29:34 2023] Launched dCache_synth_1...
Run output will be captured here: C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/dCache_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci] -directory C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files -ipstatic_source_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/questa} {riviera=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/BRAM.v w ]
add_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/BRAM.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {32}] [get_ips iCache]
generate_target all [get_files  C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'iCache'...
catch { config_ip_cache -export [get_ips -all iCache] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP iCache, cache-ID = ffb1eeb99dd0d4de; cache size = 0.266 MB.
catch { [ delete_ip_run [get_ips -all iCache] ] }
INFO: [Project 1-386] Moving file 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci' from fileset 'iCache' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci'
export_simulation -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci] -directory C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files -ipstatic_source_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/questa} {riviera=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/BRAM_tb.v w ]
add_files -fileset sim_1 C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/BRAM_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addra' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:205]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  5 17:39:09 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1377.809 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.coe' provided. It will be converted relative to IP Instance files '../../../../singleCPU.srcs/sources_1/ip/iCache/iCache.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.coe}] [get_ips iCache]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.coe' provided. It will be converted relative to IP Instance files 'iCache.coe'
generate_target all [get_files  C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'iCache'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'iCache'...
catch { config_ip_cache -export [get_ips -all iCache] }
export_ip_user_files -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci]
launch_runs -jobs 8 iCache_synth_1
[Wed Apr  5 17:42:21 2023] Launched iCache_synth_1...
Run output will be captured here: C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/iCache_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.xci] -directory C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files -ipstatic_source_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/questa} {riviera=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.coe' provided. It will be converted relative to IP Instance files '../../../../singleCPU.srcs/sources_1/ip/dCache/dCache.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.coe}] [get_ips dCache]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.coe' provided. It will be converted relative to IP Instance files 'dCache.coe'
generate_target all [get_files  C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dCache'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dCache'...
catch { config_ip_cache -export [get_ips -all dCache] }
export_ip_user_files -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci] -no_script -sync -force -quiet
reset_run dCache_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/dCache_synth_1

launch_runs -jobs 8 dCache_synth_1
[Wed Apr  5 17:42:46 2023] Launched dCache_synth_1...
Run output will be captured here: C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/dCache_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.xci] -directory C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files -ipstatic_source_dir C:/Users/hejsh/Desktop/singleCPU/singleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/questa} {riviera=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/hejsh/Desktop/singleCPU/singleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1377.809 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Apr  5 17:47:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addra' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:205]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1377.809 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Wed Apr  5 17:51:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/hejsh/Desktop/singleCPU/singleCPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addra' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:205]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1377.809 ; gain = 0.000
create_fileset -simset sim_2
export_ip_user_files -of_objects  [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/BRAM_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/BRAM_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_2]
file mkdir C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_2/new
close [ open C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_2/new/tb_BRAM.v w ]
add_files -fileset sim_2 C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_2/new/tb_BRAM.v
update_compile_order -fileset sim_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/dCache.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim/iCache.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addra' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:205]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'addrb' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hejsh/Desktop/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1377.809 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v] -no_script -reset -force -quiet
remove_files  C:/Users/hejsh/Desktop/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_2
update_compile_order -fileset sources_1
update_compile_order -fileset sim_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 23:08:48 2023...
