INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/LogicModule/And32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/Decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/AdderModule/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/ShifterModule/LShifter32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LShifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/LogicModule/Not32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Not32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/LogicModule/Or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/ShifterModule/RShifter32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RShifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/TruncatedModule/Truncated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncated
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32/LogicModule/Xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Sim/ALU32/ALU32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32_TB
