# CPU_RTL_Design
HDL implementation of 16-bit cpu with memory subsystem and parameterizable datapath, the project is done with Vivado software.
The vivado project folder is included in zip file and the comprehensive documentation is also available
