<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/events/intel/core.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/events/intel</a> - core.c<span style="font-size: 80%;"> (source / <a href="core.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">227</td>
            <td class="headerCovTableEntry">1528</td>
            <td class="headerCovTableEntryLo">14.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntry">119</td>
            <td class="headerCovTableEntryLo">16.8 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0-only</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Per core/cpu state</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Used to coordinate shared registers between HT threads or</a>
<a name="6"><span class="lineNum">       6 </span>            :  * among events on a single PMU.</a>
<a name="7"><span class="lineNum">       7 </span>            :  */</a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            : #define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</a>
<a name="10"><span class="lineNum">      10 </span>            : </a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;linux/stddef.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;linux/types.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;linux/nmi.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;asm/cpufeature.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;asm/hardirq.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;asm/intel-family.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;asm/intel_pt.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;asm/apic.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;asm/cpu_device_id.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;../perf_event.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : /*</a>
<a name="28"><span class="lineNum">      28 </span>            :  * Intel PerfMon, used on Core and later.</a>
<a name="29"><span class="lineNum">      29 </span>            :  */</a>
<a name="30"><span class="lineNum">      30 </span>            : static u64 intel_perfmon_event_map[PERF_COUNT_HW_MAX] __read_mostly =</a>
<a name="31"><span class="lineNum">      31 </span>            : {</a>
<a name="32"><span class="lineNum">      32 </span>            :         [PERF_COUNT_HW_CPU_CYCLES]              = 0x003c,</a>
<a name="33"><span class="lineNum">      33 </span>            :         [PERF_COUNT_HW_INSTRUCTIONS]            = 0x00c0,</a>
<a name="34"><span class="lineNum">      34 </span>            :         [PERF_COUNT_HW_CACHE_REFERENCES]        = 0x4f2e,</a>
<a name="35"><span class="lineNum">      35 </span>            :         [PERF_COUNT_HW_CACHE_MISSES]            = 0x412e,</a>
<a name="36"><span class="lineNum">      36 </span>            :         [PERF_COUNT_HW_BRANCH_INSTRUCTIONS]     = 0x00c4,</a>
<a name="37"><span class="lineNum">      37 </span>            :         [PERF_COUNT_HW_BRANCH_MISSES]           = 0x00c5,</a>
<a name="38"><span class="lineNum">      38 </span>            :         [PERF_COUNT_HW_BUS_CYCLES]              = 0x013c,</a>
<a name="39"><span class="lineNum">      39 </span>            :         [PERF_COUNT_HW_REF_CPU_CYCLES]          = 0x0300, /* pseudo-encoding */</a>
<a name="40"><span class="lineNum">      40 </span>            : };</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : static struct event_constraint intel_core_event_constraints[] __read_mostly =</a>
<a name="43"><span class="lineNum">      43 </span>            : {</a>
<a name="44"><span class="lineNum">      44 </span>            :         INTEL_EVENT_CONSTRAINT(0x11, 0x2), /* FP_ASSIST */</a>
<a name="45"><span class="lineNum">      45 </span>            :         INTEL_EVENT_CONSTRAINT(0x12, 0x2), /* MUL */</a>
<a name="46"><span class="lineNum">      46 </span>            :         INTEL_EVENT_CONSTRAINT(0x13, 0x2), /* DIV */</a>
<a name="47"><span class="lineNum">      47 </span>            :         INTEL_EVENT_CONSTRAINT(0x14, 0x1), /* CYCLES_DIV_BUSY */</a>
<a name="48"><span class="lineNum">      48 </span>            :         INTEL_EVENT_CONSTRAINT(0x19, 0x2), /* DELAYED_BYPASS */</a>
<a name="49"><span class="lineNum">      49 </span>            :         INTEL_EVENT_CONSTRAINT(0xc1, 0x1), /* FP_COMP_INSTR_RET */</a>
<a name="50"><span class="lineNum">      50 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="51"><span class="lineNum">      51 </span>            : };</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : static struct event_constraint intel_core2_event_constraints[] __read_mostly =</a>
<a name="54"><span class="lineNum">      54 </span>            : {</a>
<a name="55"><span class="lineNum">      55 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="56"><span class="lineNum">      56 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="57"><span class="lineNum">      57 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */</a>
<a name="58"><span class="lineNum">      58 </span>            :         INTEL_EVENT_CONSTRAINT(0x10, 0x1), /* FP_COMP_OPS_EXE */</a>
<a name="59"><span class="lineNum">      59 </span>            :         INTEL_EVENT_CONSTRAINT(0x11, 0x2), /* FP_ASSIST */</a>
<a name="60"><span class="lineNum">      60 </span>            :         INTEL_EVENT_CONSTRAINT(0x12, 0x2), /* MUL */</a>
<a name="61"><span class="lineNum">      61 </span>            :         INTEL_EVENT_CONSTRAINT(0x13, 0x2), /* DIV */</a>
<a name="62"><span class="lineNum">      62 </span>            :         INTEL_EVENT_CONSTRAINT(0x14, 0x1), /* CYCLES_DIV_BUSY */</a>
<a name="63"><span class="lineNum">      63 </span>            :         INTEL_EVENT_CONSTRAINT(0x18, 0x1), /* IDLE_DURING_DIV */</a>
<a name="64"><span class="lineNum">      64 </span>            :         INTEL_EVENT_CONSTRAINT(0x19, 0x2), /* DELAYED_BYPASS */</a>
<a name="65"><span class="lineNum">      65 </span>            :         INTEL_EVENT_CONSTRAINT(0xa1, 0x1), /* RS_UOPS_DISPATCH_CYCLES */</a>
<a name="66"><span class="lineNum">      66 </span>            :         INTEL_EVENT_CONSTRAINT(0xc9, 0x1), /* ITLB_MISS_RETIRED (T30-9) */</a>
<a name="67"><span class="lineNum">      67 </span>            :         INTEL_EVENT_CONSTRAINT(0xcb, 0x1), /* MEM_LOAD_RETIRED */</a>
<a name="68"><span class="lineNum">      68 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="69"><span class="lineNum">      69 </span>            : };</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            : static struct event_constraint intel_nehalem_event_constraints[] __read_mostly =</a>
<a name="72"><span class="lineNum">      72 </span>            : {</a>
<a name="73"><span class="lineNum">      73 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="74"><span class="lineNum">      74 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="75"><span class="lineNum">      75 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */</a>
<a name="76"><span class="lineNum">      76 </span>            :         INTEL_EVENT_CONSTRAINT(0x40, 0x3), /* L1D_CACHE_LD */</a>
<a name="77"><span class="lineNum">      77 </span>            :         INTEL_EVENT_CONSTRAINT(0x41, 0x3), /* L1D_CACHE_ST */</a>
<a name="78"><span class="lineNum">      78 </span>            :         INTEL_EVENT_CONSTRAINT(0x42, 0x3), /* L1D_CACHE_LOCK */</a>
<a name="79"><span class="lineNum">      79 </span>            :         INTEL_EVENT_CONSTRAINT(0x43, 0x3), /* L1D_ALL_REF */</a>
<a name="80"><span class="lineNum">      80 </span>            :         INTEL_EVENT_CONSTRAINT(0x48, 0x3), /* L1D_PEND_MISS */</a>
<a name="81"><span class="lineNum">      81 </span>            :         INTEL_EVENT_CONSTRAINT(0x4e, 0x3), /* L1D_PREFETCH */</a>
<a name="82"><span class="lineNum">      82 </span>            :         INTEL_EVENT_CONSTRAINT(0x51, 0x3), /* L1D */</a>
<a name="83"><span class="lineNum">      83 </span>            :         INTEL_EVENT_CONSTRAINT(0x63, 0x3), /* CACHE_LOCK_CYCLES */</a>
<a name="84"><span class="lineNum">      84 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="85"><span class="lineNum">      85 </span>            : };</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            : static struct extra_reg intel_nehalem_extra_regs[] __read_mostly =</a>
<a name="88"><span class="lineNum">      88 </span>            : {</a>
<a name="89"><span class="lineNum">      89 </span>            :         /* must define OFFCORE_RSP_X first, see intel_fixup_er() */</a>
<a name="90"><span class="lineNum">      90 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0xffff, RSP_0),</a>
<a name="91"><span class="lineNum">      91 </span>            :         INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x100b),</a>
<a name="92"><span class="lineNum">      92 </span>            :         EVENT_EXTRA_END</a>
<a name="93"><span class="lineNum">      93 </span>            : };</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            : static struct event_constraint intel_westmere_event_constraints[] __read_mostly =</a>
<a name="96"><span class="lineNum">      96 </span>            : {</a>
<a name="97"><span class="lineNum">      97 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="98"><span class="lineNum">      98 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="99"><span class="lineNum">      99 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */</a>
<a name="100"><span class="lineNum">     100 </span>            :         INTEL_EVENT_CONSTRAINT(0x51, 0x3), /* L1D */</a>
<a name="101"><span class="lineNum">     101 </span>            :         INTEL_EVENT_CONSTRAINT(0x60, 0x1), /* OFFCORE_REQUESTS_OUTSTANDING */</a>
<a name="102"><span class="lineNum">     102 </span>            :         INTEL_EVENT_CONSTRAINT(0x63, 0x3), /* CACHE_LOCK_CYCLES */</a>
<a name="103"><span class="lineNum">     103 </span>            :         INTEL_EVENT_CONSTRAINT(0xb3, 0x1), /* SNOOPQ_REQUEST_OUTSTANDING */</a>
<a name="104"><span class="lineNum">     104 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="105"><span class="lineNum">     105 </span>            : };</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            : static struct event_constraint intel_snb_event_constraints[] __read_mostly =</a>
<a name="108"><span class="lineNum">     108 </span>            : {</a>
<a name="109"><span class="lineNum">     109 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="110"><span class="lineNum">     110 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="111"><span class="lineNum">     111 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */</a>
<a name="112"><span class="lineNum">     112 </span>            :         INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_NO_DISPATCH */</a>
<a name="113"><span class="lineNum">     113 </span>            :         INTEL_UEVENT_CONSTRAINT(0x05a3, 0xf), /* CYCLE_ACTIVITY.STALLS_L2_PENDING */</a>
<a name="114"><span class="lineNum">     114 </span>            :         INTEL_UEVENT_CONSTRAINT(0x02a3, 0x4), /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</a>
<a name="115"><span class="lineNum">     115 </span>            :         INTEL_UEVENT_CONSTRAINT(0x06a3, 0x4), /* CYCLE_ACTIVITY.STALLS_L1D_PENDING */</a>
<a name="116"><span class="lineNum">     116 </span>            :         INTEL_EVENT_CONSTRAINT(0x48, 0x4), /* L1D_PEND_MISS.PENDING */</a>
<a name="117"><span class="lineNum">     117 </span>            :         INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PREC_DIST */</a>
<a name="118"><span class="lineNum">     118 </span>            :         INTEL_EVENT_CONSTRAINT(0xcd, 0x8), /* MEM_TRANS_RETIRED.LOAD_LATENCY */</a>
<a name="119"><span class="lineNum">     119 </span>            :         INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_NO_DISPATCH */</a>
<a name="120"><span class="lineNum">     120 </span>            :         INTEL_UEVENT_CONSTRAINT(0x02a3, 0x4), /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            :         /*</a>
<a name="123"><span class="lineNum">     123 </span>            :          * When HT is off these events can only run on the bottom 4 counters</a>
<a name="124"><span class="lineNum">     124 </span>            :          * When HT is on, they are impacted by the HT bug and require EXCL access</a>
<a name="125"><span class="lineNum">     125 </span>            :          */</a>
<a name="126"><span class="lineNum">     126 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd0, 0xf), /* MEM_UOPS_RETIRED.* */</a>
<a name="127"><span class="lineNum">     127 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */</a>
<a name="128"><span class="lineNum">     128 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */</a>
<a name="129"><span class="lineNum">     129 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="132"><span class="lineNum">     132 </span>            : };</a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            : static struct event_constraint intel_ivb_event_constraints[] __read_mostly =</a>
<a name="135"><span class="lineNum">     135 </span>            : {</a>
<a name="136"><span class="lineNum">     136 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="137"><span class="lineNum">     137 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="138"><span class="lineNum">     138 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */</a>
<a name="139"><span class="lineNum">     139 </span>            :         INTEL_UEVENT_CONSTRAINT(0x0148, 0x4), /* L1D_PEND_MISS.PENDING */</a>
<a name="140"><span class="lineNum">     140 </span>            :         INTEL_UEVENT_CONSTRAINT(0x0279, 0xf), /* IDQ.EMTPY */</a>
<a name="141"><span class="lineNum">     141 </span>            :         INTEL_UEVENT_CONSTRAINT(0x019c, 0xf), /* IDQ_UOPS_NOT_DELIVERED.CORE */</a>
<a name="142"><span class="lineNum">     142 </span>            :         INTEL_UEVENT_CONSTRAINT(0x02a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_LDM_PENDING */</a>
<a name="143"><span class="lineNum">     143 </span>            :         INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_NO_EXECUTE */</a>
<a name="144"><span class="lineNum">     144 </span>            :         INTEL_UEVENT_CONSTRAINT(0x05a3, 0xf), /* CYCLE_ACTIVITY.STALLS_L2_PENDING */</a>
<a name="145"><span class="lineNum">     145 </span>            :         INTEL_UEVENT_CONSTRAINT(0x06a3, 0xf), /* CYCLE_ACTIVITY.STALLS_LDM_PENDING */</a>
<a name="146"><span class="lineNum">     146 </span>            :         INTEL_UEVENT_CONSTRAINT(0x08a3, 0x4), /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</a>
<a name="147"><span class="lineNum">     147 </span>            :         INTEL_UEVENT_CONSTRAINT(0x0ca3, 0x4), /* CYCLE_ACTIVITY.STALLS_L1D_PENDING */</a>
<a name="148"><span class="lineNum">     148 </span>            :         INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PREC_DIST */</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :         /*</a>
<a name="151"><span class="lineNum">     151 </span>            :          * When HT is off these events can only run on the bottom 4 counters</a>
<a name="152"><span class="lineNum">     152 </span>            :          * When HT is on, they are impacted by the HT bug and require EXCL access</a>
<a name="153"><span class="lineNum">     153 </span>            :          */</a>
<a name="154"><span class="lineNum">     154 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd0, 0xf), /* MEM_UOPS_RETIRED.* */</a>
<a name="155"><span class="lineNum">     155 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */</a>
<a name="156"><span class="lineNum">     156 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */</a>
<a name="157"><span class="lineNum">     157 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="160"><span class="lineNum">     160 </span>            : };</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            : static struct extra_reg intel_westmere_extra_regs[] __read_mostly =</a>
<a name="163"><span class="lineNum">     163 </span>            : {</a>
<a name="164"><span class="lineNum">     164 </span>            :         /* must define OFFCORE_RSP_X first, see intel_fixup_er() */</a>
<a name="165"><span class="lineNum">     165 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0xffff, RSP_0),</a>
<a name="166"><span class="lineNum">     166 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0xffff, RSP_1),</a>
<a name="167"><span class="lineNum">     167 </span>            :         INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x100b),</a>
<a name="168"><span class="lineNum">     168 </span>            :         EVENT_EXTRA_END</a>
<a name="169"><span class="lineNum">     169 </span>            : };</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            : static struct event_constraint intel_v1_event_constraints[] __read_mostly =</a>
<a name="172"><span class="lineNum">     172 </span>            : {</a>
<a name="173"><span class="lineNum">     173 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="174"><span class="lineNum">     174 </span>            : };</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            : static struct event_constraint intel_gen_event_constraints[] __read_mostly =</a>
<a name="177"><span class="lineNum">     177 </span>            : {</a>
<a name="178"><span class="lineNum">     178 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="179"><span class="lineNum">     179 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="180"><span class="lineNum">     180 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */</a>
<a name="181"><span class="lineNum">     181 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="182"><span class="lineNum">     182 </span>            : };</a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span>            : static struct event_constraint intel_slm_event_constraints[] __read_mostly =</a>
<a name="185"><span class="lineNum">     185 </span>            : {</a>
<a name="186"><span class="lineNum">     186 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="187"><span class="lineNum">     187 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="188"><span class="lineNum">     188 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* pseudo CPU_CLK_UNHALTED.REF */</a>
<a name="189"><span class="lineNum">     189 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="190"><span class="lineNum">     190 </span>            : };</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            : static struct event_constraint intel_skl_event_constraints[] = {</a>
<a name="193"><span class="lineNum">     193 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0),      /* INST_RETIRED.ANY */</a>
<a name="194"><span class="lineNum">     194 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1),      /* CPU_CLK_UNHALTED.CORE */</a>
<a name="195"><span class="lineNum">     195 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2),      /* CPU_CLK_UNHALTED.REF */</a>
<a name="196"><span class="lineNum">     196 </span>            :         INTEL_UEVENT_CONSTRAINT(0x1c0, 0x2),    /* INST_RETIRED.PREC_DIST */</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span>            :         /*</a>
<a name="199"><span class="lineNum">     199 </span>            :          * when HT is off, these can only run on the bottom 4 counters</a>
<a name="200"><span class="lineNum">     200 </span>            :          */</a>
<a name="201"><span class="lineNum">     201 </span>            :         INTEL_EVENT_CONSTRAINT(0xd0, 0xf),      /* MEM_INST_RETIRED.* */</a>
<a name="202"><span class="lineNum">     202 </span>            :         INTEL_EVENT_CONSTRAINT(0xd1, 0xf),      /* MEM_LOAD_RETIRED.* */</a>
<a name="203"><span class="lineNum">     203 </span>            :         INTEL_EVENT_CONSTRAINT(0xd2, 0xf),      /* MEM_LOAD_L3_HIT_RETIRED.* */</a>
<a name="204"><span class="lineNum">     204 </span>            :         INTEL_EVENT_CONSTRAINT(0xcd, 0xf),      /* MEM_TRANS_RETIRED.* */</a>
<a name="205"><span class="lineNum">     205 </span>            :         INTEL_EVENT_CONSTRAINT(0xc6, 0xf),      /* FRONTEND_RETIRED.* */</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="208"><span class="lineNum">     208 </span>            : };</a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            : static struct extra_reg intel_knl_extra_regs[] __read_mostly = {</a>
<a name="211"><span class="lineNum">     211 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x799ffbb6e7ull, RSP_0),</a>
<a name="212"><span class="lineNum">     212 </span>            :         INTEL_UEVENT_EXTRA_REG(0x02b7, MSR_OFFCORE_RSP_1, 0x399ffbffe7ull, RSP_1),</a>
<a name="213"><span class="lineNum">     213 </span>            :         EVENT_EXTRA_END</a>
<a name="214"><span class="lineNum">     214 </span>            : };</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            : static struct extra_reg intel_snb_extra_regs[] __read_mostly = {</a>
<a name="217"><span class="lineNum">     217 </span>            :         /* must define OFFCORE_RSP_X first, see intel_fixup_er() */</a>
<a name="218"><span class="lineNum">     218 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x3f807f8fffull, RSP_0),</a>
<a name="219"><span class="lineNum">     219 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0x3f807f8fffull, RSP_1),</a>
<a name="220"><span class="lineNum">     220 </span>            :         INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x01cd),</a>
<a name="221"><span class="lineNum">     221 </span>            :         EVENT_EXTRA_END</a>
<a name="222"><span class="lineNum">     222 </span>            : };</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            : static struct extra_reg intel_snbep_extra_regs[] __read_mostly = {</a>
<a name="225"><span class="lineNum">     225 </span>            :         /* must define OFFCORE_RSP_X first, see intel_fixup_er() */</a>
<a name="226"><span class="lineNum">     226 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x3fffff8fffull, RSP_0),</a>
<a name="227"><span class="lineNum">     227 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0x3fffff8fffull, RSP_1),</a>
<a name="228"><span class="lineNum">     228 </span>            :         INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x01cd),</a>
<a name="229"><span class="lineNum">     229 </span>            :         EVENT_EXTRA_END</a>
<a name="230"><span class="lineNum">     230 </span>            : };</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            : static struct extra_reg intel_skl_extra_regs[] __read_mostly = {</a>
<a name="233"><span class="lineNum">     233 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x3fffff8fffull, RSP_0),</a>
<a name="234"><span class="lineNum">     234 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0x3fffff8fffull, RSP_1),</a>
<a name="235"><span class="lineNum">     235 </span>            :         INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x01cd),</a>
<a name="236"><span class="lineNum">     236 </span>            :         /*</a>
<a name="237"><span class="lineNum">     237 </span>            :          * Note the low 8 bits eventsel code is not a continuous field, containing</a>
<a name="238"><span class="lineNum">     238 </span>            :          * some #GPing bits. These are masked out.</a>
<a name="239"><span class="lineNum">     239 </span>            :          */</a>
<a name="240"><span class="lineNum">     240 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01c6, MSR_PEBS_FRONTEND, 0x7fff17, FE),</a>
<a name="241"><span class="lineNum">     241 </span>            :         EVENT_EXTRA_END</a>
<a name="242"><span class="lineNum">     242 </span>            : };</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            : static struct event_constraint intel_icl_event_constraints[] = {</a>
<a name="245"><span class="lineNum">     245 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0),      /* INST_RETIRED.ANY */</a>
<a name="246"><span class="lineNum">     246 </span>            :         FIXED_EVENT_CONSTRAINT(0x01c0, 0),      /* INST_RETIRED.PREC_DIST */</a>
<a name="247"><span class="lineNum">     247 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1),      /* CPU_CLK_UNHALTED.CORE */</a>
<a name="248"><span class="lineNum">     248 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2),      /* CPU_CLK_UNHALTED.REF */</a>
<a name="249"><span class="lineNum">     249 </span>            :         FIXED_EVENT_CONSTRAINT(0x0400, 3),      /* SLOTS */</a>
<a name="250"><span class="lineNum">     250 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_RETIRING, 0),</a>
<a name="251"><span class="lineNum">     251 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_BAD_SPEC, 1),</a>
<a name="252"><span class="lineNum">     252 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_FE_BOUND, 2),</a>
<a name="253"><span class="lineNum">     253 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_BE_BOUND, 3),</a>
<a name="254"><span class="lineNum">     254 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0x03, 0x0a, 0xf),</a>
<a name="255"><span class="lineNum">     255 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0x1f, 0x28, 0xf),</a>
<a name="256"><span class="lineNum">     256 </span>            :         INTEL_EVENT_CONSTRAINT(0x32, 0xf),      /* SW_PREFETCH_ACCESS.* */</a>
<a name="257"><span class="lineNum">     257 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0x48, 0x54, 0xf),</a>
<a name="258"><span class="lineNum">     258 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0x60, 0x8b, 0xf),</a>
<a name="259"><span class="lineNum">     259 </span>            :         INTEL_UEVENT_CONSTRAINT(0x04a3, 0xff),  /* CYCLE_ACTIVITY.STALLS_TOTAL */</a>
<a name="260"><span class="lineNum">     260 </span>            :         INTEL_UEVENT_CONSTRAINT(0x10a3, 0xff),  /* CYCLE_ACTIVITY.CYCLES_MEM_ANY */</a>
<a name="261"><span class="lineNum">     261 </span>            :         INTEL_UEVENT_CONSTRAINT(0x14a3, 0xff),  /* CYCLE_ACTIVITY.STALLS_MEM_ANY */</a>
<a name="262"><span class="lineNum">     262 </span>            :         INTEL_EVENT_CONSTRAINT(0xa3, 0xf),      /* CYCLE_ACTIVITY.* */</a>
<a name="263"><span class="lineNum">     263 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0xa8, 0xb0, 0xf),</a>
<a name="264"><span class="lineNum">     264 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0xb7, 0xbd, 0xf),</a>
<a name="265"><span class="lineNum">     265 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0xd0, 0xe6, 0xf),</a>
<a name="266"><span class="lineNum">     266 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0xf0, 0xf4, 0xf),</a>
<a name="267"><span class="lineNum">     267 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="268"><span class="lineNum">     268 </span>            : };</a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span>            : static struct extra_reg intel_icl_extra_regs[] __read_mostly = {</a>
<a name="271"><span class="lineNum">     271 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x3fffffbfffull, RSP_0),</a>
<a name="272"><span class="lineNum">     272 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0x3fffffbfffull, RSP_1),</a>
<a name="273"><span class="lineNum">     273 </span>            :         INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x01cd),</a>
<a name="274"><span class="lineNum">     274 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01c6, MSR_PEBS_FRONTEND, 0x7fff17, FE),</a>
<a name="275"><span class="lineNum">     275 </span>            :         EVENT_EXTRA_END</a>
<a name="276"><span class="lineNum">     276 </span>            : };</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            : static struct extra_reg intel_spr_extra_regs[] __read_mostly = {</a>
<a name="279"><span class="lineNum">     279 </span>            :         INTEL_UEVENT_EXTRA_REG(0x012a, MSR_OFFCORE_RSP_0, 0x3fffffffffull, RSP_0),</a>
<a name="280"><span class="lineNum">     280 </span>            :         INTEL_UEVENT_EXTRA_REG(0x012b, MSR_OFFCORE_RSP_1, 0x3fffffffffull, RSP_1),</a>
<a name="281"><span class="lineNum">     281 </span>            :         INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x01cd),</a>
<a name="282"><span class="lineNum">     282 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01c6, MSR_PEBS_FRONTEND, 0x7fff17, FE),</a>
<a name="283"><span class="lineNum">     283 </span>            :         EVENT_EXTRA_END</a>
<a name="284"><span class="lineNum">     284 </span>            : };</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            : static struct event_constraint intel_spr_event_constraints[] = {</a>
<a name="287"><span class="lineNum">     287 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0),      /* INST_RETIRED.ANY */</a>
<a name="288"><span class="lineNum">     288 </span>            :         FIXED_EVENT_CONSTRAINT(0x01c0, 0),      /* INST_RETIRED.PREC_DIST */</a>
<a name="289"><span class="lineNum">     289 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1),      /* CPU_CLK_UNHALTED.CORE */</a>
<a name="290"><span class="lineNum">     290 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2),      /* CPU_CLK_UNHALTED.REF */</a>
<a name="291"><span class="lineNum">     291 </span>            :         FIXED_EVENT_CONSTRAINT(0x0400, 3),      /* SLOTS */</a>
<a name="292"><span class="lineNum">     292 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_RETIRING, 0),</a>
<a name="293"><span class="lineNum">     293 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_BAD_SPEC, 1),</a>
<a name="294"><span class="lineNum">     294 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_FE_BOUND, 2),</a>
<a name="295"><span class="lineNum">     295 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_BE_BOUND, 3),</a>
<a name="296"><span class="lineNum">     296 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_HEAVY_OPS, 4),</a>
<a name="297"><span class="lineNum">     297 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_BR_MISPREDICT, 5),</a>
<a name="298"><span class="lineNum">     298 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_FETCH_LAT, 6),</a>
<a name="299"><span class="lineNum">     299 </span>            :         METRIC_EVENT_CONSTRAINT(INTEL_TD_METRIC_MEM_BOUND, 7),</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            :         INTEL_EVENT_CONSTRAINT(0x2e, 0xff),</a>
<a name="302"><span class="lineNum">     302 </span>            :         INTEL_EVENT_CONSTRAINT(0x3c, 0xff),</a>
<a name="303"><span class="lineNum">     303 </span>            :         /*</a>
<a name="304"><span class="lineNum">     304 </span>            :          * Generally event codes &lt; 0x90 are restricted to counters 0-3.</a>
<a name="305"><span class="lineNum">     305 </span>            :          * The 0x2E and 0x3C are exception, which has no restriction.</a>
<a name="306"><span class="lineNum">     306 </span>            :          */</a>
<a name="307"><span class="lineNum">     307 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0x01, 0x8f, 0xf),</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            :         INTEL_UEVENT_CONSTRAINT(0x01a3, 0xf),</a>
<a name="310"><span class="lineNum">     310 </span>            :         INTEL_UEVENT_CONSTRAINT(0x02a3, 0xf),</a>
<a name="311"><span class="lineNum">     311 </span>            :         INTEL_UEVENT_CONSTRAINT(0x08a3, 0xf),</a>
<a name="312"><span class="lineNum">     312 </span>            :         INTEL_UEVENT_CONSTRAINT(0x04a4, 0x1),</a>
<a name="313"><span class="lineNum">     313 </span>            :         INTEL_UEVENT_CONSTRAINT(0x08a4, 0x1),</a>
<a name="314"><span class="lineNum">     314 </span>            :         INTEL_UEVENT_CONSTRAINT(0x02cd, 0x1),</a>
<a name="315"><span class="lineNum">     315 </span>            :         INTEL_EVENT_CONSTRAINT(0xce, 0x1),</a>
<a name="316"><span class="lineNum">     316 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0xd0, 0xdf, 0xf),</a>
<a name="317"><span class="lineNum">     317 </span>            :         /*</a>
<a name="318"><span class="lineNum">     318 </span>            :          * Generally event codes &gt;= 0x90 are likely to have no restrictions.</a>
<a name="319"><span class="lineNum">     319 </span>            :          * The exception are defined as above.</a>
<a name="320"><span class="lineNum">     320 </span>            :          */</a>
<a name="321"><span class="lineNum">     321 </span>            :         INTEL_EVENT_CONSTRAINT_RANGE(0x90, 0xfe, 0xff),</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="324"><span class="lineNum">     324 </span>            : };</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            : EVENT_ATTR_STR(mem-loads,       mem_ld_nhm,     &quot;event=0x0b,umask=0x10,ldlat=3&quot;);</a>
<a name="328"><span class="lineNum">     328 </span>            : EVENT_ATTR_STR(mem-loads,       mem_ld_snb,     &quot;event=0xcd,umask=0x1,ldlat=3&quot;);</a>
<a name="329"><span class="lineNum">     329 </span>            : EVENT_ATTR_STR(mem-stores,      mem_st_snb,     &quot;event=0xcd,umask=0x2&quot;);</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            : static struct attribute *nhm_mem_events_attrs[] = {</a>
<a name="332"><span class="lineNum">     332 </span>            :         EVENT_PTR(mem_ld_nhm),</a>
<a name="333"><span class="lineNum">     333 </span>            :         NULL,</a>
<a name="334"><span class="lineNum">     334 </span>            : };</a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span>            : /*</a>
<a name="337"><span class="lineNum">     337 </span>            :  * topdown events for Intel Core CPUs.</a>
<a name="338"><span class="lineNum">     338 </span>            :  *</a>
<a name="339"><span class="lineNum">     339 </span>            :  * The events are all in slots, which is a free slot in a 4 wide</a>
<a name="340"><span class="lineNum">     340 </span>            :  * pipeline. Some events are already reported in slots, for cycle</a>
<a name="341"><span class="lineNum">     341 </span>            :  * events we multiply by the pipeline width (4).</a>
<a name="342"><span class="lineNum">     342 </span>            :  *</a>
<a name="343"><span class="lineNum">     343 </span>            :  * With Hyper Threading on, topdown metrics are either summed or averaged</a>
<a name="344"><span class="lineNum">     344 </span>            :  * between the threads of a core: (count_t0 + count_t1).</a>
<a name="345"><span class="lineNum">     345 </span>            :  *</a>
<a name="346"><span class="lineNum">     346 </span>            :  * For the average case the metric is always scaled to pipeline width,</a>
<a name="347"><span class="lineNum">     347 </span>            :  * so we use factor 2 ((count_t0 + count_t1) / 2 * 4)</a>
<a name="348"><span class="lineNum">     348 </span>            :  */</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            : EVENT_ATTR_STR_HT(topdown-total-slots, td_total_slots,</a>
<a name="351"><span class="lineNum">     351 </span>            :         &quot;event=0x3c,umask=0x0&quot;,                       /* cpu_clk_unhalted.thread */</a>
<a name="352"><span class="lineNum">     352 </span>            :         &quot;event=0x3c,umask=0x0,any=1&quot;);                /* cpu_clk_unhalted.thread_any */</a>
<a name="353"><span class="lineNum">     353 </span>            : EVENT_ATTR_STR_HT(topdown-total-slots.scale, td_total_slots_scale, &quot;4&quot;, &quot;2&quot;);</a>
<a name="354"><span class="lineNum">     354 </span>            : EVENT_ATTR_STR(topdown-slots-issued, td_slots_issued,</a>
<a name="355"><span class="lineNum">     355 </span>            :         &quot;event=0xe,umask=0x1&quot;);                       /* uops_issued.any */</a>
<a name="356"><span class="lineNum">     356 </span>            : EVENT_ATTR_STR(topdown-slots-retired, td_slots_retired,</a>
<a name="357"><span class="lineNum">     357 </span>            :         &quot;event=0xc2,umask=0x2&quot;);              /* uops_retired.retire_slots */</a>
<a name="358"><span class="lineNum">     358 </span>            : EVENT_ATTR_STR(topdown-fetch-bubbles, td_fetch_bubbles,</a>
<a name="359"><span class="lineNum">     359 </span>            :         &quot;event=0x9c,umask=0x1&quot;);              /* idq_uops_not_delivered_core */</a>
<a name="360"><span class="lineNum">     360 </span>            : EVENT_ATTR_STR_HT(topdown-recovery-bubbles, td_recovery_bubbles,</a>
<a name="361"><span class="lineNum">     361 </span>            :         &quot;event=0xd,umask=0x3,cmask=1&quot;,                /* int_misc.recovery_cycles */</a>
<a name="362"><span class="lineNum">     362 </span>            :         &quot;event=0xd,umask=0x3,cmask=1,any=1&quot;); /* int_misc.recovery_cycles_any */</a>
<a name="363"><span class="lineNum">     363 </span>            : EVENT_ATTR_STR_HT(topdown-recovery-bubbles.scale, td_recovery_bubbles_scale,</a>
<a name="364"><span class="lineNum">     364 </span>            :         &quot;4&quot;, &quot;2&quot;);</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            : EVENT_ATTR_STR(slots,                   slots,                  &quot;event=0x00,umask=0x4&quot;);</a>
<a name="367"><span class="lineNum">     367 </span>            : EVENT_ATTR_STR(topdown-retiring,        td_retiring,            &quot;event=0x00,umask=0x80&quot;);</a>
<a name="368"><span class="lineNum">     368 </span>            : EVENT_ATTR_STR(topdown-bad-spec,        td_bad_spec,            &quot;event=0x00,umask=0x81&quot;);</a>
<a name="369"><span class="lineNum">     369 </span>            : EVENT_ATTR_STR(topdown-fe-bound,        td_fe_bound,            &quot;event=0x00,umask=0x82&quot;);</a>
<a name="370"><span class="lineNum">     370 </span>            : EVENT_ATTR_STR(topdown-be-bound,        td_be_bound,            &quot;event=0x00,umask=0x83&quot;);</a>
<a name="371"><span class="lineNum">     371 </span>            : EVENT_ATTR_STR(topdown-heavy-ops,       td_heavy_ops,           &quot;event=0x00,umask=0x84&quot;);</a>
<a name="372"><span class="lineNum">     372 </span>            : EVENT_ATTR_STR(topdown-br-mispredict,   td_br_mispredict,       &quot;event=0x00,umask=0x85&quot;);</a>
<a name="373"><span class="lineNum">     373 </span>            : EVENT_ATTR_STR(topdown-fetch-lat,       td_fetch_lat,           &quot;event=0x00,umask=0x86&quot;);</a>
<a name="374"><span class="lineNum">     374 </span>            : EVENT_ATTR_STR(topdown-mem-bound,       td_mem_bound,           &quot;event=0x00,umask=0x87&quot;);</a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span>            : static struct attribute *snb_events_attrs[] = {</a>
<a name="377"><span class="lineNum">     377 </span>            :         EVENT_PTR(td_slots_issued),</a>
<a name="378"><span class="lineNum">     378 </span>            :         EVENT_PTR(td_slots_retired),</a>
<a name="379"><span class="lineNum">     379 </span>            :         EVENT_PTR(td_fetch_bubbles),</a>
<a name="380"><span class="lineNum">     380 </span>            :         EVENT_PTR(td_total_slots),</a>
<a name="381"><span class="lineNum">     381 </span>            :         EVENT_PTR(td_total_slots_scale),</a>
<a name="382"><span class="lineNum">     382 </span>            :         EVENT_PTR(td_recovery_bubbles),</a>
<a name="383"><span class="lineNum">     383 </span>            :         EVENT_PTR(td_recovery_bubbles_scale),</a>
<a name="384"><span class="lineNum">     384 </span>            :         NULL,</a>
<a name="385"><span class="lineNum">     385 </span>            : };</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            : static struct attribute *snb_mem_events_attrs[] = {</a>
<a name="388"><span class="lineNum">     388 </span>            :         EVENT_PTR(mem_ld_snb),</a>
<a name="389"><span class="lineNum">     389 </span>            :         EVENT_PTR(mem_st_snb),</a>
<a name="390"><span class="lineNum">     390 </span>            :         NULL,</a>
<a name="391"><span class="lineNum">     391 </span>            : };</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            : static struct event_constraint intel_hsw_event_constraints[] = {</a>
<a name="394"><span class="lineNum">     394 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */</a>
<a name="395"><span class="lineNum">     395 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */</a>
<a name="396"><span class="lineNum">     396 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */</a>
<a name="397"><span class="lineNum">     397 </span>            :         INTEL_UEVENT_CONSTRAINT(0x148, 0x4),    /* L1D_PEND_MISS.PENDING */</a>
<a name="398"><span class="lineNum">     398 </span>            :         INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PREC_DIST */</a>
<a name="399"><span class="lineNum">     399 </span>            :         INTEL_EVENT_CONSTRAINT(0xcd, 0x8), /* MEM_TRANS_RETIRED.LOAD_LATENCY */</a>
<a name="400"><span class="lineNum">     400 </span>            :         /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</a>
<a name="401"><span class="lineNum">     401 </span>            :         INTEL_UEVENT_CONSTRAINT(0x08a3, 0x4),</a>
<a name="402"><span class="lineNum">     402 </span>            :         /* CYCLE_ACTIVITY.STALLS_L1D_PENDING */</a>
<a name="403"><span class="lineNum">     403 </span>            :         INTEL_UEVENT_CONSTRAINT(0x0ca3, 0x4),</a>
<a name="404"><span class="lineNum">     404 </span>            :         /* CYCLE_ACTIVITY.CYCLES_NO_EXECUTE */</a>
<a name="405"><span class="lineNum">     405 </span>            :         INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf),</a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span>            :         /*</a>
<a name="408"><span class="lineNum">     408 </span>            :          * When HT is off these events can only run on the bottom 4 counters</a>
<a name="409"><span class="lineNum">     409 </span>            :          * When HT is on, they are impacted by the HT bug and require EXCL access</a>
<a name="410"><span class="lineNum">     410 </span>            :          */</a>
<a name="411"><span class="lineNum">     411 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd0, 0xf), /* MEM_UOPS_RETIRED.* */</a>
<a name="412"><span class="lineNum">     412 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */</a>
<a name="413"><span class="lineNum">     413 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */</a>
<a name="414"><span class="lineNum">     414 </span>            :         INTEL_EXCLEVT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="417"><span class="lineNum">     417 </span>            : };</a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span>            : static struct event_constraint intel_bdw_event_constraints[] = {</a>
<a name="420"><span class="lineNum">     420 </span>            :         FIXED_EVENT_CONSTRAINT(0x00c0, 0),      /* INST_RETIRED.ANY */</a>
<a name="421"><span class="lineNum">     421 </span>            :         FIXED_EVENT_CONSTRAINT(0x003c, 1),      /* CPU_CLK_UNHALTED.CORE */</a>
<a name="422"><span class="lineNum">     422 </span>            :         FIXED_EVENT_CONSTRAINT(0x0300, 2),      /* CPU_CLK_UNHALTED.REF */</a>
<a name="423"><span class="lineNum">     423 </span>            :         INTEL_UEVENT_CONSTRAINT(0x148, 0x4),    /* L1D_PEND_MISS.PENDING */</a>
<a name="424"><span class="lineNum">     424 </span>            :         INTEL_UBIT_EVENT_CONSTRAINT(0x8a3, 0x4),        /* CYCLE_ACTIVITY.CYCLES_L1D_MISS */</a>
<a name="425"><span class="lineNum">     425 </span>            :         /*</a>
<a name="426"><span class="lineNum">     426 </span>            :          * when HT is off, these can only run on the bottom 4 counters</a>
<a name="427"><span class="lineNum">     427 </span>            :          */</a>
<a name="428"><span class="lineNum">     428 </span>            :         INTEL_EVENT_CONSTRAINT(0xd0, 0xf),      /* MEM_INST_RETIRED.* */</a>
<a name="429"><span class="lineNum">     429 </span>            :         INTEL_EVENT_CONSTRAINT(0xd1, 0xf),      /* MEM_LOAD_RETIRED.* */</a>
<a name="430"><span class="lineNum">     430 </span>            :         INTEL_EVENT_CONSTRAINT(0xd2, 0xf),      /* MEM_LOAD_L3_HIT_RETIRED.* */</a>
<a name="431"><span class="lineNum">     431 </span>            :         INTEL_EVENT_CONSTRAINT(0xcd, 0xf),      /* MEM_TRANS_RETIRED.* */</a>
<a name="432"><span class="lineNum">     432 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="433"><span class="lineNum">     433 </span>            : };</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span><span class="lineCov">         10 : static u64 intel_pmu_event_map(int hw_event)</span></a>
<a name="436"><span class="lineNum">     436 </span>            : {</a>
<a name="437"><span class="lineNum">     437 </span><span class="lineCov">         10 :         return intel_perfmon_event_map[hw_event];</span></a>
<a name="438"><span class="lineNum">     438 </span>            : }</a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span>            : static __initconst const u64 spr_hw_cache_event_ids</a>
<a name="441"><span class="lineNum">     441 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="442"><span class="lineNum">     442 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="443"><span class="lineNum">     443 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="444"><span class="lineNum">     444 </span>            : {</a>
<a name="445"><span class="lineNum">     445 </span>            :  [ C(L1D ) ] = {</a>
<a name="446"><span class="lineNum">     446 </span>            :         [ C(OP_READ) ] = {</a>
<a name="447"><span class="lineNum">     447 </span>            :                 [ C(RESULT_ACCESS) ] = 0x81d0,</a>
<a name="448"><span class="lineNum">     448 </span>            :                 [ C(RESULT_MISS)   ] = 0xe124,</a>
<a name="449"><span class="lineNum">     449 </span>            :         },</a>
<a name="450"><span class="lineNum">     450 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="451"><span class="lineNum">     451 </span>            :                 [ C(RESULT_ACCESS) ] = 0x82d0,</a>
<a name="452"><span class="lineNum">     452 </span>            :         },</a>
<a name="453"><span class="lineNum">     453 </span>            :  },</a>
<a name="454"><span class="lineNum">     454 </span>            :  [ C(L1I ) ] = {</a>
<a name="455"><span class="lineNum">     455 </span>            :         [ C(OP_READ) ] = {</a>
<a name="456"><span class="lineNum">     456 </span>            :                 [ C(RESULT_MISS)   ] = 0xe424,</a>
<a name="457"><span class="lineNum">     457 </span>            :         },</a>
<a name="458"><span class="lineNum">     458 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="459"><span class="lineNum">     459 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="460"><span class="lineNum">     460 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="461"><span class="lineNum">     461 </span>            :         },</a>
<a name="462"><span class="lineNum">     462 </span>            :  },</a>
<a name="463"><span class="lineNum">     463 </span>            :  [ C(LL  ) ] = {</a>
<a name="464"><span class="lineNum">     464 </span>            :         [ C(OP_READ) ] = {</a>
<a name="465"><span class="lineNum">     465 </span>            :                 [ C(RESULT_ACCESS) ] = 0x12a,</a>
<a name="466"><span class="lineNum">     466 </span>            :                 [ C(RESULT_MISS)   ] = 0x12a,</a>
<a name="467"><span class="lineNum">     467 </span>            :         },</a>
<a name="468"><span class="lineNum">     468 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="469"><span class="lineNum">     469 </span>            :                 [ C(RESULT_ACCESS) ] = 0x12a,</a>
<a name="470"><span class="lineNum">     470 </span>            :                 [ C(RESULT_MISS)   ] = 0x12a,</a>
<a name="471"><span class="lineNum">     471 </span>            :         },</a>
<a name="472"><span class="lineNum">     472 </span>            :  },</a>
<a name="473"><span class="lineNum">     473 </span>            :  [ C(DTLB) ] = {</a>
<a name="474"><span class="lineNum">     474 </span>            :         [ C(OP_READ) ] = {</a>
<a name="475"><span class="lineNum">     475 </span>            :                 [ C(RESULT_ACCESS) ] = 0x81d0,</a>
<a name="476"><span class="lineNum">     476 </span>            :                 [ C(RESULT_MISS)   ] = 0xe12,</a>
<a name="477"><span class="lineNum">     477 </span>            :         },</a>
<a name="478"><span class="lineNum">     478 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="479"><span class="lineNum">     479 </span>            :                 [ C(RESULT_ACCESS) ] = 0x82d0,</a>
<a name="480"><span class="lineNum">     480 </span>            :                 [ C(RESULT_MISS)   ] = 0xe13,</a>
<a name="481"><span class="lineNum">     481 </span>            :         },</a>
<a name="482"><span class="lineNum">     482 </span>            :  },</a>
<a name="483"><span class="lineNum">     483 </span>            :  [ C(ITLB) ] = {</a>
<a name="484"><span class="lineNum">     484 </span>            :         [ C(OP_READ) ] = {</a>
<a name="485"><span class="lineNum">     485 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="486"><span class="lineNum">     486 </span>            :                 [ C(RESULT_MISS)   ] = 0xe11,</a>
<a name="487"><span class="lineNum">     487 </span>            :         },</a>
<a name="488"><span class="lineNum">     488 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="489"><span class="lineNum">     489 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="490"><span class="lineNum">     490 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="491"><span class="lineNum">     491 </span>            :         },</a>
<a name="492"><span class="lineNum">     492 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="493"><span class="lineNum">     493 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="494"><span class="lineNum">     494 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="495"><span class="lineNum">     495 </span>            :         },</a>
<a name="496"><span class="lineNum">     496 </span>            :  },</a>
<a name="497"><span class="lineNum">     497 </span>            :  [ C(BPU ) ] = {</a>
<a name="498"><span class="lineNum">     498 </span>            :         [ C(OP_READ) ] = {</a>
<a name="499"><span class="lineNum">     499 </span>            :                 [ C(RESULT_ACCESS) ] = 0x4c4,</a>
<a name="500"><span class="lineNum">     500 </span>            :                 [ C(RESULT_MISS)   ] = 0x4c5,</a>
<a name="501"><span class="lineNum">     501 </span>            :         },</a>
<a name="502"><span class="lineNum">     502 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="503"><span class="lineNum">     503 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="504"><span class="lineNum">     504 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="505"><span class="lineNum">     505 </span>            :         },</a>
<a name="506"><span class="lineNum">     506 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="507"><span class="lineNum">     507 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="508"><span class="lineNum">     508 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="509"><span class="lineNum">     509 </span>            :         },</a>
<a name="510"><span class="lineNum">     510 </span>            :  },</a>
<a name="511"><span class="lineNum">     511 </span>            :  [ C(NODE) ] = {</a>
<a name="512"><span class="lineNum">     512 </span>            :         [ C(OP_READ) ] = {</a>
<a name="513"><span class="lineNum">     513 </span>            :                 [ C(RESULT_ACCESS) ] = 0x12a,</a>
<a name="514"><span class="lineNum">     514 </span>            :                 [ C(RESULT_MISS)   ] = 0x12a,</a>
<a name="515"><span class="lineNum">     515 </span>            :         },</a>
<a name="516"><span class="lineNum">     516 </span>            :  },</a>
<a name="517"><span class="lineNum">     517 </span>            : };</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            : static __initconst const u64 spr_hw_cache_extra_regs</a>
<a name="520"><span class="lineNum">     520 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="521"><span class="lineNum">     521 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="522"><span class="lineNum">     522 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="523"><span class="lineNum">     523 </span>            : {</a>
<a name="524"><span class="lineNum">     524 </span>            :  [ C(LL  ) ] = {</a>
<a name="525"><span class="lineNum">     525 </span>            :         [ C(OP_READ) ] = {</a>
<a name="526"><span class="lineNum">     526 </span>            :                 [ C(RESULT_ACCESS) ] = 0x10001,</a>
<a name="527"><span class="lineNum">     527 </span>            :                 [ C(RESULT_MISS)   ] = 0x3fbfc00001,</a>
<a name="528"><span class="lineNum">     528 </span>            :         },</a>
<a name="529"><span class="lineNum">     529 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="530"><span class="lineNum">     530 </span>            :                 [ C(RESULT_ACCESS) ] = 0x3f3ffc0002,</a>
<a name="531"><span class="lineNum">     531 </span>            :                 [ C(RESULT_MISS)   ] = 0x3f3fc00002,</a>
<a name="532"><span class="lineNum">     532 </span>            :         },</a>
<a name="533"><span class="lineNum">     533 </span>            :  },</a>
<a name="534"><span class="lineNum">     534 </span>            :  [ C(NODE) ] = {</a>
<a name="535"><span class="lineNum">     535 </span>            :         [ C(OP_READ) ] = {</a>
<a name="536"><span class="lineNum">     536 </span>            :                 [ C(RESULT_ACCESS) ] = 0x10c000001,</a>
<a name="537"><span class="lineNum">     537 </span>            :                 [ C(RESULT_MISS)   ] = 0x3fb3000001,</a>
<a name="538"><span class="lineNum">     538 </span>            :         },</a>
<a name="539"><span class="lineNum">     539 </span>            :  },</a>
<a name="540"><span class="lineNum">     540 </span>            : };</a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span>            : /*</a>
<a name="543"><span class="lineNum">     543 </span>            :  * Notes on the events:</a>
<a name="544"><span class="lineNum">     544 </span>            :  * - data reads do not include code reads (comparable to earlier tables)</a>
<a name="545"><span class="lineNum">     545 </span>            :  * - data counts include speculative execution (except L1 write, dtlb, bpu)</a>
<a name="546"><span class="lineNum">     546 </span>            :  * - remote node access includes remote memory, remote cache, remote mmio.</a>
<a name="547"><span class="lineNum">     547 </span>            :  * - prefetches are not included in the counts.</a>
<a name="548"><span class="lineNum">     548 </span>            :  * - icache miss does not include decoded icache</a>
<a name="549"><span class="lineNum">     549 </span>            :  */</a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span>            : #define SKL_DEMAND_DATA_RD              BIT_ULL(0)</a>
<a name="552"><span class="lineNum">     552 </span>            : #define SKL_DEMAND_RFO                  BIT_ULL(1)</a>
<a name="553"><span class="lineNum">     553 </span>            : #define SKL_ANY_RESPONSE                BIT_ULL(16)</a>
<a name="554"><span class="lineNum">     554 </span>            : #define SKL_SUPPLIER_NONE               BIT_ULL(17)</a>
<a name="555"><span class="lineNum">     555 </span>            : #define SKL_L3_MISS_LOCAL_DRAM          BIT_ULL(26)</a>
<a name="556"><span class="lineNum">     556 </span>            : #define SKL_L3_MISS_REMOTE_HOP0_DRAM    BIT_ULL(27)</a>
<a name="557"><span class="lineNum">     557 </span>            : #define SKL_L3_MISS_REMOTE_HOP1_DRAM    BIT_ULL(28)</a>
<a name="558"><span class="lineNum">     558 </span>            : #define SKL_L3_MISS_REMOTE_HOP2P_DRAM   BIT_ULL(29)</a>
<a name="559"><span class="lineNum">     559 </span>            : #define SKL_L3_MISS                     (SKL_L3_MISS_LOCAL_DRAM| \</a>
<a name="560"><span class="lineNum">     560 </span>            :                                          SKL_L3_MISS_REMOTE_HOP0_DRAM| \</a>
<a name="561"><span class="lineNum">     561 </span>            :                                          SKL_L3_MISS_REMOTE_HOP1_DRAM| \</a>
<a name="562"><span class="lineNum">     562 </span>            :                                          SKL_L3_MISS_REMOTE_HOP2P_DRAM)</a>
<a name="563"><span class="lineNum">     563 </span>            : #define SKL_SPL_HIT                     BIT_ULL(30)</a>
<a name="564"><span class="lineNum">     564 </span>            : #define SKL_SNOOP_NONE                  BIT_ULL(31)</a>
<a name="565"><span class="lineNum">     565 </span>            : #define SKL_SNOOP_NOT_NEEDED            BIT_ULL(32)</a>
<a name="566"><span class="lineNum">     566 </span>            : #define SKL_SNOOP_MISS                  BIT_ULL(33)</a>
<a name="567"><span class="lineNum">     567 </span>            : #define SKL_SNOOP_HIT_NO_FWD            BIT_ULL(34)</a>
<a name="568"><span class="lineNum">     568 </span>            : #define SKL_SNOOP_HIT_WITH_FWD          BIT_ULL(35)</a>
<a name="569"><span class="lineNum">     569 </span>            : #define SKL_SNOOP_HITM                  BIT_ULL(36)</a>
<a name="570"><span class="lineNum">     570 </span>            : #define SKL_SNOOP_NON_DRAM              BIT_ULL(37)</a>
<a name="571"><span class="lineNum">     571 </span>            : #define SKL_ANY_SNOOP                   (SKL_SPL_HIT|SKL_SNOOP_NONE| \</a>
<a name="572"><span class="lineNum">     572 </span>            :                                          SKL_SNOOP_NOT_NEEDED|SKL_SNOOP_MISS| \</a>
<a name="573"><span class="lineNum">     573 </span>            :                                          SKL_SNOOP_HIT_NO_FWD|SKL_SNOOP_HIT_WITH_FWD| \</a>
<a name="574"><span class="lineNum">     574 </span>            :                                          SKL_SNOOP_HITM|SKL_SNOOP_NON_DRAM)</a>
<a name="575"><span class="lineNum">     575 </span>            : #define SKL_DEMAND_READ                 SKL_DEMAND_DATA_RD</a>
<a name="576"><span class="lineNum">     576 </span>            : #define SKL_SNOOP_DRAM                  (SKL_SNOOP_NONE| \</a>
<a name="577"><span class="lineNum">     577 </span>            :                                          SKL_SNOOP_NOT_NEEDED|SKL_SNOOP_MISS| \</a>
<a name="578"><span class="lineNum">     578 </span>            :                                          SKL_SNOOP_HIT_NO_FWD|SKL_SNOOP_HIT_WITH_FWD| \</a>
<a name="579"><span class="lineNum">     579 </span>            :                                          SKL_SNOOP_HITM|SKL_SPL_HIT)</a>
<a name="580"><span class="lineNum">     580 </span>            : #define SKL_DEMAND_WRITE                SKL_DEMAND_RFO</a>
<a name="581"><span class="lineNum">     581 </span>            : #define SKL_LLC_ACCESS                  SKL_ANY_RESPONSE</a>
<a name="582"><span class="lineNum">     582 </span>            : #define SKL_L3_MISS_REMOTE              (SKL_L3_MISS_REMOTE_HOP0_DRAM| \</a>
<a name="583"><span class="lineNum">     583 </span>            :                                          SKL_L3_MISS_REMOTE_HOP1_DRAM| \</a>
<a name="584"><span class="lineNum">     584 </span>            :                                          SKL_L3_MISS_REMOTE_HOP2P_DRAM)</a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span>            : static __initconst const u64 skl_hw_cache_event_ids</a>
<a name="587"><span class="lineNum">     587 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="588"><span class="lineNum">     588 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="589"><span class="lineNum">     589 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="590"><span class="lineNum">     590 </span>            : {</a>
<a name="591"><span class="lineNum">     591 </span>            :  [ C(L1D ) ] = {</a>
<a name="592"><span class="lineNum">     592 </span>            :         [ C(OP_READ) ] = {</a>
<a name="593"><span class="lineNum">     593 </span>            :                 [ C(RESULT_ACCESS) ] = 0x81d0,  /* MEM_INST_RETIRED.ALL_LOADS */</a>
<a name="594"><span class="lineNum">     594 </span>            :                 [ C(RESULT_MISS)   ] = 0x151,   /* L1D.REPLACEMENT */</a>
<a name="595"><span class="lineNum">     595 </span>            :         },</a>
<a name="596"><span class="lineNum">     596 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="597"><span class="lineNum">     597 </span>            :                 [ C(RESULT_ACCESS) ] = 0x82d0,  /* MEM_INST_RETIRED.ALL_STORES */</a>
<a name="598"><span class="lineNum">     598 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="599"><span class="lineNum">     599 </span>            :         },</a>
<a name="600"><span class="lineNum">     600 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="601"><span class="lineNum">     601 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="602"><span class="lineNum">     602 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="603"><span class="lineNum">     603 </span>            :         },</a>
<a name="604"><span class="lineNum">     604 </span>            :  },</a>
<a name="605"><span class="lineNum">     605 </span>            :  [ C(L1I ) ] = {</a>
<a name="606"><span class="lineNum">     606 </span>            :         [ C(OP_READ) ] = {</a>
<a name="607"><span class="lineNum">     607 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="608"><span class="lineNum">     608 </span>            :                 [ C(RESULT_MISS)   ] = 0x283,   /* ICACHE_64B.MISS */</a>
<a name="609"><span class="lineNum">     609 </span>            :         },</a>
<a name="610"><span class="lineNum">     610 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="611"><span class="lineNum">     611 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="612"><span class="lineNum">     612 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="613"><span class="lineNum">     613 </span>            :         },</a>
<a name="614"><span class="lineNum">     614 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="615"><span class="lineNum">     615 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="616"><span class="lineNum">     616 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="617"><span class="lineNum">     617 </span>            :         },</a>
<a name="618"><span class="lineNum">     618 </span>            :  },</a>
<a name="619"><span class="lineNum">     619 </span>            :  [ C(LL  ) ] = {</a>
<a name="620"><span class="lineNum">     620 </span>            :         [ C(OP_READ) ] = {</a>
<a name="621"><span class="lineNum">     621 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="622"><span class="lineNum">     622 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="623"><span class="lineNum">     623 </span>            :         },</a>
<a name="624"><span class="lineNum">     624 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="625"><span class="lineNum">     625 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="626"><span class="lineNum">     626 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="627"><span class="lineNum">     627 </span>            :         },</a>
<a name="628"><span class="lineNum">     628 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="629"><span class="lineNum">     629 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="630"><span class="lineNum">     630 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="631"><span class="lineNum">     631 </span>            :         },</a>
<a name="632"><span class="lineNum">     632 </span>            :  },</a>
<a name="633"><span class="lineNum">     633 </span>            :  [ C(DTLB) ] = {</a>
<a name="634"><span class="lineNum">     634 </span>            :         [ C(OP_READ) ] = {</a>
<a name="635"><span class="lineNum">     635 </span>            :                 [ C(RESULT_ACCESS) ] = 0x81d0,  /* MEM_INST_RETIRED.ALL_LOADS */</a>
<a name="636"><span class="lineNum">     636 </span>            :                 [ C(RESULT_MISS)   ] = 0xe08,   /* DTLB_LOAD_MISSES.WALK_COMPLETED */</a>
<a name="637"><span class="lineNum">     637 </span>            :         },</a>
<a name="638"><span class="lineNum">     638 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="639"><span class="lineNum">     639 </span>            :                 [ C(RESULT_ACCESS) ] = 0x82d0,  /* MEM_INST_RETIRED.ALL_STORES */</a>
<a name="640"><span class="lineNum">     640 </span>            :                 [ C(RESULT_MISS)   ] = 0xe49,   /* DTLB_STORE_MISSES.WALK_COMPLETED */</a>
<a name="641"><span class="lineNum">     641 </span>            :         },</a>
<a name="642"><span class="lineNum">     642 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="643"><span class="lineNum">     643 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="644"><span class="lineNum">     644 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="645"><span class="lineNum">     645 </span>            :         },</a>
<a name="646"><span class="lineNum">     646 </span>            :  },</a>
<a name="647"><span class="lineNum">     647 </span>            :  [ C(ITLB) ] = {</a>
<a name="648"><span class="lineNum">     648 </span>            :         [ C(OP_READ) ] = {</a>
<a name="649"><span class="lineNum">     649 </span>            :                 [ C(RESULT_ACCESS) ] = 0x2085,  /* ITLB_MISSES.STLB_HIT */</a>
<a name="650"><span class="lineNum">     650 </span>            :                 [ C(RESULT_MISS)   ] = 0xe85,   /* ITLB_MISSES.WALK_COMPLETED */</a>
<a name="651"><span class="lineNum">     651 </span>            :         },</a>
<a name="652"><span class="lineNum">     652 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="653"><span class="lineNum">     653 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="654"><span class="lineNum">     654 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="655"><span class="lineNum">     655 </span>            :         },</a>
<a name="656"><span class="lineNum">     656 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="657"><span class="lineNum">     657 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="658"><span class="lineNum">     658 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="659"><span class="lineNum">     659 </span>            :         },</a>
<a name="660"><span class="lineNum">     660 </span>            :  },</a>
<a name="661"><span class="lineNum">     661 </span>            :  [ C(BPU ) ] = {</a>
<a name="662"><span class="lineNum">     662 </span>            :         [ C(OP_READ) ] = {</a>
<a name="663"><span class="lineNum">     663 </span>            :                 [ C(RESULT_ACCESS) ] = 0xc4,    /* BR_INST_RETIRED.ALL_BRANCHES */</a>
<a name="664"><span class="lineNum">     664 </span>            :                 [ C(RESULT_MISS)   ] = 0xc5,    /* BR_MISP_RETIRED.ALL_BRANCHES */</a>
<a name="665"><span class="lineNum">     665 </span>            :         },</a>
<a name="666"><span class="lineNum">     666 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="667"><span class="lineNum">     667 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="668"><span class="lineNum">     668 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="669"><span class="lineNum">     669 </span>            :         },</a>
<a name="670"><span class="lineNum">     670 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="671"><span class="lineNum">     671 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="672"><span class="lineNum">     672 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="673"><span class="lineNum">     673 </span>            :         },</a>
<a name="674"><span class="lineNum">     674 </span>            :  },</a>
<a name="675"><span class="lineNum">     675 </span>            :  [ C(NODE) ] = {</a>
<a name="676"><span class="lineNum">     676 </span>            :         [ C(OP_READ) ] = {</a>
<a name="677"><span class="lineNum">     677 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="678"><span class="lineNum">     678 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="679"><span class="lineNum">     679 </span>            :         },</a>
<a name="680"><span class="lineNum">     680 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="681"><span class="lineNum">     681 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="682"><span class="lineNum">     682 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="683"><span class="lineNum">     683 </span>            :         },</a>
<a name="684"><span class="lineNum">     684 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="685"><span class="lineNum">     685 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="686"><span class="lineNum">     686 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="687"><span class="lineNum">     687 </span>            :         },</a>
<a name="688"><span class="lineNum">     688 </span>            :  },</a>
<a name="689"><span class="lineNum">     689 </span>            : };</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            : static __initconst const u64 skl_hw_cache_extra_regs</a>
<a name="692"><span class="lineNum">     692 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="693"><span class="lineNum">     693 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="694"><span class="lineNum">     694 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="695"><span class="lineNum">     695 </span>            : {</a>
<a name="696"><span class="lineNum">     696 </span>            :  [ C(LL  ) ] = {</a>
<a name="697"><span class="lineNum">     697 </span>            :         [ C(OP_READ) ] = {</a>
<a name="698"><span class="lineNum">     698 </span>            :                 [ C(RESULT_ACCESS) ] = SKL_DEMAND_READ|</a>
<a name="699"><span class="lineNum">     699 </span>            :                                        SKL_LLC_ACCESS|SKL_ANY_SNOOP,</a>
<a name="700"><span class="lineNum">     700 </span>            :                 [ C(RESULT_MISS)   ] = SKL_DEMAND_READ|</a>
<a name="701"><span class="lineNum">     701 </span>            :                                        SKL_L3_MISS|SKL_ANY_SNOOP|</a>
<a name="702"><span class="lineNum">     702 </span>            :                                        SKL_SUPPLIER_NONE,</a>
<a name="703"><span class="lineNum">     703 </span>            :         },</a>
<a name="704"><span class="lineNum">     704 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="705"><span class="lineNum">     705 </span>            :                 [ C(RESULT_ACCESS) ] = SKL_DEMAND_WRITE|</a>
<a name="706"><span class="lineNum">     706 </span>            :                                        SKL_LLC_ACCESS|SKL_ANY_SNOOP,</a>
<a name="707"><span class="lineNum">     707 </span>            :                 [ C(RESULT_MISS)   ] = SKL_DEMAND_WRITE|</a>
<a name="708"><span class="lineNum">     708 </span>            :                                        SKL_L3_MISS|SKL_ANY_SNOOP|</a>
<a name="709"><span class="lineNum">     709 </span>            :                                        SKL_SUPPLIER_NONE,</a>
<a name="710"><span class="lineNum">     710 </span>            :         },</a>
<a name="711"><span class="lineNum">     711 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="712"><span class="lineNum">     712 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="713"><span class="lineNum">     713 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="714"><span class="lineNum">     714 </span>            :         },</a>
<a name="715"><span class="lineNum">     715 </span>            :  },</a>
<a name="716"><span class="lineNum">     716 </span>            :  [ C(NODE) ] = {</a>
<a name="717"><span class="lineNum">     717 </span>            :         [ C(OP_READ) ] = {</a>
<a name="718"><span class="lineNum">     718 </span>            :                 [ C(RESULT_ACCESS) ] = SKL_DEMAND_READ|</a>
<a name="719"><span class="lineNum">     719 </span>            :                                        SKL_L3_MISS_LOCAL_DRAM|SKL_SNOOP_DRAM,</a>
<a name="720"><span class="lineNum">     720 </span>            :                 [ C(RESULT_MISS)   ] = SKL_DEMAND_READ|</a>
<a name="721"><span class="lineNum">     721 </span>            :                                        SKL_L3_MISS_REMOTE|SKL_SNOOP_DRAM,</a>
<a name="722"><span class="lineNum">     722 </span>            :         },</a>
<a name="723"><span class="lineNum">     723 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="724"><span class="lineNum">     724 </span>            :                 [ C(RESULT_ACCESS) ] = SKL_DEMAND_WRITE|</a>
<a name="725"><span class="lineNum">     725 </span>            :                                        SKL_L3_MISS_LOCAL_DRAM|SKL_SNOOP_DRAM,</a>
<a name="726"><span class="lineNum">     726 </span>            :                 [ C(RESULT_MISS)   ] = SKL_DEMAND_WRITE|</a>
<a name="727"><span class="lineNum">     727 </span>            :                                        SKL_L3_MISS_REMOTE|SKL_SNOOP_DRAM,</a>
<a name="728"><span class="lineNum">     728 </span>            :         },</a>
<a name="729"><span class="lineNum">     729 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="730"><span class="lineNum">     730 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="731"><span class="lineNum">     731 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="732"><span class="lineNum">     732 </span>            :         },</a>
<a name="733"><span class="lineNum">     733 </span>            :  },</a>
<a name="734"><span class="lineNum">     734 </span>            : };</a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            : #define SNB_DMND_DATA_RD        (1ULL &lt;&lt; 0)</a>
<a name="737"><span class="lineNum">     737 </span>            : #define SNB_DMND_RFO            (1ULL &lt;&lt; 1)</a>
<a name="738"><span class="lineNum">     738 </span>            : #define SNB_DMND_IFETCH         (1ULL &lt;&lt; 2)</a>
<a name="739"><span class="lineNum">     739 </span>            : #define SNB_DMND_WB             (1ULL &lt;&lt; 3)</a>
<a name="740"><span class="lineNum">     740 </span>            : #define SNB_PF_DATA_RD          (1ULL &lt;&lt; 4)</a>
<a name="741"><span class="lineNum">     741 </span>            : #define SNB_PF_RFO              (1ULL &lt;&lt; 5)</a>
<a name="742"><span class="lineNum">     742 </span>            : #define SNB_PF_IFETCH           (1ULL &lt;&lt; 6)</a>
<a name="743"><span class="lineNum">     743 </span>            : #define SNB_LLC_DATA_RD         (1ULL &lt;&lt; 7)</a>
<a name="744"><span class="lineNum">     744 </span>            : #define SNB_LLC_RFO             (1ULL &lt;&lt; 8)</a>
<a name="745"><span class="lineNum">     745 </span>            : #define SNB_LLC_IFETCH          (1ULL &lt;&lt; 9)</a>
<a name="746"><span class="lineNum">     746 </span>            : #define SNB_BUS_LOCKS           (1ULL &lt;&lt; 10)</a>
<a name="747"><span class="lineNum">     747 </span>            : #define SNB_STRM_ST             (1ULL &lt;&lt; 11)</a>
<a name="748"><span class="lineNum">     748 </span>            : #define SNB_OTHER               (1ULL &lt;&lt; 15)</a>
<a name="749"><span class="lineNum">     749 </span>            : #define SNB_RESP_ANY            (1ULL &lt;&lt; 16)</a>
<a name="750"><span class="lineNum">     750 </span>            : #define SNB_NO_SUPP             (1ULL &lt;&lt; 17)</a>
<a name="751"><span class="lineNum">     751 </span>            : #define SNB_LLC_HITM            (1ULL &lt;&lt; 18)</a>
<a name="752"><span class="lineNum">     752 </span>            : #define SNB_LLC_HITE            (1ULL &lt;&lt; 19)</a>
<a name="753"><span class="lineNum">     753 </span>            : #define SNB_LLC_HITS            (1ULL &lt;&lt; 20)</a>
<a name="754"><span class="lineNum">     754 </span>            : #define SNB_LLC_HITF            (1ULL &lt;&lt; 21)</a>
<a name="755"><span class="lineNum">     755 </span>            : #define SNB_LOCAL               (1ULL &lt;&lt; 22)</a>
<a name="756"><span class="lineNum">     756 </span>            : #define SNB_REMOTE              (0xffULL &lt;&lt; 23)</a>
<a name="757"><span class="lineNum">     757 </span>            : #define SNB_SNP_NONE            (1ULL &lt;&lt; 31)</a>
<a name="758"><span class="lineNum">     758 </span>            : #define SNB_SNP_NOT_NEEDED      (1ULL &lt;&lt; 32)</a>
<a name="759"><span class="lineNum">     759 </span>            : #define SNB_SNP_MISS            (1ULL &lt;&lt; 33)</a>
<a name="760"><span class="lineNum">     760 </span>            : #define SNB_NO_FWD              (1ULL &lt;&lt; 34)</a>
<a name="761"><span class="lineNum">     761 </span>            : #define SNB_SNP_FWD             (1ULL &lt;&lt; 35)</a>
<a name="762"><span class="lineNum">     762 </span>            : #define SNB_HITM                (1ULL &lt;&lt; 36)</a>
<a name="763"><span class="lineNum">     763 </span>            : #define SNB_NON_DRAM            (1ULL &lt;&lt; 37)</a>
<a name="764"><span class="lineNum">     764 </span>            : </a>
<a name="765"><span class="lineNum">     765 </span>            : #define SNB_DMND_READ           (SNB_DMND_DATA_RD|SNB_LLC_DATA_RD)</a>
<a name="766"><span class="lineNum">     766 </span>            : #define SNB_DMND_WRITE          (SNB_DMND_RFO|SNB_LLC_RFO)</a>
<a name="767"><span class="lineNum">     767 </span>            : #define SNB_DMND_PREFETCH       (SNB_PF_DATA_RD|SNB_PF_RFO)</a>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<a name="769"><span class="lineNum">     769 </span>            : #define SNB_SNP_ANY             (SNB_SNP_NONE|SNB_SNP_NOT_NEEDED| \</a>
<a name="770"><span class="lineNum">     770 </span>            :                                  SNB_SNP_MISS|SNB_NO_FWD|SNB_SNP_FWD| \</a>
<a name="771"><span class="lineNum">     771 </span>            :                                  SNB_HITM)</a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span>            : #define SNB_DRAM_ANY            (SNB_LOCAL|SNB_REMOTE|SNB_SNP_ANY)</a>
<a name="774"><span class="lineNum">     774 </span>            : #define SNB_DRAM_REMOTE         (SNB_REMOTE|SNB_SNP_ANY)</a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span>            : #define SNB_L3_ACCESS           SNB_RESP_ANY</a>
<a name="777"><span class="lineNum">     777 </span>            : #define SNB_L3_MISS             (SNB_DRAM_ANY|SNB_NON_DRAM)</a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span>            : static __initconst const u64 snb_hw_cache_extra_regs</a>
<a name="780"><span class="lineNum">     780 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="781"><span class="lineNum">     781 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="782"><span class="lineNum">     782 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="783"><span class="lineNum">     783 </span>            : {</a>
<a name="784"><span class="lineNum">     784 </span>            :  [ C(LL  ) ] = {</a>
<a name="785"><span class="lineNum">     785 </span>            :         [ C(OP_READ) ] = {</a>
<a name="786"><span class="lineNum">     786 </span>            :                 [ C(RESULT_ACCESS) ] = SNB_DMND_READ|SNB_L3_ACCESS,</a>
<a name="787"><span class="lineNum">     787 </span>            :                 [ C(RESULT_MISS)   ] = SNB_DMND_READ|SNB_L3_MISS,</a>
<a name="788"><span class="lineNum">     788 </span>            :         },</a>
<a name="789"><span class="lineNum">     789 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="790"><span class="lineNum">     790 </span>            :                 [ C(RESULT_ACCESS) ] = SNB_DMND_WRITE|SNB_L3_ACCESS,</a>
<a name="791"><span class="lineNum">     791 </span>            :                 [ C(RESULT_MISS)   ] = SNB_DMND_WRITE|SNB_L3_MISS,</a>
<a name="792"><span class="lineNum">     792 </span>            :         },</a>
<a name="793"><span class="lineNum">     793 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="794"><span class="lineNum">     794 </span>            :                 [ C(RESULT_ACCESS) ] = SNB_DMND_PREFETCH|SNB_L3_ACCESS,</a>
<a name="795"><span class="lineNum">     795 </span>            :                 [ C(RESULT_MISS)   ] = SNB_DMND_PREFETCH|SNB_L3_MISS,</a>
<a name="796"><span class="lineNum">     796 </span>            :         },</a>
<a name="797"><span class="lineNum">     797 </span>            :  },</a>
<a name="798"><span class="lineNum">     798 </span>            :  [ C(NODE) ] = {</a>
<a name="799"><span class="lineNum">     799 </span>            :         [ C(OP_READ) ] = {</a>
<a name="800"><span class="lineNum">     800 </span>            :                 [ C(RESULT_ACCESS) ] = SNB_DMND_READ|SNB_DRAM_ANY,</a>
<a name="801"><span class="lineNum">     801 </span>            :                 [ C(RESULT_MISS)   ] = SNB_DMND_READ|SNB_DRAM_REMOTE,</a>
<a name="802"><span class="lineNum">     802 </span>            :         },</a>
<a name="803"><span class="lineNum">     803 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="804"><span class="lineNum">     804 </span>            :                 [ C(RESULT_ACCESS) ] = SNB_DMND_WRITE|SNB_DRAM_ANY,</a>
<a name="805"><span class="lineNum">     805 </span>            :                 [ C(RESULT_MISS)   ] = SNB_DMND_WRITE|SNB_DRAM_REMOTE,</a>
<a name="806"><span class="lineNum">     806 </span>            :         },</a>
<a name="807"><span class="lineNum">     807 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="808"><span class="lineNum">     808 </span>            :                 [ C(RESULT_ACCESS) ] = SNB_DMND_PREFETCH|SNB_DRAM_ANY,</a>
<a name="809"><span class="lineNum">     809 </span>            :                 [ C(RESULT_MISS)   ] = SNB_DMND_PREFETCH|SNB_DRAM_REMOTE,</a>
<a name="810"><span class="lineNum">     810 </span>            :         },</a>
<a name="811"><span class="lineNum">     811 </span>            :  },</a>
<a name="812"><span class="lineNum">     812 </span>            : };</a>
<a name="813"><span class="lineNum">     813 </span>            : </a>
<a name="814"><span class="lineNum">     814 </span>            : static __initconst const u64 snb_hw_cache_event_ids</a>
<a name="815"><span class="lineNum">     815 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="816"><span class="lineNum">     816 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="817"><span class="lineNum">     817 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="818"><span class="lineNum">     818 </span>            : {</a>
<a name="819"><span class="lineNum">     819 </span>            :  [ C(L1D) ] = {</a>
<a name="820"><span class="lineNum">     820 </span>            :         [ C(OP_READ) ] = {</a>
<a name="821"><span class="lineNum">     821 </span>            :                 [ C(RESULT_ACCESS) ] = 0xf1d0, /* MEM_UOP_RETIRED.LOADS        */</a>
<a name="822"><span class="lineNum">     822 </span>            :                 [ C(RESULT_MISS)   ] = 0x0151, /* L1D.REPLACEMENT              */</a>
<a name="823"><span class="lineNum">     823 </span>            :         },</a>
<a name="824"><span class="lineNum">     824 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="825"><span class="lineNum">     825 </span>            :                 [ C(RESULT_ACCESS) ] = 0xf2d0, /* MEM_UOP_RETIRED.STORES       */</a>
<a name="826"><span class="lineNum">     826 </span>            :                 [ C(RESULT_MISS)   ] = 0x0851, /* L1D.ALL_M_REPLACEMENT        */</a>
<a name="827"><span class="lineNum">     827 </span>            :         },</a>
<a name="828"><span class="lineNum">     828 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="829"><span class="lineNum">     829 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="830"><span class="lineNum">     830 </span>            :                 [ C(RESULT_MISS)   ] = 0x024e, /* HW_PRE_REQ.DL1_MISS          */</a>
<a name="831"><span class="lineNum">     831 </span>            :         },</a>
<a name="832"><span class="lineNum">     832 </span>            :  },</a>
<a name="833"><span class="lineNum">     833 </span>            :  [ C(L1I ) ] = {</a>
<a name="834"><span class="lineNum">     834 </span>            :         [ C(OP_READ) ] = {</a>
<a name="835"><span class="lineNum">     835 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="836"><span class="lineNum">     836 </span>            :                 [ C(RESULT_MISS)   ] = 0x0280, /* ICACHE.MISSES */</a>
<a name="837"><span class="lineNum">     837 </span>            :         },</a>
<a name="838"><span class="lineNum">     838 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="839"><span class="lineNum">     839 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="840"><span class="lineNum">     840 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="841"><span class="lineNum">     841 </span>            :         },</a>
<a name="842"><span class="lineNum">     842 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="843"><span class="lineNum">     843 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="844"><span class="lineNum">     844 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="845"><span class="lineNum">     845 </span>            :         },</a>
<a name="846"><span class="lineNum">     846 </span>            :  },</a>
<a name="847"><span class="lineNum">     847 </span>            :  [ C(LL  ) ] = {</a>
<a name="848"><span class="lineNum">     848 </span>            :         [ C(OP_READ) ] = {</a>
<a name="849"><span class="lineNum">     849 </span>            :                 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</a>
<a name="850"><span class="lineNum">     850 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="851"><span class="lineNum">     851 </span>            :                 /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */</a>
<a name="852"><span class="lineNum">     852 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="853"><span class="lineNum">     853 </span>            :         },</a>
<a name="854"><span class="lineNum">     854 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="855"><span class="lineNum">     855 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</a>
<a name="856"><span class="lineNum">     856 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="857"><span class="lineNum">     857 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</a>
<a name="858"><span class="lineNum">     858 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="859"><span class="lineNum">     859 </span>            :         },</a>
<a name="860"><span class="lineNum">     860 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="861"><span class="lineNum">     861 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</a>
<a name="862"><span class="lineNum">     862 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="863"><span class="lineNum">     863 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</a>
<a name="864"><span class="lineNum">     864 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="865"><span class="lineNum">     865 </span>            :         },</a>
<a name="866"><span class="lineNum">     866 </span>            :  },</a>
<a name="867"><span class="lineNum">     867 </span>            :  [ C(DTLB) ] = {</a>
<a name="868"><span class="lineNum">     868 </span>            :         [ C(OP_READ) ] = {</a>
<a name="869"><span class="lineNum">     869 </span>            :                 [ C(RESULT_ACCESS) ] = 0x81d0, /* MEM_UOP_RETIRED.ALL_LOADS */</a>
<a name="870"><span class="lineNum">     870 </span>            :                 [ C(RESULT_MISS)   ] = 0x0108, /* DTLB_LOAD_MISSES.CAUSES_A_WALK */</a>
<a name="871"><span class="lineNum">     871 </span>            :         },</a>
<a name="872"><span class="lineNum">     872 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="873"><span class="lineNum">     873 </span>            :                 [ C(RESULT_ACCESS) ] = 0x82d0, /* MEM_UOP_RETIRED.ALL_STORES */</a>
<a name="874"><span class="lineNum">     874 </span>            :                 [ C(RESULT_MISS)   ] = 0x0149, /* DTLB_STORE_MISSES.MISS_CAUSES_A_WALK */</a>
<a name="875"><span class="lineNum">     875 </span>            :         },</a>
<a name="876"><span class="lineNum">     876 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="877"><span class="lineNum">     877 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="878"><span class="lineNum">     878 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="879"><span class="lineNum">     879 </span>            :         },</a>
<a name="880"><span class="lineNum">     880 </span>            :  },</a>
<a name="881"><span class="lineNum">     881 </span>            :  [ C(ITLB) ] = {</a>
<a name="882"><span class="lineNum">     882 </span>            :         [ C(OP_READ) ] = {</a>
<a name="883"><span class="lineNum">     883 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1085, /* ITLB_MISSES.STLB_HIT         */</a>
<a name="884"><span class="lineNum">     884 </span>            :                 [ C(RESULT_MISS)   ] = 0x0185, /* ITLB_MISSES.CAUSES_A_WALK    */</a>
<a name="885"><span class="lineNum">     885 </span>            :         },</a>
<a name="886"><span class="lineNum">     886 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="887"><span class="lineNum">     887 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="888"><span class="lineNum">     888 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="889"><span class="lineNum">     889 </span>            :         },</a>
<a name="890"><span class="lineNum">     890 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="891"><span class="lineNum">     891 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="892"><span class="lineNum">     892 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="893"><span class="lineNum">     893 </span>            :         },</a>
<a name="894"><span class="lineNum">     894 </span>            :  },</a>
<a name="895"><span class="lineNum">     895 </span>            :  [ C(BPU ) ] = {</a>
<a name="896"><span class="lineNum">     896 </span>            :         [ C(OP_READ) ] = {</a>
<a name="897"><span class="lineNum">     897 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */</a>
<a name="898"><span class="lineNum">     898 </span>            :                 [ C(RESULT_MISS)   ] = 0x00c5, /* BR_MISP_RETIRED.ALL_BRANCHES */</a>
<a name="899"><span class="lineNum">     899 </span>            :         },</a>
<a name="900"><span class="lineNum">     900 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="901"><span class="lineNum">     901 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="902"><span class="lineNum">     902 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="903"><span class="lineNum">     903 </span>            :         },</a>
<a name="904"><span class="lineNum">     904 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="905"><span class="lineNum">     905 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="906"><span class="lineNum">     906 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="907"><span class="lineNum">     907 </span>            :         },</a>
<a name="908"><span class="lineNum">     908 </span>            :  },</a>
<a name="909"><span class="lineNum">     909 </span>            :  [ C(NODE) ] = {</a>
<a name="910"><span class="lineNum">     910 </span>            :         [ C(OP_READ) ] = {</a>
<a name="911"><span class="lineNum">     911 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="912"><span class="lineNum">     912 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="913"><span class="lineNum">     913 </span>            :         },</a>
<a name="914"><span class="lineNum">     914 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="915"><span class="lineNum">     915 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="916"><span class="lineNum">     916 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="917"><span class="lineNum">     917 </span>            :         },</a>
<a name="918"><span class="lineNum">     918 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="919"><span class="lineNum">     919 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="920"><span class="lineNum">     920 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="921"><span class="lineNum">     921 </span>            :         },</a>
<a name="922"><span class="lineNum">     922 </span>            :  },</a>
<a name="923"><span class="lineNum">     923 </span>            : </a>
<a name="924"><span class="lineNum">     924 </span>            : };</a>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<a name="926"><span class="lineNum">     926 </span>            : /*</a>
<a name="927"><span class="lineNum">     927 </span>            :  * Notes on the events:</a>
<a name="928"><span class="lineNum">     928 </span>            :  * - data reads do not include code reads (comparable to earlier tables)</a>
<a name="929"><span class="lineNum">     929 </span>            :  * - data counts include speculative execution (except L1 write, dtlb, bpu)</a>
<a name="930"><span class="lineNum">     930 </span>            :  * - remote node access includes remote memory, remote cache, remote mmio.</a>
<a name="931"><span class="lineNum">     931 </span>            :  * - prefetches are not included in the counts because they are not</a>
<a name="932"><span class="lineNum">     932 </span>            :  *   reliably counted.</a>
<a name="933"><span class="lineNum">     933 </span>            :  */</a>
<a name="934"><span class="lineNum">     934 </span>            : </a>
<a name="935"><span class="lineNum">     935 </span>            : #define HSW_DEMAND_DATA_RD              BIT_ULL(0)</a>
<a name="936"><span class="lineNum">     936 </span>            : #define HSW_DEMAND_RFO                  BIT_ULL(1)</a>
<a name="937"><span class="lineNum">     937 </span>            : #define HSW_ANY_RESPONSE                BIT_ULL(16)</a>
<a name="938"><span class="lineNum">     938 </span>            : #define HSW_SUPPLIER_NONE               BIT_ULL(17)</a>
<a name="939"><span class="lineNum">     939 </span>            : #define HSW_L3_MISS_LOCAL_DRAM          BIT_ULL(22)</a>
<a name="940"><span class="lineNum">     940 </span>            : #define HSW_L3_MISS_REMOTE_HOP0         BIT_ULL(27)</a>
<a name="941"><span class="lineNum">     941 </span>            : #define HSW_L3_MISS_REMOTE_HOP1         BIT_ULL(28)</a>
<a name="942"><span class="lineNum">     942 </span>            : #define HSW_L3_MISS_REMOTE_HOP2P        BIT_ULL(29)</a>
<a name="943"><span class="lineNum">     943 </span>            : #define HSW_L3_MISS                     (HSW_L3_MISS_LOCAL_DRAM| \</a>
<a name="944"><span class="lineNum">     944 </span>            :                                          HSW_L3_MISS_REMOTE_HOP0|HSW_L3_MISS_REMOTE_HOP1| \</a>
<a name="945"><span class="lineNum">     945 </span>            :                                          HSW_L3_MISS_REMOTE_HOP2P)</a>
<a name="946"><span class="lineNum">     946 </span>            : #define HSW_SNOOP_NONE                  BIT_ULL(31)</a>
<a name="947"><span class="lineNum">     947 </span>            : #define HSW_SNOOP_NOT_NEEDED            BIT_ULL(32)</a>
<a name="948"><span class="lineNum">     948 </span>            : #define HSW_SNOOP_MISS                  BIT_ULL(33)</a>
<a name="949"><span class="lineNum">     949 </span>            : #define HSW_SNOOP_HIT_NO_FWD            BIT_ULL(34)</a>
<a name="950"><span class="lineNum">     950 </span>            : #define HSW_SNOOP_HIT_WITH_FWD          BIT_ULL(35)</a>
<a name="951"><span class="lineNum">     951 </span>            : #define HSW_SNOOP_HITM                  BIT_ULL(36)</a>
<a name="952"><span class="lineNum">     952 </span>            : #define HSW_SNOOP_NON_DRAM              BIT_ULL(37)</a>
<a name="953"><span class="lineNum">     953 </span>            : #define HSW_ANY_SNOOP                   (HSW_SNOOP_NONE| \</a>
<a name="954"><span class="lineNum">     954 </span>            :                                          HSW_SNOOP_NOT_NEEDED|HSW_SNOOP_MISS| \</a>
<a name="955"><span class="lineNum">     955 </span>            :                                          HSW_SNOOP_HIT_NO_FWD|HSW_SNOOP_HIT_WITH_FWD| \</a>
<a name="956"><span class="lineNum">     956 </span>            :                                          HSW_SNOOP_HITM|HSW_SNOOP_NON_DRAM)</a>
<a name="957"><span class="lineNum">     957 </span>            : #define HSW_SNOOP_DRAM                  (HSW_ANY_SNOOP &amp; ~HSW_SNOOP_NON_DRAM)</a>
<a name="958"><span class="lineNum">     958 </span>            : #define HSW_DEMAND_READ                 HSW_DEMAND_DATA_RD</a>
<a name="959"><span class="lineNum">     959 </span>            : #define HSW_DEMAND_WRITE                HSW_DEMAND_RFO</a>
<a name="960"><span class="lineNum">     960 </span>            : #define HSW_L3_MISS_REMOTE              (HSW_L3_MISS_REMOTE_HOP0|\</a>
<a name="961"><span class="lineNum">     961 </span>            :                                          HSW_L3_MISS_REMOTE_HOP1|HSW_L3_MISS_REMOTE_HOP2P)</a>
<a name="962"><span class="lineNum">     962 </span>            : #define HSW_LLC_ACCESS                  HSW_ANY_RESPONSE</a>
<a name="963"><span class="lineNum">     963 </span>            : </a>
<a name="964"><span class="lineNum">     964 </span>            : #define BDW_L3_MISS_LOCAL               BIT(26)</a>
<a name="965"><span class="lineNum">     965 </span>            : #define BDW_L3_MISS                     (BDW_L3_MISS_LOCAL| \</a>
<a name="966"><span class="lineNum">     966 </span>            :                                          HSW_L3_MISS_REMOTE_HOP0|HSW_L3_MISS_REMOTE_HOP1| \</a>
<a name="967"><span class="lineNum">     967 </span>            :                                          HSW_L3_MISS_REMOTE_HOP2P)</a>
<a name="968"><span class="lineNum">     968 </span>            : </a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span>            : static __initconst const u64 hsw_hw_cache_event_ids</a>
<a name="971"><span class="lineNum">     971 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="972"><span class="lineNum">     972 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="973"><span class="lineNum">     973 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="974"><span class="lineNum">     974 </span>            : {</a>
<a name="975"><span class="lineNum">     975 </span>            :  [ C(L1D ) ] = {</a>
<a name="976"><span class="lineNum">     976 </span>            :         [ C(OP_READ) ] = {</a>
<a name="977"><span class="lineNum">     977 </span>            :                 [ C(RESULT_ACCESS) ] = 0x81d0,  /* MEM_UOPS_RETIRED.ALL_LOADS */</a>
<a name="978"><span class="lineNum">     978 </span>            :                 [ C(RESULT_MISS)   ] = 0x151,   /* L1D.REPLACEMENT */</a>
<a name="979"><span class="lineNum">     979 </span>            :         },</a>
<a name="980"><span class="lineNum">     980 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="981"><span class="lineNum">     981 </span>            :                 [ C(RESULT_ACCESS) ] = 0x82d0,  /* MEM_UOPS_RETIRED.ALL_STORES */</a>
<a name="982"><span class="lineNum">     982 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="983"><span class="lineNum">     983 </span>            :         },</a>
<a name="984"><span class="lineNum">     984 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="985"><span class="lineNum">     985 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="986"><span class="lineNum">     986 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="987"><span class="lineNum">     987 </span>            :         },</a>
<a name="988"><span class="lineNum">     988 </span>            :  },</a>
<a name="989"><span class="lineNum">     989 </span>            :  [ C(L1I ) ] = {</a>
<a name="990"><span class="lineNum">     990 </span>            :         [ C(OP_READ) ] = {</a>
<a name="991"><span class="lineNum">     991 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="992"><span class="lineNum">     992 </span>            :                 [ C(RESULT_MISS)   ] = 0x280,   /* ICACHE.MISSES */</a>
<a name="993"><span class="lineNum">     993 </span>            :         },</a>
<a name="994"><span class="lineNum">     994 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="995"><span class="lineNum">     995 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="996"><span class="lineNum">     996 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="997"><span class="lineNum">     997 </span>            :         },</a>
<a name="998"><span class="lineNum">     998 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="999"><span class="lineNum">     999 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1000"><span class="lineNum">    1000 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1001"><span class="lineNum">    1001 </span>            :         },</a>
<a name="1002"><span class="lineNum">    1002 </span>            :  },</a>
<a name="1003"><span class="lineNum">    1003 </span>            :  [ C(LL  ) ] = {</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1005"><span class="lineNum">    1005 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         },</a>
<a name="1008"><span class="lineNum">    1008 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1009"><span class="lineNum">    1009 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1010"><span class="lineNum">    1010 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1011"><span class="lineNum">    1011 </span>            :         },</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1013"><span class="lineNum">    1013 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1014"><span class="lineNum">    1014 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1015"><span class="lineNum">    1015 </span>            :         },</a>
<a name="1016"><span class="lineNum">    1016 </span>            :  },</a>
<a name="1017"><span class="lineNum">    1017 </span>            :  [ C(DTLB) ] = {</a>
<a name="1018"><span class="lineNum">    1018 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1019"><span class="lineNum">    1019 </span>            :                 [ C(RESULT_ACCESS) ] = 0x81d0,  /* MEM_UOPS_RETIRED.ALL_LOADS */</a>
<a name="1020"><span class="lineNum">    1020 </span>            :                 [ C(RESULT_MISS)   ] = 0x108,   /* DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK */</a>
<a name="1021"><span class="lineNum">    1021 </span>            :         },</a>
<a name="1022"><span class="lineNum">    1022 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1023"><span class="lineNum">    1023 </span>            :                 [ C(RESULT_ACCESS) ] = 0x82d0,  /* MEM_UOPS_RETIRED.ALL_STORES */</a>
<a name="1024"><span class="lineNum">    1024 </span>            :                 [ C(RESULT_MISS)   ] = 0x149,   /* DTLB_STORE_MISSES.MISS_CAUSES_A_WALK */</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         },</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1027"><span class="lineNum">    1027 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1028"><span class="lineNum">    1028 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1029"><span class="lineNum">    1029 </span>            :         },</a>
<a name="1030"><span class="lineNum">    1030 </span>            :  },</a>
<a name="1031"><span class="lineNum">    1031 </span>            :  [ C(ITLB) ] = {</a>
<a name="1032"><span class="lineNum">    1032 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1033"><span class="lineNum">    1033 </span>            :                 [ C(RESULT_ACCESS) ] = 0x6085,  /* ITLB_MISSES.STLB_HIT */</a>
<a name="1034"><span class="lineNum">    1034 </span>            :                 [ C(RESULT_MISS)   ] = 0x185,   /* ITLB_MISSES.MISS_CAUSES_A_WALK */</a>
<a name="1035"><span class="lineNum">    1035 </span>            :         },</a>
<a name="1036"><span class="lineNum">    1036 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1037"><span class="lineNum">    1037 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1038"><span class="lineNum">    1038 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1039"><span class="lineNum">    1039 </span>            :         },</a>
<a name="1040"><span class="lineNum">    1040 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1041"><span class="lineNum">    1041 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1042"><span class="lineNum">    1042 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1043"><span class="lineNum">    1043 </span>            :         },</a>
<a name="1044"><span class="lineNum">    1044 </span>            :  },</a>
<a name="1045"><span class="lineNum">    1045 </span>            :  [ C(BPU ) ] = {</a>
<a name="1046"><span class="lineNum">    1046 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1047"><span class="lineNum">    1047 </span>            :                 [ C(RESULT_ACCESS) ] = 0xc4,    /* BR_INST_RETIRED.ALL_BRANCHES */</a>
<a name="1048"><span class="lineNum">    1048 </span>            :                 [ C(RESULT_MISS)   ] = 0xc5,    /* BR_MISP_RETIRED.ALL_BRANCHES */</a>
<a name="1049"><span class="lineNum">    1049 </span>            :         },</a>
<a name="1050"><span class="lineNum">    1050 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1051"><span class="lineNum">    1051 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1052"><span class="lineNum">    1052 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1053"><span class="lineNum">    1053 </span>            :         },</a>
<a name="1054"><span class="lineNum">    1054 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1055"><span class="lineNum">    1055 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1056"><span class="lineNum">    1056 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1057"><span class="lineNum">    1057 </span>            :         },</a>
<a name="1058"><span class="lineNum">    1058 </span>            :  },</a>
<a name="1059"><span class="lineNum">    1059 </span>            :  [ C(NODE) ] = {</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1061"><span class="lineNum">    1061 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1062"><span class="lineNum">    1062 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1063"><span class="lineNum">    1063 </span>            :         },</a>
<a name="1064"><span class="lineNum">    1064 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1065"><span class="lineNum">    1065 </span>            :                 [ C(RESULT_ACCESS) ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1066"><span class="lineNum">    1066 </span>            :                 [ C(RESULT_MISS)   ] = 0x1b7,   /* OFFCORE_RESPONSE */</a>
<a name="1067"><span class="lineNum">    1067 </span>            :         },</a>
<a name="1068"><span class="lineNum">    1068 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1070"><span class="lineNum">    1070 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1071"><span class="lineNum">    1071 </span>            :         },</a>
<a name="1072"><span class="lineNum">    1072 </span>            :  },</a>
<a name="1073"><span class="lineNum">    1073 </span>            : };</a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span>            : static __initconst const u64 hsw_hw_cache_extra_regs</a>
<a name="1076"><span class="lineNum">    1076 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1077"><span class="lineNum">    1077 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1078"><span class="lineNum">    1078 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1079"><span class="lineNum">    1079 </span>            : {</a>
<a name="1080"><span class="lineNum">    1080 </span>            :  [ C(LL  ) ] = {</a>
<a name="1081"><span class="lineNum">    1081 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1082"><span class="lineNum">    1082 </span>            :                 [ C(RESULT_ACCESS) ] = HSW_DEMAND_READ|</a>
<a name="1083"><span class="lineNum">    1083 </span>            :                                        HSW_LLC_ACCESS,</a>
<a name="1084"><span class="lineNum">    1084 </span>            :                 [ C(RESULT_MISS)   ] = HSW_DEMAND_READ|</a>
<a name="1085"><span class="lineNum">    1085 </span>            :                                        HSW_L3_MISS|HSW_ANY_SNOOP,</a>
<a name="1086"><span class="lineNum">    1086 </span>            :         },</a>
<a name="1087"><span class="lineNum">    1087 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                 [ C(RESULT_ACCESS) ] = HSW_DEMAND_WRITE|</a>
<a name="1089"><span class="lineNum">    1089 </span>            :                                        HSW_LLC_ACCESS,</a>
<a name="1090"><span class="lineNum">    1090 </span>            :                 [ C(RESULT_MISS)   ] = HSW_DEMAND_WRITE|</a>
<a name="1091"><span class="lineNum">    1091 </span>            :                                        HSW_L3_MISS|HSW_ANY_SNOOP,</a>
<a name="1092"><span class="lineNum">    1092 </span>            :         },</a>
<a name="1093"><span class="lineNum">    1093 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1094"><span class="lineNum">    1094 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1095"><span class="lineNum">    1095 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1096"><span class="lineNum">    1096 </span>            :         },</a>
<a name="1097"><span class="lineNum">    1097 </span>            :  },</a>
<a name="1098"><span class="lineNum">    1098 </span>            :  [ C(NODE) ] = {</a>
<a name="1099"><span class="lineNum">    1099 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1100"><span class="lineNum">    1100 </span>            :                 [ C(RESULT_ACCESS) ] = HSW_DEMAND_READ|</a>
<a name="1101"><span class="lineNum">    1101 </span>            :                                        HSW_L3_MISS_LOCAL_DRAM|</a>
<a name="1102"><span class="lineNum">    1102 </span>            :                                        HSW_SNOOP_DRAM,</a>
<a name="1103"><span class="lineNum">    1103 </span>            :                 [ C(RESULT_MISS)   ] = HSW_DEMAND_READ|</a>
<a name="1104"><span class="lineNum">    1104 </span>            :                                        HSW_L3_MISS_REMOTE|</a>
<a name="1105"><span class="lineNum">    1105 </span>            :                                        HSW_SNOOP_DRAM,</a>
<a name="1106"><span class="lineNum">    1106 </span>            :         },</a>
<a name="1107"><span class="lineNum">    1107 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1108"><span class="lineNum">    1108 </span>            :                 [ C(RESULT_ACCESS) ] = HSW_DEMAND_WRITE|</a>
<a name="1109"><span class="lineNum">    1109 </span>            :                                        HSW_L3_MISS_LOCAL_DRAM|</a>
<a name="1110"><span class="lineNum">    1110 </span>            :                                        HSW_SNOOP_DRAM,</a>
<a name="1111"><span class="lineNum">    1111 </span>            :                 [ C(RESULT_MISS)   ] = HSW_DEMAND_WRITE|</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                                        HSW_L3_MISS_REMOTE|</a>
<a name="1113"><span class="lineNum">    1113 </span>            :                                        HSW_SNOOP_DRAM,</a>
<a name="1114"><span class="lineNum">    1114 </span>            :         },</a>
<a name="1115"><span class="lineNum">    1115 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1116"><span class="lineNum">    1116 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1117"><span class="lineNum">    1117 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1118"><span class="lineNum">    1118 </span>            :         },</a>
<a name="1119"><span class="lineNum">    1119 </span>            :  },</a>
<a name="1120"><span class="lineNum">    1120 </span>            : };</a>
<a name="1121"><span class="lineNum">    1121 </span>            : </a>
<a name="1122"><span class="lineNum">    1122 </span>            : static __initconst const u64 westmere_hw_cache_event_ids</a>
<a name="1123"><span class="lineNum">    1123 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1124"><span class="lineNum">    1124 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1125"><span class="lineNum">    1125 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1126"><span class="lineNum">    1126 </span>            : {</a>
<a name="1127"><span class="lineNum">    1127 </span>            :  [ C(L1D) ] = {</a>
<a name="1128"><span class="lineNum">    1128 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1129"><span class="lineNum">    1129 </span>            :                 [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS       */</a>
<a name="1130"><span class="lineNum">    1130 </span>            :                 [ C(RESULT_MISS)   ] = 0x0151, /* L1D.REPL                     */</a>
<a name="1131"><span class="lineNum">    1131 </span>            :         },</a>
<a name="1132"><span class="lineNum">    1132 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1133"><span class="lineNum">    1133 </span>            :                 [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES      */</a>
<a name="1134"><span class="lineNum">    1134 </span>            :                 [ C(RESULT_MISS)   ] = 0x0251, /* L1D.M_REPL                   */</a>
<a name="1135"><span class="lineNum">    1135 </span>            :         },</a>
<a name="1136"><span class="lineNum">    1136 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1137"><span class="lineNum">    1137 </span>            :                 [ C(RESULT_ACCESS) ] = 0x014e, /* L1D_PREFETCH.REQUESTS        */</a>
<a name="1138"><span class="lineNum">    1138 </span>            :                 [ C(RESULT_MISS)   ] = 0x024e, /* L1D_PREFETCH.MISS            */</a>
<a name="1139"><span class="lineNum">    1139 </span>            :         },</a>
<a name="1140"><span class="lineNum">    1140 </span>            :  },</a>
<a name="1141"><span class="lineNum">    1141 </span>            :  [ C(L1I ) ] = {</a>
<a name="1142"><span class="lineNum">    1142 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1143"><span class="lineNum">    1143 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS                    */</a>
<a name="1144"><span class="lineNum">    1144 </span>            :                 [ C(RESULT_MISS)   ] = 0x0280, /* L1I.MISSES                   */</a>
<a name="1145"><span class="lineNum">    1145 </span>            :         },</a>
<a name="1146"><span class="lineNum">    1146 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1147"><span class="lineNum">    1147 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1148"><span class="lineNum">    1148 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1149"><span class="lineNum">    1149 </span>            :         },</a>
<a name="1150"><span class="lineNum">    1150 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1151"><span class="lineNum">    1151 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1152"><span class="lineNum">    1152 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1153"><span class="lineNum">    1153 </span>            :         },</a>
<a name="1154"><span class="lineNum">    1154 </span>            :  },</a>
<a name="1155"><span class="lineNum">    1155 </span>            :  [ C(LL  ) ] = {</a>
<a name="1156"><span class="lineNum">    1156 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1157"><span class="lineNum">    1157 </span>            :                 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</a>
<a name="1158"><span class="lineNum">    1158 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1159"><span class="lineNum">    1159 </span>            :                 /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */</a>
<a name="1160"><span class="lineNum">    1160 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1161"><span class="lineNum">    1161 </span>            :         },</a>
<a name="1162"><span class="lineNum">    1162 </span>            :         /*</a>
<a name="1163"><span class="lineNum">    1163 </span>            :          * Use RFO, not WRITEBACK, because a write miss would typically occur</a>
<a name="1164"><span class="lineNum">    1164 </span>            :          * on RFO.</a>
<a name="1165"><span class="lineNum">    1165 </span>            :          */</a>
<a name="1166"><span class="lineNum">    1166 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1167"><span class="lineNum">    1167 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</a>
<a name="1168"><span class="lineNum">    1168 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1169"><span class="lineNum">    1169 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</a>
<a name="1170"><span class="lineNum">    1170 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1171"><span class="lineNum">    1171 </span>            :         },</a>
<a name="1172"><span class="lineNum">    1172 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1173"><span class="lineNum">    1173 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</a>
<a name="1174"><span class="lineNum">    1174 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1175"><span class="lineNum">    1175 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</a>
<a name="1176"><span class="lineNum">    1176 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1177"><span class="lineNum">    1177 </span>            :         },</a>
<a name="1178"><span class="lineNum">    1178 </span>            :  },</a>
<a name="1179"><span class="lineNum">    1179 </span>            :  [ C(DTLB) ] = {</a>
<a name="1180"><span class="lineNum">    1180 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1181"><span class="lineNum">    1181 </span>            :                 [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS       */</a>
<a name="1182"><span class="lineNum">    1182 </span>            :                 [ C(RESULT_MISS)   ] = 0x0108, /* DTLB_LOAD_MISSES.ANY         */</a>
<a name="1183"><span class="lineNum">    1183 </span>            :         },</a>
<a name="1184"><span class="lineNum">    1184 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1185"><span class="lineNum">    1185 </span>            :                 [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES      */</a>
<a name="1186"><span class="lineNum">    1186 </span>            :                 [ C(RESULT_MISS)   ] = 0x010c, /* MEM_STORE_RETIRED.DTLB_MISS  */</a>
<a name="1187"><span class="lineNum">    1187 </span>            :         },</a>
<a name="1188"><span class="lineNum">    1188 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1189"><span class="lineNum">    1189 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1190"><span class="lineNum">    1190 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1191"><span class="lineNum">    1191 </span>            :         },</a>
<a name="1192"><span class="lineNum">    1192 </span>            :  },</a>
<a name="1193"><span class="lineNum">    1193 </span>            :  [ C(ITLB) ] = {</a>
<a name="1194"><span class="lineNum">    1194 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1195"><span class="lineNum">    1195 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01c0, /* INST_RETIRED.ANY_P           */</a>
<a name="1196"><span class="lineNum">    1196 </span>            :                 [ C(RESULT_MISS)   ] = 0x0185, /* ITLB_MISSES.ANY              */</a>
<a name="1197"><span class="lineNum">    1197 </span>            :         },</a>
<a name="1198"><span class="lineNum">    1198 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1199"><span class="lineNum">    1199 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1200"><span class="lineNum">    1200 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1201"><span class="lineNum">    1201 </span>            :         },</a>
<a name="1202"><span class="lineNum">    1202 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1203"><span class="lineNum">    1203 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1204"><span class="lineNum">    1204 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1205"><span class="lineNum">    1205 </span>            :         },</a>
<a name="1206"><span class="lineNum">    1206 </span>            :  },</a>
<a name="1207"><span class="lineNum">    1207 </span>            :  [ C(BPU ) ] = {</a>
<a name="1208"><span class="lineNum">    1208 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1209"><span class="lineNum">    1209 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                 [ C(RESULT_MISS)   ] = 0x03e8, /* BPU_CLEARS.ANY               */</a>
<a name="1211"><span class="lineNum">    1211 </span>            :         },</a>
<a name="1212"><span class="lineNum">    1212 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1213"><span class="lineNum">    1213 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1214"><span class="lineNum">    1214 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1215"><span class="lineNum">    1215 </span>            :         },</a>
<a name="1216"><span class="lineNum">    1216 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1217"><span class="lineNum">    1217 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1218"><span class="lineNum">    1218 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1219"><span class="lineNum">    1219 </span>            :         },</a>
<a name="1220"><span class="lineNum">    1220 </span>            :  },</a>
<a name="1221"><span class="lineNum">    1221 </span>            :  [ C(NODE) ] = {</a>
<a name="1222"><span class="lineNum">    1222 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1223"><span class="lineNum">    1223 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1224"><span class="lineNum">    1224 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1225"><span class="lineNum">    1225 </span>            :         },</a>
<a name="1226"><span class="lineNum">    1226 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1227"><span class="lineNum">    1227 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1228"><span class="lineNum">    1228 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1229"><span class="lineNum">    1229 </span>            :         },</a>
<a name="1230"><span class="lineNum">    1230 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1231"><span class="lineNum">    1231 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1232"><span class="lineNum">    1232 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1233"><span class="lineNum">    1233 </span>            :         },</a>
<a name="1234"><span class="lineNum">    1234 </span>            :  },</a>
<a name="1235"><span class="lineNum">    1235 </span>            : };</a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span>            : /*</a>
<a name="1238"><span class="lineNum">    1238 </span>            :  * Nehalem/Westmere MSR_OFFCORE_RESPONSE bits;</a>
<a name="1239"><span class="lineNum">    1239 </span>            :  * See IA32 SDM Vol 3B 30.6.1.3</a>
<a name="1240"><span class="lineNum">    1240 </span>            :  */</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span>            : #define NHM_DMND_DATA_RD        (1 &lt;&lt; 0)</a>
<a name="1243"><span class="lineNum">    1243 </span>            : #define NHM_DMND_RFO            (1 &lt;&lt; 1)</a>
<a name="1244"><span class="lineNum">    1244 </span>            : #define NHM_DMND_IFETCH         (1 &lt;&lt; 2)</a>
<a name="1245"><span class="lineNum">    1245 </span>            : #define NHM_DMND_WB             (1 &lt;&lt; 3)</a>
<a name="1246"><span class="lineNum">    1246 </span>            : #define NHM_PF_DATA_RD          (1 &lt;&lt; 4)</a>
<a name="1247"><span class="lineNum">    1247 </span>            : #define NHM_PF_DATA_RFO         (1 &lt;&lt; 5)</a>
<a name="1248"><span class="lineNum">    1248 </span>            : #define NHM_PF_IFETCH           (1 &lt;&lt; 6)</a>
<a name="1249"><span class="lineNum">    1249 </span>            : #define NHM_OFFCORE_OTHER       (1 &lt;&lt; 7)</a>
<a name="1250"><span class="lineNum">    1250 </span>            : #define NHM_UNCORE_HIT          (1 &lt;&lt; 8)</a>
<a name="1251"><span class="lineNum">    1251 </span>            : #define NHM_OTHER_CORE_HIT_SNP  (1 &lt;&lt; 9)</a>
<a name="1252"><span class="lineNum">    1252 </span>            : #define NHM_OTHER_CORE_HITM     (1 &lt;&lt; 10)</a>
<a name="1253"><span class="lineNum">    1253 </span>            :                                 /* reserved */</a>
<a name="1254"><span class="lineNum">    1254 </span>            : #define NHM_REMOTE_CACHE_FWD    (1 &lt;&lt; 12)</a>
<a name="1255"><span class="lineNum">    1255 </span>            : #define NHM_REMOTE_DRAM         (1 &lt;&lt; 13)</a>
<a name="1256"><span class="lineNum">    1256 </span>            : #define NHM_LOCAL_DRAM          (1 &lt;&lt; 14)</a>
<a name="1257"><span class="lineNum">    1257 </span>            : #define NHM_NON_DRAM            (1 &lt;&lt; 15)</a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span>            : #define NHM_LOCAL               (NHM_LOCAL_DRAM|NHM_REMOTE_CACHE_FWD)</a>
<a name="1260"><span class="lineNum">    1260 </span>            : #define NHM_REMOTE              (NHM_REMOTE_DRAM)</a>
<a name="1261"><span class="lineNum">    1261 </span>            : </a>
<a name="1262"><span class="lineNum">    1262 </span>            : #define NHM_DMND_READ           (NHM_DMND_DATA_RD)</a>
<a name="1263"><span class="lineNum">    1263 </span>            : #define NHM_DMND_WRITE          (NHM_DMND_RFO|NHM_DMND_WB)</a>
<a name="1264"><span class="lineNum">    1264 </span>            : #define NHM_DMND_PREFETCH       (NHM_PF_DATA_RD|NHM_PF_DATA_RFO)</a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span>            : #define NHM_L3_HIT      (NHM_UNCORE_HIT|NHM_OTHER_CORE_HIT_SNP|NHM_OTHER_CORE_HITM)</a>
<a name="1267"><span class="lineNum">    1267 </span>            : #define NHM_L3_MISS     (NHM_NON_DRAM|NHM_LOCAL_DRAM|NHM_REMOTE_DRAM|NHM_REMOTE_CACHE_FWD)</a>
<a name="1268"><span class="lineNum">    1268 </span>            : #define NHM_L3_ACCESS   (NHM_L3_HIT|NHM_L3_MISS)</a>
<a name="1269"><span class="lineNum">    1269 </span>            : </a>
<a name="1270"><span class="lineNum">    1270 </span>            : static __initconst const u64 nehalem_hw_cache_extra_regs</a>
<a name="1271"><span class="lineNum">    1271 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1272"><span class="lineNum">    1272 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1273"><span class="lineNum">    1273 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1274"><span class="lineNum">    1274 </span>            : {</a>
<a name="1275"><span class="lineNum">    1275 </span>            :  [ C(LL  ) ] = {</a>
<a name="1276"><span class="lineNum">    1276 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1277"><span class="lineNum">    1277 </span>            :                 [ C(RESULT_ACCESS) ] = NHM_DMND_READ|NHM_L3_ACCESS,</a>
<a name="1278"><span class="lineNum">    1278 </span>            :                 [ C(RESULT_MISS)   ] = NHM_DMND_READ|NHM_L3_MISS,</a>
<a name="1279"><span class="lineNum">    1279 </span>            :         },</a>
<a name="1280"><span class="lineNum">    1280 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1281"><span class="lineNum">    1281 </span>            :                 [ C(RESULT_ACCESS) ] = NHM_DMND_WRITE|NHM_L3_ACCESS,</a>
<a name="1282"><span class="lineNum">    1282 </span>            :                 [ C(RESULT_MISS)   ] = NHM_DMND_WRITE|NHM_L3_MISS,</a>
<a name="1283"><span class="lineNum">    1283 </span>            :         },</a>
<a name="1284"><span class="lineNum">    1284 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1285"><span class="lineNum">    1285 </span>            :                 [ C(RESULT_ACCESS) ] = NHM_DMND_PREFETCH|NHM_L3_ACCESS,</a>
<a name="1286"><span class="lineNum">    1286 </span>            :                 [ C(RESULT_MISS)   ] = NHM_DMND_PREFETCH|NHM_L3_MISS,</a>
<a name="1287"><span class="lineNum">    1287 </span>            :         },</a>
<a name="1288"><span class="lineNum">    1288 </span>            :  },</a>
<a name="1289"><span class="lineNum">    1289 </span>            :  [ C(NODE) ] = {</a>
<a name="1290"><span class="lineNum">    1290 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1291"><span class="lineNum">    1291 </span>            :                 [ C(RESULT_ACCESS) ] = NHM_DMND_READ|NHM_LOCAL|NHM_REMOTE,</a>
<a name="1292"><span class="lineNum">    1292 </span>            :                 [ C(RESULT_MISS)   ] = NHM_DMND_READ|NHM_REMOTE,</a>
<a name="1293"><span class="lineNum">    1293 </span>            :         },</a>
<a name="1294"><span class="lineNum">    1294 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1295"><span class="lineNum">    1295 </span>            :                 [ C(RESULT_ACCESS) ] = NHM_DMND_WRITE|NHM_LOCAL|NHM_REMOTE,</a>
<a name="1296"><span class="lineNum">    1296 </span>            :                 [ C(RESULT_MISS)   ] = NHM_DMND_WRITE|NHM_REMOTE,</a>
<a name="1297"><span class="lineNum">    1297 </span>            :         },</a>
<a name="1298"><span class="lineNum">    1298 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1299"><span class="lineNum">    1299 </span>            :                 [ C(RESULT_ACCESS) ] = NHM_DMND_PREFETCH|NHM_LOCAL|NHM_REMOTE,</a>
<a name="1300"><span class="lineNum">    1300 </span>            :                 [ C(RESULT_MISS)   ] = NHM_DMND_PREFETCH|NHM_REMOTE,</a>
<a name="1301"><span class="lineNum">    1301 </span>            :         },</a>
<a name="1302"><span class="lineNum">    1302 </span>            :  },</a>
<a name="1303"><span class="lineNum">    1303 </span>            : };</a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span>            : static __initconst const u64 nehalem_hw_cache_event_ids</a>
<a name="1306"><span class="lineNum">    1306 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1307"><span class="lineNum">    1307 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1308"><span class="lineNum">    1308 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1309"><span class="lineNum">    1309 </span>            : {</a>
<a name="1310"><span class="lineNum">    1310 </span>            :  [ C(L1D) ] = {</a>
<a name="1311"><span class="lineNum">    1311 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1312"><span class="lineNum">    1312 </span>            :                 [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS       */</a>
<a name="1313"><span class="lineNum">    1313 </span>            :                 [ C(RESULT_MISS)   ] = 0x0151, /* L1D.REPL                     */</a>
<a name="1314"><span class="lineNum">    1314 </span>            :         },</a>
<a name="1315"><span class="lineNum">    1315 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1316"><span class="lineNum">    1316 </span>            :                 [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES      */</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                 [ C(RESULT_MISS)   ] = 0x0251, /* L1D.M_REPL                   */</a>
<a name="1318"><span class="lineNum">    1318 </span>            :         },</a>
<a name="1319"><span class="lineNum">    1319 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1320"><span class="lineNum">    1320 </span>            :                 [ C(RESULT_ACCESS) ] = 0x014e, /* L1D_PREFETCH.REQUESTS        */</a>
<a name="1321"><span class="lineNum">    1321 </span>            :                 [ C(RESULT_MISS)   ] = 0x024e, /* L1D_PREFETCH.MISS            */</a>
<a name="1322"><span class="lineNum">    1322 </span>            :         },</a>
<a name="1323"><span class="lineNum">    1323 </span>            :  },</a>
<a name="1324"><span class="lineNum">    1324 </span>            :  [ C(L1I ) ] = {</a>
<a name="1325"><span class="lineNum">    1325 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1326"><span class="lineNum">    1326 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS                    */</a>
<a name="1327"><span class="lineNum">    1327 </span>            :                 [ C(RESULT_MISS)   ] = 0x0280, /* L1I.MISSES                   */</a>
<a name="1328"><span class="lineNum">    1328 </span>            :         },</a>
<a name="1329"><span class="lineNum">    1329 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1330"><span class="lineNum">    1330 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1331"><span class="lineNum">    1331 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1332"><span class="lineNum">    1332 </span>            :         },</a>
<a name="1333"><span class="lineNum">    1333 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1334"><span class="lineNum">    1334 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1335"><span class="lineNum">    1335 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1336"><span class="lineNum">    1336 </span>            :         },</a>
<a name="1337"><span class="lineNum">    1337 </span>            :  },</a>
<a name="1338"><span class="lineNum">    1338 </span>            :  [ C(LL  ) ] = {</a>
<a name="1339"><span class="lineNum">    1339 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1340"><span class="lineNum">    1340 </span>            :                 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</a>
<a name="1341"><span class="lineNum">    1341 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1342"><span class="lineNum">    1342 </span>            :                 /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */</a>
<a name="1343"><span class="lineNum">    1343 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1344"><span class="lineNum">    1344 </span>            :         },</a>
<a name="1345"><span class="lineNum">    1345 </span>            :         /*</a>
<a name="1346"><span class="lineNum">    1346 </span>            :          * Use RFO, not WRITEBACK, because a write miss would typically occur</a>
<a name="1347"><span class="lineNum">    1347 </span>            :          * on RFO.</a>
<a name="1348"><span class="lineNum">    1348 </span>            :          */</a>
<a name="1349"><span class="lineNum">    1349 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1350"><span class="lineNum">    1350 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</a>
<a name="1351"><span class="lineNum">    1351 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1352"><span class="lineNum">    1352 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</a>
<a name="1353"><span class="lineNum">    1353 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1354"><span class="lineNum">    1354 </span>            :         },</a>
<a name="1355"><span class="lineNum">    1355 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1356"><span class="lineNum">    1356 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</a>
<a name="1357"><span class="lineNum">    1357 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1358"><span class="lineNum">    1358 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</a>
<a name="1359"><span class="lineNum">    1359 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1360"><span class="lineNum">    1360 </span>            :         },</a>
<a name="1361"><span class="lineNum">    1361 </span>            :  },</a>
<a name="1362"><span class="lineNum">    1362 </span>            :  [ C(DTLB) ] = {</a>
<a name="1363"><span class="lineNum">    1363 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1364"><span class="lineNum">    1364 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI   (alias)  */</a>
<a name="1365"><span class="lineNum">    1365 </span>            :                 [ C(RESULT_MISS)   ] = 0x0108, /* DTLB_LOAD_MISSES.ANY         */</a>
<a name="1366"><span class="lineNum">    1366 </span>            :         },</a>
<a name="1367"><span class="lineNum">    1367 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1368"><span class="lineNum">    1368 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI   (alias)  */</a>
<a name="1369"><span class="lineNum">    1369 </span>            :                 [ C(RESULT_MISS)   ] = 0x010c, /* MEM_STORE_RETIRED.DTLB_MISS  */</a>
<a name="1370"><span class="lineNum">    1370 </span>            :         },</a>
<a name="1371"><span class="lineNum">    1371 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1372"><span class="lineNum">    1372 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                 [ C(RESULT_MISS)   ] = 0x0,</a>
<a name="1374"><span class="lineNum">    1374 </span>            :         },</a>
<a name="1375"><span class="lineNum">    1375 </span>            :  },</a>
<a name="1376"><span class="lineNum">    1376 </span>            :  [ C(ITLB) ] = {</a>
<a name="1377"><span class="lineNum">    1377 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1378"><span class="lineNum">    1378 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01c0, /* INST_RETIRED.ANY_P           */</a>
<a name="1379"><span class="lineNum">    1379 </span>            :                 [ C(RESULT_MISS)   ] = 0x20c8, /* ITLB_MISS_RETIRED            */</a>
<a name="1380"><span class="lineNum">    1380 </span>            :         },</a>
<a name="1381"><span class="lineNum">    1381 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1382"><span class="lineNum">    1382 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1383"><span class="lineNum">    1383 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1384"><span class="lineNum">    1384 </span>            :         },</a>
<a name="1385"><span class="lineNum">    1385 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1386"><span class="lineNum">    1386 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1387"><span class="lineNum">    1387 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1388"><span class="lineNum">    1388 </span>            :         },</a>
<a name="1389"><span class="lineNum">    1389 </span>            :  },</a>
<a name="1390"><span class="lineNum">    1390 </span>            :  [ C(BPU ) ] = {</a>
<a name="1391"><span class="lineNum">    1391 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1392"><span class="lineNum">    1392 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */</a>
<a name="1393"><span class="lineNum">    1393 </span>            :                 [ C(RESULT_MISS)   ] = 0x03e8, /* BPU_CLEARS.ANY               */</a>
<a name="1394"><span class="lineNum">    1394 </span>            :         },</a>
<a name="1395"><span class="lineNum">    1395 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1396"><span class="lineNum">    1396 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1397"><span class="lineNum">    1397 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1398"><span class="lineNum">    1398 </span>            :         },</a>
<a name="1399"><span class="lineNum">    1399 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1400"><span class="lineNum">    1400 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1401"><span class="lineNum">    1401 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1402"><span class="lineNum">    1402 </span>            :         },</a>
<a name="1403"><span class="lineNum">    1403 </span>            :  },</a>
<a name="1404"><span class="lineNum">    1404 </span>            :  [ C(NODE) ] = {</a>
<a name="1405"><span class="lineNum">    1405 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1406"><span class="lineNum">    1406 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1407"><span class="lineNum">    1407 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1408"><span class="lineNum">    1408 </span>            :         },</a>
<a name="1409"><span class="lineNum">    1409 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1410"><span class="lineNum">    1410 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1411"><span class="lineNum">    1411 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1412"><span class="lineNum">    1412 </span>            :         },</a>
<a name="1413"><span class="lineNum">    1413 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1414"><span class="lineNum">    1414 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1415"><span class="lineNum">    1415 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1416"><span class="lineNum">    1416 </span>            :         },</a>
<a name="1417"><span class="lineNum">    1417 </span>            :  },</a>
<a name="1418"><span class="lineNum">    1418 </span>            : };</a>
<a name="1419"><span class="lineNum">    1419 </span>            : </a>
<a name="1420"><span class="lineNum">    1420 </span>            : static __initconst const u64 core2_hw_cache_event_ids</a>
<a name="1421"><span class="lineNum">    1421 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1422"><span class="lineNum">    1422 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1423"><span class="lineNum">    1423 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1424"><span class="lineNum">    1424 </span>            : {</a>
<a name="1425"><span class="lineNum">    1425 </span>            :  [ C(L1D) ] = {</a>
<a name="1426"><span class="lineNum">    1426 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1427"><span class="lineNum">    1427 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI          */</a>
<a name="1428"><span class="lineNum">    1428 </span>            :                 [ C(RESULT_MISS)   ] = 0x0140, /* L1D_CACHE_LD.I_STATE       */</a>
<a name="1429"><span class="lineNum">    1429 </span>            :         },</a>
<a name="1430"><span class="lineNum">    1430 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1431"><span class="lineNum">    1431 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI          */</a>
<a name="1432"><span class="lineNum">    1432 </span>            :                 [ C(RESULT_MISS)   ] = 0x0141, /* L1D_CACHE_ST.I_STATE       */</a>
<a name="1433"><span class="lineNum">    1433 </span>            :         },</a>
<a name="1434"><span class="lineNum">    1434 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1435"><span class="lineNum">    1435 </span>            :                 [ C(RESULT_ACCESS) ] = 0x104e, /* L1D_PREFETCH.REQUESTS      */</a>
<a name="1436"><span class="lineNum">    1436 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1437"><span class="lineNum">    1437 </span>            :         },</a>
<a name="1438"><span class="lineNum">    1438 </span>            :  },</a>
<a name="1439"><span class="lineNum">    1439 </span>            :  [ C(L1I ) ] = {</a>
<a name="1440"><span class="lineNum">    1440 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1441"><span class="lineNum">    1441 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0080, /* L1I.READS                  */</a>
<a name="1442"><span class="lineNum">    1442 </span>            :                 [ C(RESULT_MISS)   ] = 0x0081, /* L1I.MISSES                 */</a>
<a name="1443"><span class="lineNum">    1443 </span>            :         },</a>
<a name="1444"><span class="lineNum">    1444 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1445"><span class="lineNum">    1445 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1446"><span class="lineNum">    1446 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1447"><span class="lineNum">    1447 </span>            :         },</a>
<a name="1448"><span class="lineNum">    1448 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1449"><span class="lineNum">    1449 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1450"><span class="lineNum">    1450 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1451"><span class="lineNum">    1451 </span>            :         },</a>
<a name="1452"><span class="lineNum">    1452 </span>            :  },</a>
<a name="1453"><span class="lineNum">    1453 </span>            :  [ C(LL  ) ] = {</a>
<a name="1454"><span class="lineNum">    1454 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1455"><span class="lineNum">    1455 </span>            :                 [ C(RESULT_ACCESS) ] = 0x4f29, /* L2_LD.MESI                 */</a>
<a name="1456"><span class="lineNum">    1456 </span>            :                 [ C(RESULT_MISS)   ] = 0x4129, /* L2_LD.ISTATE               */</a>
<a name="1457"><span class="lineNum">    1457 </span>            :         },</a>
<a name="1458"><span class="lineNum">    1458 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1459"><span class="lineNum">    1459 </span>            :                 [ C(RESULT_ACCESS) ] = 0x4f2A, /* L2_ST.MESI                 */</a>
<a name="1460"><span class="lineNum">    1460 </span>            :                 [ C(RESULT_MISS)   ] = 0x412A, /* L2_ST.ISTATE               */</a>
<a name="1461"><span class="lineNum">    1461 </span>            :         },</a>
<a name="1462"><span class="lineNum">    1462 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1463"><span class="lineNum">    1463 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1464"><span class="lineNum">    1464 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1465"><span class="lineNum">    1465 </span>            :         },</a>
<a name="1466"><span class="lineNum">    1466 </span>            :  },</a>
<a name="1467"><span class="lineNum">    1467 </span>            :  [ C(DTLB) ] = {</a>
<a name="1468"><span class="lineNum">    1468 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1469"><span class="lineNum">    1469 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI  (alias) */</a>
<a name="1470"><span class="lineNum">    1470 </span>            :                 [ C(RESULT_MISS)   ] = 0x0208, /* DTLB_MISSES.MISS_LD        */</a>
<a name="1471"><span class="lineNum">    1471 </span>            :         },</a>
<a name="1472"><span class="lineNum">    1472 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1473"><span class="lineNum">    1473 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI  (alias) */</a>
<a name="1474"><span class="lineNum">    1474 </span>            :                 [ C(RESULT_MISS)   ] = 0x0808, /* DTLB_MISSES.MISS_ST        */</a>
<a name="1475"><span class="lineNum">    1475 </span>            :         },</a>
<a name="1476"><span class="lineNum">    1476 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1477"><span class="lineNum">    1477 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1478"><span class="lineNum">    1478 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1479"><span class="lineNum">    1479 </span>            :         },</a>
<a name="1480"><span class="lineNum">    1480 </span>            :  },</a>
<a name="1481"><span class="lineNum">    1481 </span>            :  [ C(ITLB) ] = {</a>
<a name="1482"><span class="lineNum">    1482 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1483"><span class="lineNum">    1483 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P         */</a>
<a name="1484"><span class="lineNum">    1484 </span>            :                 [ C(RESULT_MISS)   ] = 0x1282, /* ITLBMISSES                 */</a>
<a name="1485"><span class="lineNum">    1485 </span>            :         },</a>
<a name="1486"><span class="lineNum">    1486 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1487"><span class="lineNum">    1487 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1488"><span class="lineNum">    1488 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1489"><span class="lineNum">    1489 </span>            :         },</a>
<a name="1490"><span class="lineNum">    1490 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1491"><span class="lineNum">    1491 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1492"><span class="lineNum">    1492 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1493"><span class="lineNum">    1493 </span>            :         },</a>
<a name="1494"><span class="lineNum">    1494 </span>            :  },</a>
<a name="1495"><span class="lineNum">    1495 </span>            :  [ C(BPU ) ] = {</a>
<a name="1496"><span class="lineNum">    1496 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1497"><span class="lineNum">    1497 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY        */</a>
<a name="1498"><span class="lineNum">    1498 </span>            :                 [ C(RESULT_MISS)   ] = 0x00c5, /* BP_INST_RETIRED.MISPRED    */</a>
<a name="1499"><span class="lineNum">    1499 </span>            :         },</a>
<a name="1500"><span class="lineNum">    1500 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1501"><span class="lineNum">    1501 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1502"><span class="lineNum">    1502 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1503"><span class="lineNum">    1503 </span>            :         },</a>
<a name="1504"><span class="lineNum">    1504 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1505"><span class="lineNum">    1505 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1506"><span class="lineNum">    1506 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1507"><span class="lineNum">    1507 </span>            :         },</a>
<a name="1508"><span class="lineNum">    1508 </span>            :  },</a>
<a name="1509"><span class="lineNum">    1509 </span>            : };</a>
<a name="1510"><span class="lineNum">    1510 </span>            : </a>
<a name="1511"><span class="lineNum">    1511 </span>            : static __initconst const u64 atom_hw_cache_event_ids</a>
<a name="1512"><span class="lineNum">    1512 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1513"><span class="lineNum">    1513 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1514"><span class="lineNum">    1514 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1515"><span class="lineNum">    1515 </span>            : {</a>
<a name="1516"><span class="lineNum">    1516 </span>            :  [ C(L1D) ] = {</a>
<a name="1517"><span class="lineNum">    1517 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1518"><span class="lineNum">    1518 </span>            :                 [ C(RESULT_ACCESS) ] = 0x2140, /* L1D_CACHE.LD               */</a>
<a name="1519"><span class="lineNum">    1519 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1520"><span class="lineNum">    1520 </span>            :         },</a>
<a name="1521"><span class="lineNum">    1521 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1522"><span class="lineNum">    1522 </span>            :                 [ C(RESULT_ACCESS) ] = 0x2240, /* L1D_CACHE.ST               */</a>
<a name="1523"><span class="lineNum">    1523 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1524"><span class="lineNum">    1524 </span>            :         },</a>
<a name="1525"><span class="lineNum">    1525 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1526"><span class="lineNum">    1526 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0,</a>
<a name="1527"><span class="lineNum">    1527 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1528"><span class="lineNum">    1528 </span>            :         },</a>
<a name="1529"><span class="lineNum">    1529 </span>            :  },</a>
<a name="1530"><span class="lineNum">    1530 </span>            :  [ C(L1I ) ] = {</a>
<a name="1531"><span class="lineNum">    1531 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1532"><span class="lineNum">    1532 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS                  */</a>
<a name="1533"><span class="lineNum">    1533 </span>            :                 [ C(RESULT_MISS)   ] = 0x0280, /* L1I.MISSES                 */</a>
<a name="1534"><span class="lineNum">    1534 </span>            :         },</a>
<a name="1535"><span class="lineNum">    1535 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1536"><span class="lineNum">    1536 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1537"><span class="lineNum">    1537 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1538"><span class="lineNum">    1538 </span>            :         },</a>
<a name="1539"><span class="lineNum">    1539 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1540"><span class="lineNum">    1540 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1541"><span class="lineNum">    1541 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1542"><span class="lineNum">    1542 </span>            :         },</a>
<a name="1543"><span class="lineNum">    1543 </span>            :  },</a>
<a name="1544"><span class="lineNum">    1544 </span>            :  [ C(LL  ) ] = {</a>
<a name="1545"><span class="lineNum">    1545 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1546"><span class="lineNum">    1546 </span>            :                 [ C(RESULT_ACCESS) ] = 0x4f29, /* L2_LD.MESI                 */</a>
<a name="1547"><span class="lineNum">    1547 </span>            :                 [ C(RESULT_MISS)   ] = 0x4129, /* L2_LD.ISTATE               */</a>
<a name="1548"><span class="lineNum">    1548 </span>            :         },</a>
<a name="1549"><span class="lineNum">    1549 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1550"><span class="lineNum">    1550 </span>            :                 [ C(RESULT_ACCESS) ] = 0x4f2A, /* L2_ST.MESI                 */</a>
<a name="1551"><span class="lineNum">    1551 </span>            :                 [ C(RESULT_MISS)   ] = 0x412A, /* L2_ST.ISTATE               */</a>
<a name="1552"><span class="lineNum">    1552 </span>            :         },</a>
<a name="1553"><span class="lineNum">    1553 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1554"><span class="lineNum">    1554 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1555"><span class="lineNum">    1555 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1556"><span class="lineNum">    1556 </span>            :         },</a>
<a name="1557"><span class="lineNum">    1557 </span>            :  },</a>
<a name="1558"><span class="lineNum">    1558 </span>            :  [ C(DTLB) ] = {</a>
<a name="1559"><span class="lineNum">    1559 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1560"><span class="lineNum">    1560 </span>            :                 [ C(RESULT_ACCESS) ] = 0x2140, /* L1D_CACHE_LD.MESI  (alias) */</a>
<a name="1561"><span class="lineNum">    1561 </span>            :                 [ C(RESULT_MISS)   ] = 0x0508, /* DTLB_MISSES.MISS_LD        */</a>
<a name="1562"><span class="lineNum">    1562 </span>            :         },</a>
<a name="1563"><span class="lineNum">    1563 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1564"><span class="lineNum">    1564 </span>            :                 [ C(RESULT_ACCESS) ] = 0x2240, /* L1D_CACHE_ST.MESI  (alias) */</a>
<a name="1565"><span class="lineNum">    1565 </span>            :                 [ C(RESULT_MISS)   ] = 0x0608, /* DTLB_MISSES.MISS_ST        */</a>
<a name="1566"><span class="lineNum">    1566 </span>            :         },</a>
<a name="1567"><span class="lineNum">    1567 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1568"><span class="lineNum">    1568 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1569"><span class="lineNum">    1569 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1570"><span class="lineNum">    1570 </span>            :         },</a>
<a name="1571"><span class="lineNum">    1571 </span>            :  },</a>
<a name="1572"><span class="lineNum">    1572 </span>            :  [ C(ITLB) ] = {</a>
<a name="1573"><span class="lineNum">    1573 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1574"><span class="lineNum">    1574 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P         */</a>
<a name="1575"><span class="lineNum">    1575 </span>            :                 [ C(RESULT_MISS)   ] = 0x0282, /* ITLB.MISSES                */</a>
<a name="1576"><span class="lineNum">    1576 </span>            :         },</a>
<a name="1577"><span class="lineNum">    1577 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1578"><span class="lineNum">    1578 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1579"><span class="lineNum">    1579 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1580"><span class="lineNum">    1580 </span>            :         },</a>
<a name="1581"><span class="lineNum">    1581 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1582"><span class="lineNum">    1582 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1583"><span class="lineNum">    1583 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1584"><span class="lineNum">    1584 </span>            :         },</a>
<a name="1585"><span class="lineNum">    1585 </span>            :  },</a>
<a name="1586"><span class="lineNum">    1586 </span>            :  [ C(BPU ) ] = {</a>
<a name="1587"><span class="lineNum">    1587 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1588"><span class="lineNum">    1588 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY        */</a>
<a name="1589"><span class="lineNum">    1589 </span>            :                 [ C(RESULT_MISS)   ] = 0x00c5, /* BP_INST_RETIRED.MISPRED    */</a>
<a name="1590"><span class="lineNum">    1590 </span>            :         },</a>
<a name="1591"><span class="lineNum">    1591 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1592"><span class="lineNum">    1592 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1593"><span class="lineNum">    1593 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1594"><span class="lineNum">    1594 </span>            :         },</a>
<a name="1595"><span class="lineNum">    1595 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1596"><span class="lineNum">    1596 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1597"><span class="lineNum">    1597 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1598"><span class="lineNum">    1598 </span>            :         },</a>
<a name="1599"><span class="lineNum">    1599 </span>            :  },</a>
<a name="1600"><span class="lineNum">    1600 </span>            : };</a>
<a name="1601"><span class="lineNum">    1601 </span>            : </a>
<a name="1602"><span class="lineNum">    1602 </span>            : EVENT_ATTR_STR(topdown-total-slots, td_total_slots_slm, &quot;event=0x3c&quot;);</a>
<a name="1603"><span class="lineNum">    1603 </span>            : EVENT_ATTR_STR(topdown-total-slots.scale, td_total_slots_scale_slm, &quot;2&quot;);</a>
<a name="1604"><span class="lineNum">    1604 </span>            : /* no_alloc_cycles.not_delivered */</a>
<a name="1605"><span class="lineNum">    1605 </span>            : EVENT_ATTR_STR(topdown-fetch-bubbles, td_fetch_bubbles_slm,</a>
<a name="1606"><span class="lineNum">    1606 </span>            :                &quot;event=0xca,umask=0x50&quot;);</a>
<a name="1607"><span class="lineNum">    1607 </span>            : EVENT_ATTR_STR(topdown-fetch-bubbles.scale, td_fetch_bubbles_scale_slm, &quot;2&quot;);</a>
<a name="1608"><span class="lineNum">    1608 </span>            : /* uops_retired.all */</a>
<a name="1609"><span class="lineNum">    1609 </span>            : EVENT_ATTR_STR(topdown-slots-issued, td_slots_issued_slm,</a>
<a name="1610"><span class="lineNum">    1610 </span>            :                &quot;event=0xc2,umask=0x10&quot;);</a>
<a name="1611"><span class="lineNum">    1611 </span>            : /* uops_retired.all */</a>
<a name="1612"><span class="lineNum">    1612 </span>            : EVENT_ATTR_STR(topdown-slots-retired, td_slots_retired_slm,</a>
<a name="1613"><span class="lineNum">    1613 </span>            :                &quot;event=0xc2,umask=0x10&quot;);</a>
<a name="1614"><span class="lineNum">    1614 </span>            : </a>
<a name="1615"><span class="lineNum">    1615 </span>            : static struct attribute *slm_events_attrs[] = {</a>
<a name="1616"><span class="lineNum">    1616 </span>            :         EVENT_PTR(td_total_slots_slm),</a>
<a name="1617"><span class="lineNum">    1617 </span>            :         EVENT_PTR(td_total_slots_scale_slm),</a>
<a name="1618"><span class="lineNum">    1618 </span>            :         EVENT_PTR(td_fetch_bubbles_slm),</a>
<a name="1619"><span class="lineNum">    1619 </span>            :         EVENT_PTR(td_fetch_bubbles_scale_slm),</a>
<a name="1620"><span class="lineNum">    1620 </span>            :         EVENT_PTR(td_slots_issued_slm),</a>
<a name="1621"><span class="lineNum">    1621 </span>            :         EVENT_PTR(td_slots_retired_slm),</a>
<a name="1622"><span class="lineNum">    1622 </span>            :         NULL</a>
<a name="1623"><span class="lineNum">    1623 </span>            : };</a>
<a name="1624"><span class="lineNum">    1624 </span>            : </a>
<a name="1625"><span class="lineNum">    1625 </span>            : static struct extra_reg intel_slm_extra_regs[] __read_mostly =</a>
<a name="1626"><span class="lineNum">    1626 </span>            : {</a>
<a name="1627"><span class="lineNum">    1627 </span>            :         /* must define OFFCORE_RSP_X first, see intel_fixup_er() */</a>
<a name="1628"><span class="lineNum">    1628 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x768005ffffull, RSP_0),</a>
<a name="1629"><span class="lineNum">    1629 </span>            :         INTEL_UEVENT_EXTRA_REG(0x02b7, MSR_OFFCORE_RSP_1, 0x368005ffffull, RSP_1),</a>
<a name="1630"><span class="lineNum">    1630 </span>            :         EVENT_EXTRA_END</a>
<a name="1631"><span class="lineNum">    1631 </span>            : };</a>
<a name="1632"><span class="lineNum">    1632 </span>            : </a>
<a name="1633"><span class="lineNum">    1633 </span>            : #define SLM_DMND_READ           SNB_DMND_DATA_RD</a>
<a name="1634"><span class="lineNum">    1634 </span>            : #define SLM_DMND_WRITE          SNB_DMND_RFO</a>
<a name="1635"><span class="lineNum">    1635 </span>            : #define SLM_DMND_PREFETCH       (SNB_PF_DATA_RD|SNB_PF_RFO)</a>
<a name="1636"><span class="lineNum">    1636 </span>            : </a>
<a name="1637"><span class="lineNum">    1637 </span>            : #define SLM_SNP_ANY             (SNB_SNP_NONE|SNB_SNP_MISS|SNB_NO_FWD|SNB_HITM)</a>
<a name="1638"><span class="lineNum">    1638 </span>            : #define SLM_LLC_ACCESS          SNB_RESP_ANY</a>
<a name="1639"><span class="lineNum">    1639 </span>            : #define SLM_LLC_MISS            (SLM_SNP_ANY|SNB_NON_DRAM)</a>
<a name="1640"><span class="lineNum">    1640 </span>            : </a>
<a name="1641"><span class="lineNum">    1641 </span>            : static __initconst const u64 slm_hw_cache_extra_regs</a>
<a name="1642"><span class="lineNum">    1642 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1643"><span class="lineNum">    1643 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1644"><span class="lineNum">    1644 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1645"><span class="lineNum">    1645 </span>            : {</a>
<a name="1646"><span class="lineNum">    1646 </span>            :  [ C(LL  ) ] = {</a>
<a name="1647"><span class="lineNum">    1647 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1648"><span class="lineNum">    1648 </span>            :                 [ C(RESULT_ACCESS) ] = SLM_DMND_READ|SLM_LLC_ACCESS,</a>
<a name="1649"><span class="lineNum">    1649 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1650"><span class="lineNum">    1650 </span>            :         },</a>
<a name="1651"><span class="lineNum">    1651 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1652"><span class="lineNum">    1652 </span>            :                 [ C(RESULT_ACCESS) ] = SLM_DMND_WRITE|SLM_LLC_ACCESS,</a>
<a name="1653"><span class="lineNum">    1653 </span>            :                 [ C(RESULT_MISS)   ] = SLM_DMND_WRITE|SLM_LLC_MISS,</a>
<a name="1654"><span class="lineNum">    1654 </span>            :         },</a>
<a name="1655"><span class="lineNum">    1655 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1656"><span class="lineNum">    1656 </span>            :                 [ C(RESULT_ACCESS) ] = SLM_DMND_PREFETCH|SLM_LLC_ACCESS,</a>
<a name="1657"><span class="lineNum">    1657 </span>            :                 [ C(RESULT_MISS)   ] = SLM_DMND_PREFETCH|SLM_LLC_MISS,</a>
<a name="1658"><span class="lineNum">    1658 </span>            :         },</a>
<a name="1659"><span class="lineNum">    1659 </span>            :  },</a>
<a name="1660"><span class="lineNum">    1660 </span>            : };</a>
<a name="1661"><span class="lineNum">    1661 </span>            : </a>
<a name="1662"><span class="lineNum">    1662 </span>            : static __initconst const u64 slm_hw_cache_event_ids</a>
<a name="1663"><span class="lineNum">    1663 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1664"><span class="lineNum">    1664 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1665"><span class="lineNum">    1665 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="1666"><span class="lineNum">    1666 </span>            : {</a>
<a name="1667"><span class="lineNum">    1667 </span>            :  [ C(L1D) ] = {</a>
<a name="1668"><span class="lineNum">    1668 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1669"><span class="lineNum">    1669 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1670"><span class="lineNum">    1670 </span>            :                 [ C(RESULT_MISS)   ] = 0x0104, /* LD_DCU_MISS */</a>
<a name="1671"><span class="lineNum">    1671 </span>            :         },</a>
<a name="1672"><span class="lineNum">    1672 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1673"><span class="lineNum">    1673 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1674"><span class="lineNum">    1674 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1675"><span class="lineNum">    1675 </span>            :         },</a>
<a name="1676"><span class="lineNum">    1676 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1677"><span class="lineNum">    1677 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1678"><span class="lineNum">    1678 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1679"><span class="lineNum">    1679 </span>            :         },</a>
<a name="1680"><span class="lineNum">    1680 </span>            :  },</a>
<a name="1681"><span class="lineNum">    1681 </span>            :  [ C(L1I ) ] = {</a>
<a name="1682"><span class="lineNum">    1682 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1683"><span class="lineNum">    1683 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0380, /* ICACHE.ACCESSES */</a>
<a name="1684"><span class="lineNum">    1684 </span>            :                 [ C(RESULT_MISS)   ] = 0x0280, /* ICACGE.MISSES */</a>
<a name="1685"><span class="lineNum">    1685 </span>            :         },</a>
<a name="1686"><span class="lineNum">    1686 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1687"><span class="lineNum">    1687 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1688"><span class="lineNum">    1688 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1689"><span class="lineNum">    1689 </span>            :         },</a>
<a name="1690"><span class="lineNum">    1690 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1691"><span class="lineNum">    1691 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1692"><span class="lineNum">    1692 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1693"><span class="lineNum">    1693 </span>            :         },</a>
<a name="1694"><span class="lineNum">    1694 </span>            :  },</a>
<a name="1695"><span class="lineNum">    1695 </span>            :  [ C(LL  ) ] = {</a>
<a name="1696"><span class="lineNum">    1696 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1697"><span class="lineNum">    1697 </span>            :                 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</a>
<a name="1698"><span class="lineNum">    1698 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1699"><span class="lineNum">    1699 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1700"><span class="lineNum">    1700 </span>            :         },</a>
<a name="1701"><span class="lineNum">    1701 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1702"><span class="lineNum">    1702 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</a>
<a name="1703"><span class="lineNum">    1703 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1704"><span class="lineNum">    1704 </span>            :                 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</a>
<a name="1705"><span class="lineNum">    1705 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1706"><span class="lineNum">    1706 </span>            :         },</a>
<a name="1707"><span class="lineNum">    1707 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1708"><span class="lineNum">    1708 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</a>
<a name="1709"><span class="lineNum">    1709 </span>            :                 [ C(RESULT_ACCESS) ] = 0x01b7,</a>
<a name="1710"><span class="lineNum">    1710 </span>            :                 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</a>
<a name="1711"><span class="lineNum">    1711 </span>            :                 [ C(RESULT_MISS)   ] = 0x01b7,</a>
<a name="1712"><span class="lineNum">    1712 </span>            :         },</a>
<a name="1713"><span class="lineNum">    1713 </span>            :  },</a>
<a name="1714"><span class="lineNum">    1714 </span>            :  [ C(DTLB) ] = {</a>
<a name="1715"><span class="lineNum">    1715 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1716"><span class="lineNum">    1716 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1717"><span class="lineNum">    1717 </span>            :                 [ C(RESULT_MISS)   ] = 0x0804, /* LD_DTLB_MISS */</a>
<a name="1718"><span class="lineNum">    1718 </span>            :         },</a>
<a name="1719"><span class="lineNum">    1719 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1720"><span class="lineNum">    1720 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1721"><span class="lineNum">    1721 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1722"><span class="lineNum">    1722 </span>            :         },</a>
<a name="1723"><span class="lineNum">    1723 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1724"><span class="lineNum">    1724 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="1725"><span class="lineNum">    1725 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="1726"><span class="lineNum">    1726 </span>            :         },</a>
<a name="1727"><span class="lineNum">    1727 </span>            :  },</a>
<a name="1728"><span class="lineNum">    1728 </span>            :  [ C(ITLB) ] = {</a>
<a name="1729"><span class="lineNum">    1729 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1730"><span class="lineNum">    1730 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P */</a>
<a name="1731"><span class="lineNum">    1731 </span>            :                 [ C(RESULT_MISS)   ] = 0x40205, /* PAGE_WALKS.I_SIDE_WALKS */</a>
<a name="1732"><span class="lineNum">    1732 </span>            :         },</a>
<a name="1733"><span class="lineNum">    1733 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1734"><span class="lineNum">    1734 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1735"><span class="lineNum">    1735 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1736"><span class="lineNum">    1736 </span>            :         },</a>
<a name="1737"><span class="lineNum">    1737 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1738"><span class="lineNum">    1738 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1739"><span class="lineNum">    1739 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1740"><span class="lineNum">    1740 </span>            :         },</a>
<a name="1741"><span class="lineNum">    1741 </span>            :  },</a>
<a name="1742"><span class="lineNum">    1742 </span>            :  [ C(BPU ) ] = {</a>
<a name="1743"><span class="lineNum">    1743 </span>            :         [ C(OP_READ) ] = {</a>
<a name="1744"><span class="lineNum">    1744 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY */</a>
<a name="1745"><span class="lineNum">    1745 </span>            :                 [ C(RESULT_MISS)   ] = 0x00c5, /* BP_INST_RETIRED.MISPRED */</a>
<a name="1746"><span class="lineNum">    1746 </span>            :         },</a>
<a name="1747"><span class="lineNum">    1747 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="1748"><span class="lineNum">    1748 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1749"><span class="lineNum">    1749 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1750"><span class="lineNum">    1750 </span>            :         },</a>
<a name="1751"><span class="lineNum">    1751 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="1752"><span class="lineNum">    1752 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="1753"><span class="lineNum">    1753 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="1754"><span class="lineNum">    1754 </span>            :         },</a>
<a name="1755"><span class="lineNum">    1755 </span>            :  },</a>
<a name="1756"><span class="lineNum">    1756 </span>            : };</a>
<a name="1757"><span class="lineNum">    1757 </span>            : </a>
<a name="1758"><span class="lineNum">    1758 </span>            : EVENT_ATTR_STR(topdown-total-slots, td_total_slots_glm, &quot;event=0x3c&quot;);</a>
<a name="1759"><span class="lineNum">    1759 </span>            : EVENT_ATTR_STR(topdown-total-slots.scale, td_total_slots_scale_glm, &quot;3&quot;);</a>
<a name="1760"><span class="lineNum">    1760 </span>            : /* UOPS_NOT_DELIVERED.ANY */</a>
<a name="1761"><span class="lineNum">    1761 </span>            : EVENT_ATTR_STR(topdown-fetch-bubbles, td_fetch_bubbles_glm, &quot;event=0x9c&quot;);</a>
<a name="1762"><span class="lineNum">    1762 </span>            : /* ISSUE_SLOTS_NOT_CONSUMED.RECOVERY */</a>
<a name="1763"><span class="lineNum">    1763 </span>            : EVENT_ATTR_STR(topdown-recovery-bubbles, td_recovery_bubbles_glm, &quot;event=0xca,umask=0x02&quot;);</a>
<a name="1764"><span class="lineNum">    1764 </span>            : /* UOPS_RETIRED.ANY */</a>
<a name="1765"><span class="lineNum">    1765 </span>            : EVENT_ATTR_STR(topdown-slots-retired, td_slots_retired_glm, &quot;event=0xc2&quot;);</a>
<a name="1766"><span class="lineNum">    1766 </span>            : /* UOPS_ISSUED.ANY */</a>
<a name="1767"><span class="lineNum">    1767 </span>            : EVENT_ATTR_STR(topdown-slots-issued, td_slots_issued_glm, &quot;event=0x0e&quot;);</a>
<a name="1768"><span class="lineNum">    1768 </span>            : </a>
<a name="1769"><span class="lineNum">    1769 </span>            : static struct attribute *glm_events_attrs[] = {</a>
<a name="1770"><span class="lineNum">    1770 </span>            :         EVENT_PTR(td_total_slots_glm),</a>
<a name="1771"><span class="lineNum">    1771 </span>            :         EVENT_PTR(td_total_slots_scale_glm),</a>
<a name="1772"><span class="lineNum">    1772 </span>            :         EVENT_PTR(td_fetch_bubbles_glm),</a>
<a name="1773"><span class="lineNum">    1773 </span>            :         EVENT_PTR(td_recovery_bubbles_glm),</a>
<a name="1774"><span class="lineNum">    1774 </span>            :         EVENT_PTR(td_slots_issued_glm),</a>
<a name="1775"><span class="lineNum">    1775 </span>            :         EVENT_PTR(td_slots_retired_glm),</a>
<a name="1776"><span class="lineNum">    1776 </span>            :         NULL</a>
<a name="1777"><span class="lineNum">    1777 </span>            : };</a>
<a name="1778"><span class="lineNum">    1778 </span>            : </a>
<a name="1779"><span class="lineNum">    1779 </span>            : static struct extra_reg intel_glm_extra_regs[] __read_mostly = {</a>
<a name="1780"><span class="lineNum">    1780 </span>            :         /* must define OFFCORE_RSP_X first, see intel_fixup_er() */</a>
<a name="1781"><span class="lineNum">    1781 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x760005ffbfull, RSP_0),</a>
<a name="1782"><span class="lineNum">    1782 </span>            :         INTEL_UEVENT_EXTRA_REG(0x02b7, MSR_OFFCORE_RSP_1, 0x360005ffbfull, RSP_1),</a>
<a name="1783"><span class="lineNum">    1783 </span>            :         EVENT_EXTRA_END</a>
<a name="1784"><span class="lineNum">    1784 </span>            : };</a>
<a name="1785"><span class="lineNum">    1785 </span>            : </a>
<a name="1786"><span class="lineNum">    1786 </span>            : #define GLM_DEMAND_DATA_RD              BIT_ULL(0)</a>
<a name="1787"><span class="lineNum">    1787 </span>            : #define GLM_DEMAND_RFO                  BIT_ULL(1)</a>
<a name="1788"><span class="lineNum">    1788 </span>            : #define GLM_ANY_RESPONSE                BIT_ULL(16)</a>
<a name="1789"><span class="lineNum">    1789 </span>            : #define GLM_SNP_NONE_OR_MISS            BIT_ULL(33)</a>
<a name="1790"><span class="lineNum">    1790 </span>            : #define GLM_DEMAND_READ                 GLM_DEMAND_DATA_RD</a>
<a name="1791"><span class="lineNum">    1791 </span>            : #define GLM_DEMAND_WRITE                GLM_DEMAND_RFO</a>
<a name="1792"><span class="lineNum">    1792 </span>            : #define GLM_DEMAND_PREFETCH             (SNB_PF_DATA_RD|SNB_PF_RFO)</a>
<a name="1793"><span class="lineNum">    1793 </span>            : #define GLM_LLC_ACCESS                  GLM_ANY_RESPONSE</a>
<a name="1794"><span class="lineNum">    1794 </span>            : #define GLM_SNP_ANY                     (GLM_SNP_NONE_OR_MISS|SNB_NO_FWD|SNB_HITM)</a>
<a name="1795"><span class="lineNum">    1795 </span>            : #define GLM_LLC_MISS                    (GLM_SNP_ANY|SNB_NON_DRAM)</a>
<a name="1796"><span class="lineNum">    1796 </span>            : </a>
<a name="1797"><span class="lineNum">    1797 </span>            : static __initconst const u64 glm_hw_cache_event_ids</a>
<a name="1798"><span class="lineNum">    1798 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1799"><span class="lineNum">    1799 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1800"><span class="lineNum">    1800 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] = {</a>
<a name="1801"><span class="lineNum">    1801 </span>            :         [C(L1D)] = {</a>
<a name="1802"><span class="lineNum">    1802 </span>            :                 [C(OP_READ)] = {</a>
<a name="1803"><span class="lineNum">    1803 </span>            :                         [C(RESULT_ACCESS)]      = 0x81d0,       /* MEM_UOPS_RETIRED.ALL_LOADS */</a>
<a name="1804"><span class="lineNum">    1804 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1805"><span class="lineNum">    1805 </span>            :                 },</a>
<a name="1806"><span class="lineNum">    1806 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1807"><span class="lineNum">    1807 </span>            :                         [C(RESULT_ACCESS)]      = 0x82d0,       /* MEM_UOPS_RETIRED.ALL_STORES */</a>
<a name="1808"><span class="lineNum">    1808 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1809"><span class="lineNum">    1809 </span>            :                 },</a>
<a name="1810"><span class="lineNum">    1810 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1811"><span class="lineNum">    1811 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="1812"><span class="lineNum">    1812 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1813"><span class="lineNum">    1813 </span>            :                 },</a>
<a name="1814"><span class="lineNum">    1814 </span>            :         },</a>
<a name="1815"><span class="lineNum">    1815 </span>            :         [C(L1I)] = {</a>
<a name="1816"><span class="lineNum">    1816 </span>            :                 [C(OP_READ)] = {</a>
<a name="1817"><span class="lineNum">    1817 </span>            :                         [C(RESULT_ACCESS)]      = 0x0380,       /* ICACHE.ACCESSES */</a>
<a name="1818"><span class="lineNum">    1818 </span>            :                         [C(RESULT_MISS)]        = 0x0280,       /* ICACHE.MISSES */</a>
<a name="1819"><span class="lineNum">    1819 </span>            :                 },</a>
<a name="1820"><span class="lineNum">    1820 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1821"><span class="lineNum">    1821 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1822"><span class="lineNum">    1822 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1823"><span class="lineNum">    1823 </span>            :                 },</a>
<a name="1824"><span class="lineNum">    1824 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1825"><span class="lineNum">    1825 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="1826"><span class="lineNum">    1826 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1827"><span class="lineNum">    1827 </span>            :                 },</a>
<a name="1828"><span class="lineNum">    1828 </span>            :         },</a>
<a name="1829"><span class="lineNum">    1829 </span>            :         [C(LL)] = {</a>
<a name="1830"><span class="lineNum">    1830 </span>            :                 [C(OP_READ)] = {</a>
<a name="1831"><span class="lineNum">    1831 </span>            :                         [C(RESULT_ACCESS)]      = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1832"><span class="lineNum">    1832 </span>            :                         [C(RESULT_MISS)]        = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1833"><span class="lineNum">    1833 </span>            :                 },</a>
<a name="1834"><span class="lineNum">    1834 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1835"><span class="lineNum">    1835 </span>            :                         [C(RESULT_ACCESS)]      = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1836"><span class="lineNum">    1836 </span>            :                         [C(RESULT_MISS)]        = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1837"><span class="lineNum">    1837 </span>            :                 },</a>
<a name="1838"><span class="lineNum">    1838 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1839"><span class="lineNum">    1839 </span>            :                         [C(RESULT_ACCESS)]      = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1840"><span class="lineNum">    1840 </span>            :                         [C(RESULT_MISS)]        = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1841"><span class="lineNum">    1841 </span>            :                 },</a>
<a name="1842"><span class="lineNum">    1842 </span>            :         },</a>
<a name="1843"><span class="lineNum">    1843 </span>            :         [C(DTLB)] = {</a>
<a name="1844"><span class="lineNum">    1844 </span>            :                 [C(OP_READ)] = {</a>
<a name="1845"><span class="lineNum">    1845 </span>            :                         [C(RESULT_ACCESS)]      = 0x81d0,       /* MEM_UOPS_RETIRED.ALL_LOADS */</a>
<a name="1846"><span class="lineNum">    1846 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1847"><span class="lineNum">    1847 </span>            :                 },</a>
<a name="1848"><span class="lineNum">    1848 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1849"><span class="lineNum">    1849 </span>            :                         [C(RESULT_ACCESS)]      = 0x82d0,       /* MEM_UOPS_RETIRED.ALL_STORES */</a>
<a name="1850"><span class="lineNum">    1850 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1851"><span class="lineNum">    1851 </span>            :                 },</a>
<a name="1852"><span class="lineNum">    1852 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1853"><span class="lineNum">    1853 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="1854"><span class="lineNum">    1854 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1855"><span class="lineNum">    1855 </span>            :                 },</a>
<a name="1856"><span class="lineNum">    1856 </span>            :         },</a>
<a name="1857"><span class="lineNum">    1857 </span>            :         [C(ITLB)] = {</a>
<a name="1858"><span class="lineNum">    1858 </span>            :                 [C(OP_READ)] = {</a>
<a name="1859"><span class="lineNum">    1859 </span>            :                         [C(RESULT_ACCESS)]      = 0x00c0,       /* INST_RETIRED.ANY_P */</a>
<a name="1860"><span class="lineNum">    1860 </span>            :                         [C(RESULT_MISS)]        = 0x0481,       /* ITLB.MISS */</a>
<a name="1861"><span class="lineNum">    1861 </span>            :                 },</a>
<a name="1862"><span class="lineNum">    1862 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1863"><span class="lineNum">    1863 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1864"><span class="lineNum">    1864 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1865"><span class="lineNum">    1865 </span>            :                 },</a>
<a name="1866"><span class="lineNum">    1866 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1867"><span class="lineNum">    1867 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1868"><span class="lineNum">    1868 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1869"><span class="lineNum">    1869 </span>            :                 },</a>
<a name="1870"><span class="lineNum">    1870 </span>            :         },</a>
<a name="1871"><span class="lineNum">    1871 </span>            :         [C(BPU)] = {</a>
<a name="1872"><span class="lineNum">    1872 </span>            :                 [C(OP_READ)] = {</a>
<a name="1873"><span class="lineNum">    1873 </span>            :                         [C(RESULT_ACCESS)]      = 0x00c4,       /* BR_INST_RETIRED.ALL_BRANCHES */</a>
<a name="1874"><span class="lineNum">    1874 </span>            :                         [C(RESULT_MISS)]        = 0x00c5,       /* BR_MISP_RETIRED.ALL_BRANCHES */</a>
<a name="1875"><span class="lineNum">    1875 </span>            :                 },</a>
<a name="1876"><span class="lineNum">    1876 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1877"><span class="lineNum">    1877 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1878"><span class="lineNum">    1878 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1879"><span class="lineNum">    1879 </span>            :                 },</a>
<a name="1880"><span class="lineNum">    1880 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1881"><span class="lineNum">    1881 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1882"><span class="lineNum">    1882 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1883"><span class="lineNum">    1883 </span>            :                 },</a>
<a name="1884"><span class="lineNum">    1884 </span>            :         },</a>
<a name="1885"><span class="lineNum">    1885 </span>            : };</a>
<a name="1886"><span class="lineNum">    1886 </span>            : </a>
<a name="1887"><span class="lineNum">    1887 </span>            : static __initconst const u64 glm_hw_cache_extra_regs</a>
<a name="1888"><span class="lineNum">    1888 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1889"><span class="lineNum">    1889 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1890"><span class="lineNum">    1890 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] = {</a>
<a name="1891"><span class="lineNum">    1891 </span>            :         [C(LL)] = {</a>
<a name="1892"><span class="lineNum">    1892 </span>            :                 [C(OP_READ)] = {</a>
<a name="1893"><span class="lineNum">    1893 </span>            :                         [C(RESULT_ACCESS)]      = GLM_DEMAND_READ|</a>
<a name="1894"><span class="lineNum">    1894 </span>            :                                                   GLM_LLC_ACCESS,</a>
<a name="1895"><span class="lineNum">    1895 </span>            :                         [C(RESULT_MISS)]        = GLM_DEMAND_READ|</a>
<a name="1896"><span class="lineNum">    1896 </span>            :                                                   GLM_LLC_MISS,</a>
<a name="1897"><span class="lineNum">    1897 </span>            :                 },</a>
<a name="1898"><span class="lineNum">    1898 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1899"><span class="lineNum">    1899 </span>            :                         [C(RESULT_ACCESS)]      = GLM_DEMAND_WRITE|</a>
<a name="1900"><span class="lineNum">    1900 </span>            :                                                   GLM_LLC_ACCESS,</a>
<a name="1901"><span class="lineNum">    1901 </span>            :                         [C(RESULT_MISS)]        = GLM_DEMAND_WRITE|</a>
<a name="1902"><span class="lineNum">    1902 </span>            :                                                   GLM_LLC_MISS,</a>
<a name="1903"><span class="lineNum">    1903 </span>            :                 },</a>
<a name="1904"><span class="lineNum">    1904 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1905"><span class="lineNum">    1905 </span>            :                         [C(RESULT_ACCESS)]      = GLM_DEMAND_PREFETCH|</a>
<a name="1906"><span class="lineNum">    1906 </span>            :                                                   GLM_LLC_ACCESS,</a>
<a name="1907"><span class="lineNum">    1907 </span>            :                         [C(RESULT_MISS)]        = GLM_DEMAND_PREFETCH|</a>
<a name="1908"><span class="lineNum">    1908 </span>            :                                                   GLM_LLC_MISS,</a>
<a name="1909"><span class="lineNum">    1909 </span>            :                 },</a>
<a name="1910"><span class="lineNum">    1910 </span>            :         },</a>
<a name="1911"><span class="lineNum">    1911 </span>            : };</a>
<a name="1912"><span class="lineNum">    1912 </span>            : </a>
<a name="1913"><span class="lineNum">    1913 </span>            : static __initconst const u64 glp_hw_cache_event_ids</a>
<a name="1914"><span class="lineNum">    1914 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="1915"><span class="lineNum">    1915 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="1916"><span class="lineNum">    1916 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] = {</a>
<a name="1917"><span class="lineNum">    1917 </span>            :         [C(L1D)] = {</a>
<a name="1918"><span class="lineNum">    1918 </span>            :                 [C(OP_READ)] = {</a>
<a name="1919"><span class="lineNum">    1919 </span>            :                         [C(RESULT_ACCESS)]      = 0x81d0,       /* MEM_UOPS_RETIRED.ALL_LOADS */</a>
<a name="1920"><span class="lineNum">    1920 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1921"><span class="lineNum">    1921 </span>            :                 },</a>
<a name="1922"><span class="lineNum">    1922 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1923"><span class="lineNum">    1923 </span>            :                         [C(RESULT_ACCESS)]      = 0x82d0,       /* MEM_UOPS_RETIRED.ALL_STORES */</a>
<a name="1924"><span class="lineNum">    1924 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1925"><span class="lineNum">    1925 </span>            :                 },</a>
<a name="1926"><span class="lineNum">    1926 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1927"><span class="lineNum">    1927 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="1928"><span class="lineNum">    1928 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1929"><span class="lineNum">    1929 </span>            :                 },</a>
<a name="1930"><span class="lineNum">    1930 </span>            :         },</a>
<a name="1931"><span class="lineNum">    1931 </span>            :         [C(L1I)] = {</a>
<a name="1932"><span class="lineNum">    1932 </span>            :                 [C(OP_READ)] = {</a>
<a name="1933"><span class="lineNum">    1933 </span>            :                         [C(RESULT_ACCESS)]      = 0x0380,       /* ICACHE.ACCESSES */</a>
<a name="1934"><span class="lineNum">    1934 </span>            :                         [C(RESULT_MISS)]        = 0x0280,       /* ICACHE.MISSES */</a>
<a name="1935"><span class="lineNum">    1935 </span>            :                 },</a>
<a name="1936"><span class="lineNum">    1936 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1937"><span class="lineNum">    1937 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1938"><span class="lineNum">    1938 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1939"><span class="lineNum">    1939 </span>            :                 },</a>
<a name="1940"><span class="lineNum">    1940 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1941"><span class="lineNum">    1941 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="1942"><span class="lineNum">    1942 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1943"><span class="lineNum">    1943 </span>            :                 },</a>
<a name="1944"><span class="lineNum">    1944 </span>            :         },</a>
<a name="1945"><span class="lineNum">    1945 </span>            :         [C(LL)] = {</a>
<a name="1946"><span class="lineNum">    1946 </span>            :                 [C(OP_READ)] = {</a>
<a name="1947"><span class="lineNum">    1947 </span>            :                         [C(RESULT_ACCESS)]      = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1948"><span class="lineNum">    1948 </span>            :                         [C(RESULT_MISS)]        = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1949"><span class="lineNum">    1949 </span>            :                 },</a>
<a name="1950"><span class="lineNum">    1950 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1951"><span class="lineNum">    1951 </span>            :                         [C(RESULT_ACCESS)]      = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1952"><span class="lineNum">    1952 </span>            :                         [C(RESULT_MISS)]        = 0x1b7,        /* OFFCORE_RESPONSE */</a>
<a name="1953"><span class="lineNum">    1953 </span>            :                 },</a>
<a name="1954"><span class="lineNum">    1954 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1955"><span class="lineNum">    1955 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="1956"><span class="lineNum">    1956 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1957"><span class="lineNum">    1957 </span>            :                 },</a>
<a name="1958"><span class="lineNum">    1958 </span>            :         },</a>
<a name="1959"><span class="lineNum">    1959 </span>            :         [C(DTLB)] = {</a>
<a name="1960"><span class="lineNum">    1960 </span>            :                 [C(OP_READ)] = {</a>
<a name="1961"><span class="lineNum">    1961 </span>            :                         [C(RESULT_ACCESS)]      = 0x81d0,       /* MEM_UOPS_RETIRED.ALL_LOADS */</a>
<a name="1962"><span class="lineNum">    1962 </span>            :                         [C(RESULT_MISS)]        = 0xe08,        /* DTLB_LOAD_MISSES.WALK_COMPLETED */</a>
<a name="1963"><span class="lineNum">    1963 </span>            :                 },</a>
<a name="1964"><span class="lineNum">    1964 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1965"><span class="lineNum">    1965 </span>            :                         [C(RESULT_ACCESS)]      = 0x82d0,       /* MEM_UOPS_RETIRED.ALL_STORES */</a>
<a name="1966"><span class="lineNum">    1966 </span>            :                         [C(RESULT_MISS)]        = 0xe49,        /* DTLB_STORE_MISSES.WALK_COMPLETED */</a>
<a name="1967"><span class="lineNum">    1967 </span>            :                 },</a>
<a name="1968"><span class="lineNum">    1968 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1969"><span class="lineNum">    1969 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="1970"><span class="lineNum">    1970 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="1971"><span class="lineNum">    1971 </span>            :                 },</a>
<a name="1972"><span class="lineNum">    1972 </span>            :         },</a>
<a name="1973"><span class="lineNum">    1973 </span>            :         [C(ITLB)] = {</a>
<a name="1974"><span class="lineNum">    1974 </span>            :                 [C(OP_READ)] = {</a>
<a name="1975"><span class="lineNum">    1975 </span>            :                         [C(RESULT_ACCESS)]      = 0x00c0,       /* INST_RETIRED.ANY_P */</a>
<a name="1976"><span class="lineNum">    1976 </span>            :                         [C(RESULT_MISS)]        = 0x0481,       /* ITLB.MISS */</a>
<a name="1977"><span class="lineNum">    1977 </span>            :                 },</a>
<a name="1978"><span class="lineNum">    1978 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1979"><span class="lineNum">    1979 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1980"><span class="lineNum">    1980 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1981"><span class="lineNum">    1981 </span>            :                 },</a>
<a name="1982"><span class="lineNum">    1982 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1983"><span class="lineNum">    1983 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1984"><span class="lineNum">    1984 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1985"><span class="lineNum">    1985 </span>            :                 },</a>
<a name="1986"><span class="lineNum">    1986 </span>            :         },</a>
<a name="1987"><span class="lineNum">    1987 </span>            :         [C(BPU)] = {</a>
<a name="1988"><span class="lineNum">    1988 </span>            :                 [C(OP_READ)] = {</a>
<a name="1989"><span class="lineNum">    1989 </span>            :                         [C(RESULT_ACCESS)]      = 0x00c4,       /* BR_INST_RETIRED.ALL_BRANCHES */</a>
<a name="1990"><span class="lineNum">    1990 </span>            :                         [C(RESULT_MISS)]        = 0x00c5,       /* BR_MISP_RETIRED.ALL_BRANCHES */</a>
<a name="1991"><span class="lineNum">    1991 </span>            :                 },</a>
<a name="1992"><span class="lineNum">    1992 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="1993"><span class="lineNum">    1993 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1994"><span class="lineNum">    1994 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1995"><span class="lineNum">    1995 </span>            :                 },</a>
<a name="1996"><span class="lineNum">    1996 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="1997"><span class="lineNum">    1997 </span>            :                         [C(RESULT_ACCESS)]      = -1,</a>
<a name="1998"><span class="lineNum">    1998 </span>            :                         [C(RESULT_MISS)]        = -1,</a>
<a name="1999"><span class="lineNum">    1999 </span>            :                 },</a>
<a name="2000"><span class="lineNum">    2000 </span>            :         },</a>
<a name="2001"><span class="lineNum">    2001 </span>            : };</a>
<a name="2002"><span class="lineNum">    2002 </span>            : </a>
<a name="2003"><span class="lineNum">    2003 </span>            : static __initconst const u64 glp_hw_cache_extra_regs</a>
<a name="2004"><span class="lineNum">    2004 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="2005"><span class="lineNum">    2005 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="2006"><span class="lineNum">    2006 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] = {</a>
<a name="2007"><span class="lineNum">    2007 </span>            :         [C(LL)] = {</a>
<a name="2008"><span class="lineNum">    2008 </span>            :                 [C(OP_READ)] = {</a>
<a name="2009"><span class="lineNum">    2009 </span>            :                         [C(RESULT_ACCESS)]      = GLM_DEMAND_READ|</a>
<a name="2010"><span class="lineNum">    2010 </span>            :                                                   GLM_LLC_ACCESS,</a>
<a name="2011"><span class="lineNum">    2011 </span>            :                         [C(RESULT_MISS)]        = GLM_DEMAND_READ|</a>
<a name="2012"><span class="lineNum">    2012 </span>            :                                                   GLM_LLC_MISS,</a>
<a name="2013"><span class="lineNum">    2013 </span>            :                 },</a>
<a name="2014"><span class="lineNum">    2014 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="2015"><span class="lineNum">    2015 </span>            :                         [C(RESULT_ACCESS)]      = GLM_DEMAND_WRITE|</a>
<a name="2016"><span class="lineNum">    2016 </span>            :                                                   GLM_LLC_ACCESS,</a>
<a name="2017"><span class="lineNum">    2017 </span>            :                         [C(RESULT_MISS)]        = GLM_DEMAND_WRITE|</a>
<a name="2018"><span class="lineNum">    2018 </span>            :                                                   GLM_LLC_MISS,</a>
<a name="2019"><span class="lineNum">    2019 </span>            :                 },</a>
<a name="2020"><span class="lineNum">    2020 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="2021"><span class="lineNum">    2021 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="2022"><span class="lineNum">    2022 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="2023"><span class="lineNum">    2023 </span>            :                 },</a>
<a name="2024"><span class="lineNum">    2024 </span>            :         },</a>
<a name="2025"><span class="lineNum">    2025 </span>            : };</a>
<a name="2026"><span class="lineNum">    2026 </span>            : </a>
<a name="2027"><span class="lineNum">    2027 </span>            : #define TNT_LOCAL_DRAM                  BIT_ULL(26)</a>
<a name="2028"><span class="lineNum">    2028 </span>            : #define TNT_DEMAND_READ                 GLM_DEMAND_DATA_RD</a>
<a name="2029"><span class="lineNum">    2029 </span>            : #define TNT_DEMAND_WRITE                GLM_DEMAND_RFO</a>
<a name="2030"><span class="lineNum">    2030 </span>            : #define TNT_LLC_ACCESS                  GLM_ANY_RESPONSE</a>
<a name="2031"><span class="lineNum">    2031 </span>            : #define TNT_SNP_ANY                     (SNB_SNP_NOT_NEEDED|SNB_SNP_MISS| \</a>
<a name="2032"><span class="lineNum">    2032 </span>            :                                          SNB_NO_FWD|SNB_SNP_FWD|SNB_HITM)</a>
<a name="2033"><span class="lineNum">    2033 </span>            : #define TNT_LLC_MISS                    (TNT_SNP_ANY|SNB_NON_DRAM|TNT_LOCAL_DRAM)</a>
<a name="2034"><span class="lineNum">    2034 </span>            : </a>
<a name="2035"><span class="lineNum">    2035 </span>            : static __initconst const u64 tnt_hw_cache_extra_regs</a>
<a name="2036"><span class="lineNum">    2036 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="2037"><span class="lineNum">    2037 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="2038"><span class="lineNum">    2038 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] = {</a>
<a name="2039"><span class="lineNum">    2039 </span>            :         [C(LL)] = {</a>
<a name="2040"><span class="lineNum">    2040 </span>            :                 [C(OP_READ)] = {</a>
<a name="2041"><span class="lineNum">    2041 </span>            :                         [C(RESULT_ACCESS)]      = TNT_DEMAND_READ|</a>
<a name="2042"><span class="lineNum">    2042 </span>            :                                                   TNT_LLC_ACCESS,</a>
<a name="2043"><span class="lineNum">    2043 </span>            :                         [C(RESULT_MISS)]        = TNT_DEMAND_READ|</a>
<a name="2044"><span class="lineNum">    2044 </span>            :                                                   TNT_LLC_MISS,</a>
<a name="2045"><span class="lineNum">    2045 </span>            :                 },</a>
<a name="2046"><span class="lineNum">    2046 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="2047"><span class="lineNum">    2047 </span>            :                         [C(RESULT_ACCESS)]      = TNT_DEMAND_WRITE|</a>
<a name="2048"><span class="lineNum">    2048 </span>            :                                                   TNT_LLC_ACCESS,</a>
<a name="2049"><span class="lineNum">    2049 </span>            :                         [C(RESULT_MISS)]        = TNT_DEMAND_WRITE|</a>
<a name="2050"><span class="lineNum">    2050 </span>            :                                                   TNT_LLC_MISS,</a>
<a name="2051"><span class="lineNum">    2051 </span>            :                 },</a>
<a name="2052"><span class="lineNum">    2052 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="2053"><span class="lineNum">    2053 </span>            :                         [C(RESULT_ACCESS)]      = 0x0,</a>
<a name="2054"><span class="lineNum">    2054 </span>            :                         [C(RESULT_MISS)]        = 0x0,</a>
<a name="2055"><span class="lineNum">    2055 </span>            :                 },</a>
<a name="2056"><span class="lineNum">    2056 </span>            :         },</a>
<a name="2057"><span class="lineNum">    2057 </span>            : };</a>
<a name="2058"><span class="lineNum">    2058 </span>            : </a>
<a name="2059"><span class="lineNum">    2059 </span>            : EVENT_ATTR_STR(topdown-fe-bound,       td_fe_bound_tnt,        &quot;event=0x71,umask=0x0&quot;);</a>
<a name="2060"><span class="lineNum">    2060 </span>            : EVENT_ATTR_STR(topdown-retiring,       td_retiring_tnt,        &quot;event=0xc2,umask=0x0&quot;);</a>
<a name="2061"><span class="lineNum">    2061 </span>            : EVENT_ATTR_STR(topdown-bad-spec,       td_bad_spec_tnt,        &quot;event=0x73,umask=0x6&quot;);</a>
<a name="2062"><span class="lineNum">    2062 </span>            : EVENT_ATTR_STR(topdown-be-bound,       td_be_bound_tnt,        &quot;event=0x74,umask=0x0&quot;);</a>
<a name="2063"><span class="lineNum">    2063 </span>            : </a>
<a name="2064"><span class="lineNum">    2064 </span>            : static struct attribute *tnt_events_attrs[] = {</a>
<a name="2065"><span class="lineNum">    2065 </span>            :         EVENT_PTR(td_fe_bound_tnt),</a>
<a name="2066"><span class="lineNum">    2066 </span>            :         EVENT_PTR(td_retiring_tnt),</a>
<a name="2067"><span class="lineNum">    2067 </span>            :         EVENT_PTR(td_bad_spec_tnt),</a>
<a name="2068"><span class="lineNum">    2068 </span>            :         EVENT_PTR(td_be_bound_tnt),</a>
<a name="2069"><span class="lineNum">    2069 </span>            :         NULL,</a>
<a name="2070"><span class="lineNum">    2070 </span>            : };</a>
<a name="2071"><span class="lineNum">    2071 </span>            : </a>
<a name="2072"><span class="lineNum">    2072 </span>            : static struct extra_reg intel_tnt_extra_regs[] __read_mostly = {</a>
<a name="2073"><span class="lineNum">    2073 </span>            :         /* must define OFFCORE_RSP_X first, see intel_fixup_er() */</a>
<a name="2074"><span class="lineNum">    2074 </span>            :         INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x800ff0ffffff9fffull, RSP_0),</a>
<a name="2075"><span class="lineNum">    2075 </span>            :         INTEL_UEVENT_EXTRA_REG(0x02b7, MSR_OFFCORE_RSP_1, 0xff0ffffff9fffull, RSP_1),</a>
<a name="2076"><span class="lineNum">    2076 </span>            :         EVENT_EXTRA_END</a>
<a name="2077"><span class="lineNum">    2077 </span>            : };</a>
<a name="2078"><span class="lineNum">    2078 </span>            : </a>
<a name="2079"><span class="lineNum">    2079 </span>            : #define KNL_OT_L2_HITE          BIT_ULL(19) /* Other Tile L2 Hit */</a>
<a name="2080"><span class="lineNum">    2080 </span>            : #define KNL_OT_L2_HITF          BIT_ULL(20) /* Other Tile L2 Hit */</a>
<a name="2081"><span class="lineNum">    2081 </span>            : #define KNL_MCDRAM_LOCAL        BIT_ULL(21)</a>
<a name="2082"><span class="lineNum">    2082 </span>            : #define KNL_MCDRAM_FAR          BIT_ULL(22)</a>
<a name="2083"><span class="lineNum">    2083 </span>            : #define KNL_DDR_LOCAL           BIT_ULL(23)</a>
<a name="2084"><span class="lineNum">    2084 </span>            : #define KNL_DDR_FAR             BIT_ULL(24)</a>
<a name="2085"><span class="lineNum">    2085 </span>            : #define KNL_DRAM_ANY            (KNL_MCDRAM_LOCAL | KNL_MCDRAM_FAR | \</a>
<a name="2086"><span class="lineNum">    2086 </span>            :                                     KNL_DDR_LOCAL | KNL_DDR_FAR)</a>
<a name="2087"><span class="lineNum">    2087 </span>            : #define KNL_L2_READ             SLM_DMND_READ</a>
<a name="2088"><span class="lineNum">    2088 </span>            : #define KNL_L2_WRITE            SLM_DMND_WRITE</a>
<a name="2089"><span class="lineNum">    2089 </span>            : #define KNL_L2_PREFETCH         SLM_DMND_PREFETCH</a>
<a name="2090"><span class="lineNum">    2090 </span>            : #define KNL_L2_ACCESS           SLM_LLC_ACCESS</a>
<a name="2091"><span class="lineNum">    2091 </span>            : #define KNL_L2_MISS             (KNL_OT_L2_HITE | KNL_OT_L2_HITF | \</a>
<a name="2092"><span class="lineNum">    2092 </span>            :                                    KNL_DRAM_ANY | SNB_SNP_ANY | \</a>
<a name="2093"><span class="lineNum">    2093 </span>            :                                                   SNB_NON_DRAM)</a>
<a name="2094"><span class="lineNum">    2094 </span>            : </a>
<a name="2095"><span class="lineNum">    2095 </span>            : static __initconst const u64 knl_hw_cache_extra_regs</a>
<a name="2096"><span class="lineNum">    2096 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="2097"><span class="lineNum">    2097 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="2098"><span class="lineNum">    2098 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] = {</a>
<a name="2099"><span class="lineNum">    2099 </span>            :         [C(LL)] = {</a>
<a name="2100"><span class="lineNum">    2100 </span>            :                 [C(OP_READ)] = {</a>
<a name="2101"><span class="lineNum">    2101 </span>            :                         [C(RESULT_ACCESS)] = KNL_L2_READ | KNL_L2_ACCESS,</a>
<a name="2102"><span class="lineNum">    2102 </span>            :                         [C(RESULT_MISS)]   = 0,</a>
<a name="2103"><span class="lineNum">    2103 </span>            :                 },</a>
<a name="2104"><span class="lineNum">    2104 </span>            :                 [C(OP_WRITE)] = {</a>
<a name="2105"><span class="lineNum">    2105 </span>            :                         [C(RESULT_ACCESS)] = KNL_L2_WRITE | KNL_L2_ACCESS,</a>
<a name="2106"><span class="lineNum">    2106 </span>            :                         [C(RESULT_MISS)]   = KNL_L2_WRITE | KNL_L2_MISS,</a>
<a name="2107"><span class="lineNum">    2107 </span>            :                 },</a>
<a name="2108"><span class="lineNum">    2108 </span>            :                 [C(OP_PREFETCH)] = {</a>
<a name="2109"><span class="lineNum">    2109 </span>            :                         [C(RESULT_ACCESS)] = KNL_L2_PREFETCH | KNL_L2_ACCESS,</a>
<a name="2110"><span class="lineNum">    2110 </span>            :                         [C(RESULT_MISS)]   = KNL_L2_PREFETCH | KNL_L2_MISS,</a>
<a name="2111"><span class="lineNum">    2111 </span>            :                 },</a>
<a name="2112"><span class="lineNum">    2112 </span>            :         },</a>
<a name="2113"><span class="lineNum">    2113 </span>            : };</a>
<a name="2114"><span class="lineNum">    2114 </span>            : </a>
<a name="2115"><span class="lineNum">    2115 </span>            : /*</a>
<a name="2116"><span class="lineNum">    2116 </span>            :  * Used from PMIs where the LBRs are already disabled.</a>
<a name="2117"><span class="lineNum">    2117 </span>            :  *</a>
<a name="2118"><span class="lineNum">    2118 </span>            :  * This function could be called consecutively. It is required to remain in</a>
<a name="2119"><span class="lineNum">    2119 </span>            :  * disabled state if called consecutively.</a>
<a name="2120"><span class="lineNum">    2120 </span>            :  *</a>
<a name="2121"><span class="lineNum">    2121 </span>            :  * During consecutive calls, the same disable value will be written to related</a>
<a name="2122"><span class="lineNum">    2122 </span>            :  * registers, so the PMU state remains unchanged.</a>
<a name="2123"><span class="lineNum">    2123 </span>            :  *</a>
<a name="2124"><span class="lineNum">    2124 </span>            :  * intel_bts events don't coexist with intel PMU's BTS events because of</a>
<a name="2125"><span class="lineNum">    2125 </span>            :  * x86_add_exclusive(x86_lbr_exclusive_lbr); there's no need to keep them</a>
<a name="2126"><span class="lineNum">    2126 </span>            :  * disabled around intel PMU's event batching etc, only inside the PMI handler.</a>
<a name="2127"><span class="lineNum">    2127 </span>            :  *</a>
<a name="2128"><span class="lineNum">    2128 </span>            :  * Avoid PEBS_ENABLE MSR access in PMIs.</a>
<a name="2129"><span class="lineNum">    2129 </span>            :  * The GLOBAL_CTRL has been disabled. All the counters do not count anymore.</a>
<a name="2130"><span class="lineNum">    2130 </span>            :  * It doesn't matter if the PEBS is enabled or not.</a>
<a name="2131"><span class="lineNum">    2131 </span>            :  * Usually, the PEBS status are not changed in PMIs. It's unnecessary to</a>
<a name="2132"><span class="lineNum">    2132 </span>            :  * access PEBS_ENABLE MSR in disable_all()/enable_all().</a>
<a name="2133"><span class="lineNum">    2133 </span>            :  * However, there are some cases which may change PEBS status, e.g. PMI</a>
<a name="2134"><span class="lineNum">    2134 </span>            :  * throttle. The PEBS_ENABLE should be updated where the status changes.</a>
<a name="2135"><span class="lineNum">    2135 </span>            :  */</a>
<a name="2136"><span class="lineNum">    2136 </span><span class="lineNoCov">          0 : static void __intel_pmu_disable_all(void)</span></a>
<a name="2137"><span class="lineNum">    2137 </span>            : {</a>
<a name="2138"><span class="lineNum">    2138 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2139"><span class="lineNum">    2139 </span>            : </a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0);</span></a>
<a name="2141"><span class="lineNum">    2141 </span>            : </a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :         if (test_bit(INTEL_PMC_IDX_FIXED_BTS, cpuc-&gt;active_mask))</span></a>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :                 intel_pmu_disable_bts();</span></a>
<a name="2144"><span class="lineNum">    2144 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2145"><span class="lineNum">    2145 </span>            : </a>
<a name="2146"><span class="lineNum">    2146 </span><span class="lineNoCov">          0 : static void intel_pmu_disable_all(void)</span></a>
<a name="2147"><span class="lineNum">    2147 </span>            : {</a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineNoCov">          0 :         __intel_pmu_disable_all();</span></a>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 :         intel_pmu_pebs_disable_all();</span></a>
<a name="2150"><span class="lineNum">    2150 </span><span class="lineNoCov">          0 :         intel_pmu_lbr_disable_all();</span></a>
<a name="2151"><span class="lineNum">    2151 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2152"><span class="lineNum">    2152 </span>            : </a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 : static void __intel_pmu_enable_all(int added, bool pmi)</span></a>
<a name="2154"><span class="lineNum">    2154 </span>            : {</a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2156"><span class="lineNum">    2156 </span>            : </a>
<a name="2157"><span class="lineNum">    2157 </span><span class="lineNoCov">          0 :         intel_pmu_lbr_enable_all(pmi);</span></a>
<a name="2158"><span class="lineNum">    2158 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL,</span></a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                         x86_pmu.intel_ctrl &amp; ~cpuc-&gt;intel_ctrl_guest_mask);</span></a>
<a name="2160"><span class="lineNum">    2160 </span>            : </a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :         if (test_bit(INTEL_PMC_IDX_FIXED_BTS, cpuc-&gt;active_mask)) {</span></a>
<a name="2162"><span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 struct perf_event *event =</span></a>
<a name="2163"><span class="lineNum">    2163 </span>            :                         cpuc-&gt;events[INTEL_PMC_IDX_FIXED_BTS];</a>
<a name="2164"><span class="lineNum">    2164 </span>            : </a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 if (WARN_ON_ONCE(!event))</span></a>
<a name="2166"><span class="lineNum">    2166 </span>            :                         return;</a>
<a name="2167"><span class="lineNum">    2167 </span>            : </a>
<a name="2168"><span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                 intel_pmu_enable_bts(event-&gt;hw.config);</span></a>
<a name="2169"><span class="lineNum">    2169 </span>            :         }</a>
<a name="2170"><span class="lineNum">    2170 </span>            : }</a>
<a name="2171"><span class="lineNum">    2171 </span>            : </a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 : static void intel_pmu_enable_all(int added)</span></a>
<a name="2173"><span class="lineNum">    2173 </span>            : {</a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :         intel_pmu_pebs_enable_all();</span></a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         __intel_pmu_enable_all(added, false);</span></a>
<a name="2176"><span class="lineNum">    2176 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2177"><span class="lineNum">    2177 </span>            : </a>
<a name="2178"><span class="lineNum">    2178 </span>            : /*</a>
<a name="2179"><span class="lineNum">    2179 </span>            :  * Workaround for:</a>
<a name="2180"><span class="lineNum">    2180 </span>            :  *   Intel Errata AAK100 (model 26)</a>
<a name="2181"><span class="lineNum">    2181 </span>            :  *   Intel Errata AAP53  (model 30)</a>
<a name="2182"><span class="lineNum">    2182 </span>            :  *   Intel Errata BD53   (model 44)</a>
<a name="2183"><span class="lineNum">    2183 </span>            :  *</a>
<a name="2184"><span class="lineNum">    2184 </span>            :  * The official story:</a>
<a name="2185"><span class="lineNum">    2185 </span>            :  *   These chips need to be 'reset' when adding counters by programming the</a>
<a name="2186"><span class="lineNum">    2186 </span>            :  *   magic three (non-counting) events 0x4300B5, 0x4300D2, and 0x4300B1 either</a>
<a name="2187"><span class="lineNum">    2187 </span>            :  *   in sequence on the same PMC or on different PMCs.</a>
<a name="2188"><span class="lineNum">    2188 </span>            :  *</a>
<a name="2189"><span class="lineNum">    2189 </span>            :  * In practise it appears some of these events do in fact count, and</a>
<a name="2190"><span class="lineNum">    2190 </span>            :  * we need to program all 4 events.</a>
<a name="2191"><span class="lineNum">    2191 </span>            :  */</a>
<a name="2192"><span class="lineNum">    2192 </span><span class="lineNoCov">          0 : static void intel_pmu_nhm_workaround(void)</span></a>
<a name="2193"><span class="lineNum">    2193 </span>            : {</a>
<a name="2194"><span class="lineNum">    2194 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineNoCov">          0 :         static const unsigned long nhm_magic[4] = {</span></a>
<a name="2196"><span class="lineNum">    2196 </span>            :                 0x4300B5,</a>
<a name="2197"><span class="lineNum">    2197 </span>            :                 0x4300D2,</a>
<a name="2198"><span class="lineNum">    2198 </span>            :                 0x4300B1,</a>
<a name="2199"><span class="lineNum">    2199 </span>            :                 0x4300B1</a>
<a name="2200"><span class="lineNum">    2200 </span>            :         };</a>
<a name="2201"><span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         struct perf_event *event;</span></a>
<a name="2202"><span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="2203"><span class="lineNum">    2203 </span>            : </a>
<a name="2204"><span class="lineNum">    2204 </span>            :         /*</a>
<a name="2205"><span class="lineNum">    2205 </span>            :          * The Errata requires below steps:</a>
<a name="2206"><span class="lineNum">    2206 </span>            :          * 1) Clear MSR_IA32_PEBS_ENABLE and MSR_CORE_PERF_GLOBAL_CTRL;</a>
<a name="2207"><span class="lineNum">    2207 </span>            :          * 2) Configure 4 PERFEVTSELx with the magic events and clear</a>
<a name="2208"><span class="lineNum">    2208 </span>            :          *    the corresponding PMCx;</a>
<a name="2209"><span class="lineNum">    2209 </span>            :          * 3) set bit0~bit3 of MSR_CORE_PERF_GLOBAL_CTRL;</a>
<a name="2210"><span class="lineNum">    2210 </span>            :          * 4) Clear MSR_CORE_PERF_GLOBAL_CTRL;</a>
<a name="2211"><span class="lineNum">    2211 </span>            :          * 5) Clear 4 pairs of ERFEVTSELx and PMCx;</a>
<a name="2212"><span class="lineNum">    2212 </span>            :          */</a>
<a name="2213"><span class="lineNum">    2213 </span>            : </a>
<a name="2214"><span class="lineNum">    2214 </span>            :         /*</a>
<a name="2215"><span class="lineNum">    2215 </span>            :          * The real steps we choose are a little different from above.</a>
<a name="2216"><span class="lineNum">    2216 </span>            :          * A) To reduce MSR operations, we don't run step 1) as they</a>
<a name="2217"><span class="lineNum">    2217 </span>            :          *    are already cleared before this function is called;</a>
<a name="2218"><span class="lineNum">    2218 </span>            :          * B) Call x86_perf_event_update to save PMCx before configuring</a>
<a name="2219"><span class="lineNum">    2219 </span>            :          *    PERFEVTSELx with magic number;</a>
<a name="2220"><span class="lineNum">    2220 </span>            :          * C) With step 5), we do clear only when the PERFEVTSELx is</a>
<a name="2221"><span class="lineNum">    2221 </span>            :          *    not used currently.</a>
<a name="2222"><span class="lineNum">    2222 </span>            :          * D) Call x86_perf_event_set_period to restore PMCx;</a>
<a name="2223"><span class="lineNum">    2223 </span>            :          */</a>
<a name="2224"><span class="lineNum">    2224 </span>            : </a>
<a name="2225"><span class="lineNum">    2225 </span>            :         /* We always operate 4 pairs of PERF Counters */</a>
<a name="2226"><span class="lineNum">    2226 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span></a>
<a name="2227"><span class="lineNum">    2227 </span><span class="lineNoCov">          0 :                 event = cpuc-&gt;events[i];</span></a>
<a name="2228"><span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                 if (event)</span></a>
<a name="2229"><span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                         x86_perf_event_update(event);</span></a>
<a name="2230"><span class="lineNum">    2230 </span>            :         }</a>
<a name="2231"><span class="lineNum">    2231 </span>            : </a>
<a name="2232"><span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span></a>
<a name="2233"><span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + i, nhm_magic[i]);</span></a>
<a name="2234"><span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_ARCH_PERFMON_PERFCTR0 + i, 0x0);</span></a>
<a name="2235"><span class="lineNum">    2235 </span>            :         }</a>
<a name="2236"><span class="lineNum">    2236 </span>            : </a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0xf);</span></a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0x0);</span></a>
<a name="2239"><span class="lineNum">    2239 </span>            : </a>
<a name="2240"><span class="lineNum">    2240 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span></a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                 event = cpuc-&gt;events[i];</span></a>
<a name="2242"><span class="lineNum">    2242 </span>            : </a>
<a name="2243"><span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                 if (event) {</span></a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                         x86_perf_event_set_period(event);</span></a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineNoCov">          0 :                         __x86_pmu_enable_event(&amp;event-&gt;hw,</span></a>
<a name="2246"><span class="lineNum">    2246 </span>            :                                         ARCH_PERFMON_EVENTSEL_ENABLE);</a>
<a name="2247"><span class="lineNum">    2247 </span>            :                 } else</a>
<a name="2248"><span class="lineNum">    2248 </span><span class="lineNoCov">          0 :                         wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + i, 0x0);</span></a>
<a name="2249"><span class="lineNum">    2249 </span>            :         }</a>
<a name="2250"><span class="lineNum">    2250 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2251"><span class="lineNum">    2251 </span>            : </a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineNoCov">          0 : static void intel_pmu_nhm_enable_all(int added)</span></a>
<a name="2253"><span class="lineNum">    2253 </span>            : {</a>
<a name="2254"><span class="lineNum">    2254 </span><span class="lineNoCov">          0 :         if (added)</span></a>
<a name="2255"><span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                 intel_pmu_nhm_workaround();</span></a>
<a name="2256"><span class="lineNum">    2256 </span><span class="lineNoCov">          0 :         intel_pmu_enable_all(added);</span></a>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2258"><span class="lineNum">    2258 </span>            : </a>
<a name="2259"><span class="lineNum">    2259 </span><span class="lineNoCov">          0 : static void intel_set_tfa(struct cpu_hw_events *cpuc, bool on)</span></a>
<a name="2260"><span class="lineNum">    2260 </span>            : {</a>
<a name="2261"><span class="lineNum">    2261 </span><span class="lineNoCov">          0 :         u64 val = on ? MSR_TFA_RTM_FORCE_ABORT : 0;</span></a>
<a name="2262"><span class="lineNum">    2262 </span>            : </a>
<a name="2263"><span class="lineNum">    2263 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;tfa_shadow != val) {</span></a>
<a name="2264"><span class="lineNum">    2264 </span><span class="lineNoCov">          0 :                 cpuc-&gt;tfa_shadow = val;</span></a>
<a name="2265"><span class="lineNum">    2265 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_TSX_FORCE_ABORT, val);</span></a>
<a name="2266"><span class="lineNum">    2266 </span>            :         }</a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2268"><span class="lineNum">    2268 </span>            : </a>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineNoCov">          0 : static void intel_tfa_commit_scheduling(struct cpu_hw_events *cpuc, int idx, int cntr)</span></a>
<a name="2270"><span class="lineNum">    2270 </span>            : {</a>
<a name="2271"><span class="lineNum">    2271 </span>            :         /*</a>
<a name="2272"><span class="lineNum">    2272 </span>            :          * We're going to use PMC3, make sure TFA is set before we touch it.</a>
<a name="2273"><span class="lineNum">    2273 </span>            :          */</a>
<a name="2274"><span class="lineNum">    2274 </span><span class="lineNoCov">          0 :         if (cntr == 3)</span></a>
<a name="2275"><span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                 intel_set_tfa(cpuc, true);</span></a>
<a name="2276"><span class="lineNum">    2276 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2277"><span class="lineNum">    2277 </span>            : </a>
<a name="2278"><span class="lineNum">    2278 </span><span class="lineNoCov">          0 : static void intel_tfa_pmu_enable_all(int added)</span></a>
<a name="2279"><span class="lineNum">    2279 </span>            : {</a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2281"><span class="lineNum">    2281 </span>            : </a>
<a name="2282"><span class="lineNum">    2282 </span>            :         /*</a>
<a name="2283"><span class="lineNum">    2283 </span>            :          * If we find PMC3 is no longer used when we enable the PMU, we can</a>
<a name="2284"><span class="lineNum">    2284 </span>            :          * clear TFA.</a>
<a name="2285"><span class="lineNum">    2285 </span>            :          */</a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         if (!test_bit(3, cpuc-&gt;active_mask))</span></a>
<a name="2287"><span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                 intel_set_tfa(cpuc, false);</span></a>
<a name="2288"><span class="lineNum">    2288 </span>            : </a>
<a name="2289"><span class="lineNum">    2289 </span><span class="lineNoCov">          0 :         intel_pmu_enable_all(added);</span></a>
<a name="2290"><span class="lineNum">    2290 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2291"><span class="lineNum">    2291 </span>            : </a>
<a name="2292"><span class="lineNum">    2292 </span><span class="lineNoCov">          0 : static inline u64 intel_pmu_get_status(void)</span></a>
<a name="2293"><span class="lineNum">    2293 </span>            : {</a>
<a name="2294"><span class="lineNum">    2294 </span><span class="lineNoCov">          0 :         u64 status;</span></a>
<a name="2295"><span class="lineNum">    2295 </span>            : </a>
<a name="2296"><span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_CORE_PERF_GLOBAL_STATUS, status);</span></a>
<a name="2297"><span class="lineNum">    2297 </span>            : </a>
<a name="2298"><span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         return status;</span></a>
<a name="2299"><span class="lineNum">    2299 </span>            : }</a>
<a name="2300"><span class="lineNum">    2300 </span>            : </a>
<a name="2301"><span class="lineNum">    2301 </span><span class="lineNoCov">          0 : static inline void intel_pmu_ack_status(u64 ack)</span></a>
<a name="2302"><span class="lineNum">    2302 </span>            : {</a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_CORE_PERF_GLOBAL_OVF_CTRL, ack);</span></a>
<a name="2304"><span class="lineNum">    2304 </span>            : }</a>
<a name="2305"><span class="lineNum">    2305 </span>            : </a>
<a name="2306"><span class="lineNum">    2306 </span><span class="lineNoCov">          0 : static inline bool event_is_checkpointed(struct perf_event *event)</span></a>
<a name="2307"><span class="lineNum">    2307 </span>            : {</a>
<a name="2308"><span class="lineNum">    2308 </span><span class="lineNoCov">          0 :         return unlikely(event-&gt;hw.config &amp; HSW_IN_TX_CHECKPOINTED) != 0;</span></a>
<a name="2309"><span class="lineNum">    2309 </span>            : }</a>
<a name="2310"><span class="lineNum">    2310 </span>            : </a>
<a name="2311"><span class="lineNum">    2311 </span><span class="lineNoCov">          0 : static inline void intel_set_masks(struct perf_event *event, int idx)</span></a>
<a name="2312"><span class="lineNum">    2312 </span>            : {</a>
<a name="2313"><span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2314"><span class="lineNum">    2314 </span>            : </a>
<a name="2315"><span class="lineNum">    2315 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.exclude_host)</span></a>
<a name="2316"><span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                 __set_bit(idx, (unsigned long *)&amp;cpuc-&gt;intel_ctrl_guest_mask);</span></a>
<a name="2317"><span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.exclude_guest)</span></a>
<a name="2318"><span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                 __set_bit(idx, (unsigned long *)&amp;cpuc-&gt;intel_ctrl_host_mask);</span></a>
<a name="2319"><span class="lineNum">    2319 </span><span class="lineNoCov">          0 :         if (event_is_checkpointed(event))</span></a>
<a name="2320"><span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                 __set_bit(idx, (unsigned long *)&amp;cpuc-&gt;intel_cp_status);</span></a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2322"><span class="lineNum">    2322 </span>            : </a>
<a name="2323"><span class="lineNum">    2323 </span><span class="lineNoCov">          0 : static inline void intel_clear_masks(struct perf_event *event, int idx)</span></a>
<a name="2324"><span class="lineNum">    2324 </span>            : {</a>
<a name="2325"><span class="lineNum">    2325 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2326"><span class="lineNum">    2326 </span>            : </a>
<a name="2327"><span class="lineNum">    2327 </span><span class="lineNoCov">          0 :         __clear_bit(idx, (unsigned long *)&amp;cpuc-&gt;intel_ctrl_guest_mask);</span></a>
<a name="2328"><span class="lineNum">    2328 </span><span class="lineNoCov">          0 :         __clear_bit(idx, (unsigned long *)&amp;cpuc-&gt;intel_ctrl_host_mask);</span></a>
<a name="2329"><span class="lineNum">    2329 </span><span class="lineNoCov">          0 :         __clear_bit(idx, (unsigned long *)&amp;cpuc-&gt;intel_cp_status);</span></a>
<a name="2330"><span class="lineNum">    2330 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2331"><span class="lineNum">    2331 </span>            : </a>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 : static void intel_pmu_disable_fixed(struct perf_event *event)</span></a>
<a name="2333"><span class="lineNum">    2333 </span>            : {</a>
<a name="2334"><span class="lineNum">    2334 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :         u64 ctrl_val, mask;</span></a>
<a name="2336"><span class="lineNum">    2336 </span><span class="lineNoCov">          0 :         int idx = hwc-&gt;idx;</span></a>
<a name="2337"><span class="lineNum">    2337 </span>            : </a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         if (is_topdown_idx(idx)) {</span></a>
<a name="2339"><span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                 struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2340"><span class="lineNum">    2340 </span>            : </a>
<a name="2341"><span class="lineNum">    2341 </span>            :                 /*</a>
<a name="2342"><span class="lineNum">    2342 </span>            :                  * When there are other active TopDown events,</a>
<a name="2343"><span class="lineNum">    2343 </span>            :                  * don't disable the fixed counter 3.</a>
<a name="2344"><span class="lineNum">    2344 </span>            :                  */</a>
<a name="2345"><span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                 if (*(u64 *)cpuc-&gt;active_mask &amp; INTEL_PMC_OTHER_TOPDOWN_BITS(idx))</span></a>
<a name="2346"><span class="lineNum">    2346 </span>            :                         return;</a>
<a name="2347"><span class="lineNum">    2347 </span>            :                 idx = INTEL_PMC_IDX_FIXED_SLOTS;</a>
<a name="2348"><span class="lineNum">    2348 </span>            :         }</a>
<a name="2349"><span class="lineNum">    2349 </span>            : </a>
<a name="2350"><span class="lineNum">    2350 </span><span class="lineNoCov">          0 :         intel_clear_masks(event, idx);</span></a>
<a name="2351"><span class="lineNum">    2351 </span>            : </a>
<a name="2352"><span class="lineNum">    2352 </span><span class="lineNoCov">          0 :         mask = 0xfULL &lt;&lt; ((idx - INTEL_PMC_IDX_FIXED) * 4);</span></a>
<a name="2353"><span class="lineNum">    2353 </span><span class="lineNoCov">          0 :         rdmsrl(hwc-&gt;config_base, ctrl_val);</span></a>
<a name="2354"><span class="lineNum">    2354 </span><span class="lineNoCov">          0 :         ctrl_val &amp;= ~mask;</span></a>
<a name="2355"><span class="lineNum">    2355 </span><span class="lineNoCov">          0 :         wrmsrl(hwc-&gt;config_base, ctrl_val);</span></a>
<a name="2356"><span class="lineNum">    2356 </span>            : }</a>
<a name="2357"><span class="lineNum">    2357 </span>            : </a>
<a name="2358"><span class="lineNum">    2358 </span><span class="lineNoCov">          0 : static void intel_pmu_disable_event(struct perf_event *event)</span></a>
<a name="2359"><span class="lineNum">    2359 </span>            : {</a>
<a name="2360"><span class="lineNum">    2360 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :         int idx = hwc-&gt;idx;</span></a>
<a name="2362"><span class="lineNum">    2362 </span>            : </a>
<a name="2363"><span class="lineNum">    2363 </span><span class="lineNoCov">          0 :         switch (idx) {</span></a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         case 0 ... INTEL_PMC_IDX_FIXED - 1:</span></a>
<a name="2365"><span class="lineNum">    2365 </span><span class="lineNoCov">          0 :                 intel_clear_masks(event, idx);</span></a>
<a name="2366"><span class="lineNum">    2366 </span><span class="lineNoCov">          0 :                 x86_pmu_disable_event(event);</span></a>
<a name="2367"><span class="lineNum">    2367 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineNoCov">          0 :         case INTEL_PMC_IDX_FIXED ... INTEL_PMC_IDX_FIXED_BTS - 1:</span></a>
<a name="2369"><span class="lineNum">    2369 </span>            :         case INTEL_PMC_IDX_METRIC_BASE ... INTEL_PMC_IDX_METRIC_END:</a>
<a name="2370"><span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                 intel_pmu_disable_fixed(event);</span></a>
<a name="2371"><span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2372"><span class="lineNum">    2372 </span><span class="lineNoCov">          0 :         case INTEL_PMC_IDX_FIXED_BTS:</span></a>
<a name="2373"><span class="lineNum">    2373 </span><span class="lineNoCov">          0 :                 intel_pmu_disable_bts();</span></a>
<a name="2374"><span class="lineNum">    2374 </span><span class="lineNoCov">          0 :                 intel_pmu_drain_bts_buffer();</span></a>
<a name="2375"><span class="lineNum">    2375 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2376"><span class="lineNum">    2376 </span><span class="lineNoCov">          0 :         case INTEL_PMC_IDX_FIXED_VLBR:</span></a>
<a name="2377"><span class="lineNum">    2377 </span><span class="lineNoCov">          0 :                 intel_clear_masks(event, idx);</span></a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2379"><span class="lineNum">    2379 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :                 intel_clear_masks(event, idx);</span></a>
<a name="2381"><span class="lineNum">    2381 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;Failed to disable the event with invalid index %d\n&quot;,</span></a>
<a name="2382"><span class="lineNum">    2382 </span>            :                         idx);</a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2384"><span class="lineNum">    2384 </span>            :         }</a>
<a name="2385"><span class="lineNum">    2385 </span>            : </a>
<a name="2386"><span class="lineNum">    2386 </span>            :         /*</a>
<a name="2387"><span class="lineNum">    2387 </span>            :          * Needs to be called after x86_pmu_disable_event,</a>
<a name="2388"><span class="lineNum">    2388 </span>            :          * so we don't trigger the event without PEBS bit set.</a>
<a name="2389"><span class="lineNum">    2389 </span>            :          */</a>
<a name="2390"><span class="lineNum">    2390 </span><span class="lineNoCov">          0 :         if (unlikely(event-&gt;attr.precise_ip))</span></a>
<a name="2391"><span class="lineNum">    2391 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_disable(event);</span></a>
<a name="2392"><span class="lineNum">    2392 </span>            : }</a>
<a name="2393"><span class="lineNum">    2393 </span>            : </a>
<a name="2394"><span class="lineNum">    2394 </span><span class="lineNoCov">          0 : static void intel_pmu_del_event(struct perf_event *event)</span></a>
<a name="2395"><span class="lineNum">    2395 </span>            : {</a>
<a name="2396"><span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         if (needs_branch_stack(event))</span></a>
<a name="2397"><span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_del(event);</span></a>
<a name="2398"><span class="lineNum">    2398 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip)</span></a>
<a name="2399"><span class="lineNum">    2399 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_del(event);</span></a>
<a name="2400"><span class="lineNum">    2400 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2401"><span class="lineNum">    2401 </span>            : </a>
<a name="2402"><span class="lineNum">    2402 </span><span class="lineNoCov">          0 : static int icl_set_topdown_event_period(struct perf_event *event)</span></a>
<a name="2403"><span class="lineNum">    2403 </span>            : {</a>
<a name="2404"><span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="2405"><span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         s64 left = local64_read(&amp;hwc-&gt;period_left);</span></a>
<a name="2406"><span class="lineNum">    2406 </span>            : </a>
<a name="2407"><span class="lineNum">    2407 </span>            :         /*</a>
<a name="2408"><span class="lineNum">    2408 </span>            :          * The values in PERF_METRICS MSR are derived from fixed counter 3.</a>
<a name="2409"><span class="lineNum">    2409 </span>            :          * Software should start both registers, PERF_METRICS and fixed</a>
<a name="2410"><span class="lineNum">    2410 </span>            :          * counter 3, from zero.</a>
<a name="2411"><span class="lineNum">    2411 </span>            :          * Clear PERF_METRICS and Fixed counter 3 in initialization.</a>
<a name="2412"><span class="lineNum">    2412 </span>            :          * After that, both MSRs will be cleared for each read.</a>
<a name="2413"><span class="lineNum">    2413 </span>            :          * Don't need to clear them again.</a>
<a name="2414"><span class="lineNum">    2414 </span>            :          */</a>
<a name="2415"><span class="lineNum">    2415 </span><span class="lineNoCov">          0 :         if (left == x86_pmu.max_period) {</span></a>
<a name="2416"><span class="lineNum">    2416 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_CORE_PERF_FIXED_CTR3, 0);</span></a>
<a name="2417"><span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_PERF_METRICS, 0);</span></a>
<a name="2418"><span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                 hwc-&gt;saved_slots = 0;</span></a>
<a name="2419"><span class="lineNum">    2419 </span><span class="lineNoCov">          0 :                 hwc-&gt;saved_metric = 0;</span></a>
<a name="2420"><span class="lineNum">    2420 </span>            :         }</a>
<a name="2421"><span class="lineNum">    2421 </span>            : </a>
<a name="2422"><span class="lineNum">    2422 </span><span class="lineNoCov">          0 :         if ((hwc-&gt;saved_slots) &amp;&amp; is_slots_event(event)) {</span></a>
<a name="2423"><span class="lineNum">    2423 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_CORE_PERF_FIXED_CTR3, hwc-&gt;saved_slots);</span></a>
<a name="2424"><span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_PERF_METRICS, hwc-&gt;saved_metric);</span></a>
<a name="2425"><span class="lineNum">    2425 </span>            :         }</a>
<a name="2426"><span class="lineNum">    2426 </span>            : </a>
<a name="2427"><span class="lineNum">    2427 </span><span class="lineNoCov">          0 :         perf_event_update_userpage(event);</span></a>
<a name="2428"><span class="lineNum">    2428 </span>            : </a>
<a name="2429"><span class="lineNum">    2429 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2430"><span class="lineNum">    2430 </span>            : }</a>
<a name="2431"><span class="lineNum">    2431 </span>            : </a>
<a name="2432"><span class="lineNum">    2432 </span><span class="lineNoCov">          0 : static inline u64 icl_get_metrics_event_value(u64 metric, u64 slots, int idx)</span></a>
<a name="2433"><span class="lineNum">    2433 </span>            : {</a>
<a name="2434"><span class="lineNum">    2434 </span><span class="lineNoCov">          0 :         u32 val;</span></a>
<a name="2435"><span class="lineNum">    2435 </span>            : </a>
<a name="2436"><span class="lineNum">    2436 </span>            :         /*</a>
<a name="2437"><span class="lineNum">    2437 </span>            :          * The metric is reported as an 8bit integer fraction</a>
<a name="2438"><span class="lineNum">    2438 </span>            :          * suming up to 0xff.</a>
<a name="2439"><span class="lineNum">    2439 </span>            :          * slots-in-metric = (Metric / 0xff) * slots</a>
<a name="2440"><span class="lineNum">    2440 </span>            :          */</a>
<a name="2441"><span class="lineNum">    2441 </span><span class="lineNoCov">          0 :         val = (metric &gt;&gt; ((idx - INTEL_PMC_IDX_METRIC_BASE) * 8)) &amp; 0xff;</span></a>
<a name="2442"><span class="lineNum">    2442 </span><span class="lineNoCov">          0 :         return  mul_u64_u32_div(slots, val, 0xff);</span></a>
<a name="2443"><span class="lineNum">    2443 </span>            : }</a>
<a name="2444"><span class="lineNum">    2444 </span>            : </a>
<a name="2445"><span class="lineNum">    2445 </span><span class="lineNoCov">          0 : static u64 icl_get_topdown_value(struct perf_event *event,</span></a>
<a name="2446"><span class="lineNum">    2446 </span>            :                                        u64 slots, u64 metrics)</a>
<a name="2447"><span class="lineNum">    2447 </span>            : {</a>
<a name="2448"><span class="lineNum">    2448 </span><span class="lineNoCov">          0 :         int idx = event-&gt;hw.idx;</span></a>
<a name="2449"><span class="lineNum">    2449 </span><span class="lineNoCov">          0 :         u64 delta;</span></a>
<a name="2450"><span class="lineNum">    2450 </span>            : </a>
<a name="2451"><span class="lineNum">    2451 </span><span class="lineNoCov">          0 :         if (is_metric_idx(idx))</span></a>
<a name="2452"><span class="lineNum">    2452 </span><span class="lineNoCov">          0 :                 delta = icl_get_metrics_event_value(metrics, slots, idx);</span></a>
<a name="2453"><span class="lineNum">    2453 </span>            :         else</a>
<a name="2454"><span class="lineNum">    2454 </span>            :                 delta = slots;</a>
<a name="2455"><span class="lineNum">    2455 </span>            : </a>
<a name="2456"><span class="lineNum">    2456 </span><span class="lineNoCov">          0 :         return delta;</span></a>
<a name="2457"><span class="lineNum">    2457 </span>            : }</a>
<a name="2458"><span class="lineNum">    2458 </span>            : </a>
<a name="2459"><span class="lineNum">    2459 </span><span class="lineNoCov">          0 : static void __icl_update_topdown_event(struct perf_event *event,</span></a>
<a name="2460"><span class="lineNum">    2460 </span>            :                                        u64 slots, u64 metrics,</a>
<a name="2461"><span class="lineNum">    2461 </span>            :                                        u64 last_slots, u64 last_metrics)</a>
<a name="2462"><span class="lineNum">    2462 </span>            : {</a>
<a name="2463"><span class="lineNum">    2463 </span><span class="lineNoCov">          0 :         u64 delta, last = 0;</span></a>
<a name="2464"><span class="lineNum">    2464 </span>            : </a>
<a name="2465"><span class="lineNum">    2465 </span><span class="lineNoCov">          0 :         delta = icl_get_topdown_value(event, slots, metrics);</span></a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         if (last_slots)</span></a>
<a name="2467"><span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                 last = icl_get_topdown_value(event, last_slots, last_metrics);</span></a>
<a name="2468"><span class="lineNum">    2468 </span>            : </a>
<a name="2469"><span class="lineNum">    2469 </span>            :         /*</a>
<a name="2470"><span class="lineNum">    2470 </span>            :          * The 8bit integer fraction of metric may be not accurate,</a>
<a name="2471"><span class="lineNum">    2471 </span>            :          * especially when the changes is very small.</a>
<a name="2472"><span class="lineNum">    2472 </span>            :          * For example, if only a few bad_spec happens, the fraction</a>
<a name="2473"><span class="lineNum">    2473 </span>            :          * may be reduced from 1 to 0. If so, the bad_spec event value</a>
<a name="2474"><span class="lineNum">    2474 </span>            :          * will be 0 which is definitely less than the last value.</a>
<a name="2475"><span class="lineNum">    2475 </span>            :          * Avoid update event-&gt;count for this case.</a>
<a name="2476"><span class="lineNum">    2476 </span>            :          */</a>
<a name="2477"><span class="lineNum">    2477 </span><span class="lineNoCov">          0 :         if (delta &gt; last) {</span></a>
<a name="2478"><span class="lineNum">    2478 </span><span class="lineNoCov">          0 :                 delta -= last;</span></a>
<a name="2479"><span class="lineNum">    2479 </span><span class="lineNoCov">          0 :                 local64_add(delta, &amp;event-&gt;count);</span></a>
<a name="2480"><span class="lineNum">    2480 </span>            :         }</a>
<a name="2481"><span class="lineNum">    2481 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2482"><span class="lineNum">    2482 </span>            : </a>
<a name="2483"><span class="lineNum">    2483 </span><span class="lineNoCov">          0 : static void update_saved_topdown_regs(struct perf_event *event, u64 slots,</span></a>
<a name="2484"><span class="lineNum">    2484 </span>            :                                       u64 metrics, int metric_end)</a>
<a name="2485"><span class="lineNum">    2485 </span>            : {</a>
<a name="2486"><span class="lineNum">    2486 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2487"><span class="lineNum">    2487 </span><span class="lineNoCov">          0 :         struct perf_event *other;</span></a>
<a name="2488"><span class="lineNum">    2488 </span><span class="lineNoCov">          0 :         int idx;</span></a>
<a name="2489"><span class="lineNum">    2489 </span>            : </a>
<a name="2490"><span class="lineNum">    2490 </span><span class="lineNoCov">          0 :         event-&gt;hw.saved_slots = slots;</span></a>
<a name="2491"><span class="lineNum">    2491 </span><span class="lineNoCov">          0 :         event-&gt;hw.saved_metric = metrics;</span></a>
<a name="2492"><span class="lineNum">    2492 </span>            : </a>
<a name="2493"><span class="lineNum">    2493 </span><span class="lineNoCov">          0 :         for_each_set_bit(idx, cpuc-&gt;active_mask, metric_end + 1) {</span></a>
<a name="2494"><span class="lineNum">    2494 </span><span class="lineNoCov">          0 :                 if (!is_topdown_idx(idx))</span></a>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2496"><span class="lineNum">    2496 </span><span class="lineNoCov">          0 :                 other = cpuc-&gt;events[idx];</span></a>
<a name="2497"><span class="lineNum">    2497 </span><span class="lineNoCov">          0 :                 other-&gt;hw.saved_slots = slots;</span></a>
<a name="2498"><span class="lineNum">    2498 </span><span class="lineNoCov">          0 :                 other-&gt;hw.saved_metric = metrics;</span></a>
<a name="2499"><span class="lineNum">    2499 </span>            :         }</a>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2501"><span class="lineNum">    2501 </span>            : </a>
<a name="2502"><span class="lineNum">    2502 </span>            : /*</a>
<a name="2503"><span class="lineNum">    2503 </span>            :  * Update all active Topdown events.</a>
<a name="2504"><span class="lineNum">    2504 </span>            :  *</a>
<a name="2505"><span class="lineNum">    2505 </span>            :  * The PERF_METRICS and Fixed counter 3 are read separately. The values may be</a>
<a name="2506"><span class="lineNum">    2506 </span>            :  * modify by a NMI. PMU has to be disabled before calling this function.</a>
<a name="2507"><span class="lineNum">    2507 </span>            :  */</a>
<a name="2508"><span class="lineNum">    2508 </span>            : </a>
<a name="2509"><span class="lineNum">    2509 </span><span class="lineNoCov">          0 : static u64 intel_update_topdown_event(struct perf_event *event, int metric_end)</span></a>
<a name="2510"><span class="lineNum">    2510 </span>            : {</a>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2512"><span class="lineNum">    2512 </span><span class="lineNoCov">          0 :         struct perf_event *other;</span></a>
<a name="2513"><span class="lineNum">    2513 </span><span class="lineNoCov">          0 :         u64 slots, metrics;</span></a>
<a name="2514"><span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         bool reset = true;</span></a>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 :         int idx;</span></a>
<a name="2516"><span class="lineNum">    2516 </span>            : </a>
<a name="2517"><span class="lineNum">    2517 </span>            :         /* read Fixed counter 3 */</a>
<a name="2518"><span class="lineNum">    2518 </span><span class="lineNoCov">          0 :         rdpmcl((3 | INTEL_PMC_FIXED_RDPMC_BASE), slots);</span></a>
<a name="2519"><span class="lineNum">    2519 </span><span class="lineNoCov">          0 :         if (!slots)</span></a>
<a name="2520"><span class="lineNum">    2520 </span>            :                 return 0;</a>
<a name="2521"><span class="lineNum">    2521 </span>            : </a>
<a name="2522"><span class="lineNum">    2522 </span>            :         /* read PERF_METRICS */</a>
<a name="2523"><span class="lineNum">    2523 </span><span class="lineNoCov">          0 :         rdpmcl(INTEL_PMC_FIXED_RDPMC_METRICS, metrics);</span></a>
<a name="2524"><span class="lineNum">    2524 </span>            : </a>
<a name="2525"><span class="lineNum">    2525 </span><span class="lineNoCov">          0 :         for_each_set_bit(idx, cpuc-&gt;active_mask, metric_end + 1) {</span></a>
<a name="2526"><span class="lineNum">    2526 </span><span class="lineNoCov">          0 :                 if (!is_topdown_idx(idx))</span></a>
<a name="2527"><span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2528"><span class="lineNum">    2528 </span><span class="lineNoCov">          0 :                 other = cpuc-&gt;events[idx];</span></a>
<a name="2529"><span class="lineNum">    2529 </span><span class="lineNoCov">          0 :                 __icl_update_topdown_event(other, slots, metrics,</span></a>
<a name="2530"><span class="lineNum">    2530 </span>            :                                            event ? event-&gt;hw.saved_slots : 0,</a>
<a name="2531"><span class="lineNum">    2531 </span>            :                                            event ? event-&gt;hw.saved_metric : 0);</a>
<a name="2532"><span class="lineNum">    2532 </span>            :         }</a>
<a name="2533"><span class="lineNum">    2533 </span>            : </a>
<a name="2534"><span class="lineNum">    2534 </span>            :         /*</a>
<a name="2535"><span class="lineNum">    2535 </span>            :          * Check and update this event, which may have been cleared</a>
<a name="2536"><span class="lineNum">    2536 </span>            :          * in active_mask e.g. x86_pmu_stop()</a>
<a name="2537"><span class="lineNum">    2537 </span>            :          */</a>
<a name="2538"><span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         if (event &amp;&amp; !test_bit(event-&gt;hw.idx, cpuc-&gt;active_mask)) {</span></a>
<a name="2539"><span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                 __icl_update_topdown_event(event, slots, metrics,</span></a>
<a name="2540"><span class="lineNum">    2540 </span>            :                                            event-&gt;hw.saved_slots,</a>
<a name="2541"><span class="lineNum">    2541 </span>            :                                            event-&gt;hw.saved_metric);</a>
<a name="2542"><span class="lineNum">    2542 </span>            : </a>
<a name="2543"><span class="lineNum">    2543 </span>            :                 /*</a>
<a name="2544"><span class="lineNum">    2544 </span>            :                  * In x86_pmu_stop(), the event is cleared in active_mask first,</a>
<a name="2545"><span class="lineNum">    2545 </span>            :                  * then drain the delta, which indicates context switch for</a>
<a name="2546"><span class="lineNum">    2546 </span>            :                  * counting.</a>
<a name="2547"><span class="lineNum">    2547 </span>            :                  * Save metric and slots for context switch.</a>
<a name="2548"><span class="lineNum">    2548 </span>            :                  * Don't need to reset the PERF_METRICS and Fixed counter 3.</a>
<a name="2549"><span class="lineNum">    2549 </span>            :                  * Because the values will be restored in next schedule in.</a>
<a name="2550"><span class="lineNum">    2550 </span>            :                  */</a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                 update_saved_topdown_regs(event, slots, metrics, metric_end);</span></a>
<a name="2552"><span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                 reset = false;</span></a>
<a name="2553"><span class="lineNum">    2553 </span>            :         }</a>
<a name="2554"><span class="lineNum">    2554 </span>            : </a>
<a name="2555"><span class="lineNum">    2555 </span><span class="lineNoCov">          0 :         if (reset) {</span></a>
<a name="2556"><span class="lineNum">    2556 </span>            :                 /* The fixed counter 3 has to be written before the PERF_METRICS. */</a>
<a name="2557"><span class="lineNum">    2557 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_CORE_PERF_FIXED_CTR3, 0);</span></a>
<a name="2558"><span class="lineNum">    2558 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_PERF_METRICS, 0);</span></a>
<a name="2559"><span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                 if (event)</span></a>
<a name="2560"><span class="lineNum">    2560 </span><span class="lineNoCov">          0 :                         update_saved_topdown_regs(event, 0, 0, metric_end);</span></a>
<a name="2561"><span class="lineNum">    2561 </span>            :         }</a>
<a name="2562"><span class="lineNum">    2562 </span>            : </a>
<a name="2563"><span class="lineNum">    2563 </span>            :         return slots;</a>
<a name="2564"><span class="lineNum">    2564 </span>            : }</a>
<a name="2565"><span class="lineNum">    2565 </span>            : </a>
<a name="2566"><span class="lineNum">    2566 </span><span class="lineNoCov">          0 : static u64 icl_update_topdown_event(struct perf_event *event)</span></a>
<a name="2567"><span class="lineNum">    2567 </span>            : {</a>
<a name="2568"><span class="lineNum">    2568 </span><span class="lineNoCov">          0 :         return intel_update_topdown_event(event, INTEL_PMC_IDX_METRIC_BASE +</span></a>
<a name="2569"><span class="lineNum">    2569 </span><span class="lineNoCov">          0 :                                                  x86_pmu.num_topdown_events - 1);</span></a>
<a name="2570"><span class="lineNum">    2570 </span>            : }</a>
<a name="2571"><span class="lineNum">    2571 </span>            : </a>
<a name="2572"><span class="lineNum">    2572 </span><span class="lineNoCov">          0 : static void intel_pmu_read_topdown_event(struct perf_event *event)</span></a>
<a name="2573"><span class="lineNum">    2573 </span>            : {</a>
<a name="2574"><span class="lineNum">    2574 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2575"><span class="lineNum">    2575 </span>            : </a>
<a name="2576"><span class="lineNum">    2576 </span>            :         /* Only need to call update_topdown_event() once for group read. */</a>
<a name="2577"><span class="lineNum">    2577 </span><span class="lineNoCov">          0 :         if ((cpuc-&gt;txn_flags &amp; PERF_PMU_TXN_READ) &amp;&amp;</span></a>
<a name="2578"><span class="lineNum">    2578 </span><span class="lineNoCov">          0 :             !is_slots_event(event))</span></a>
<a name="2579"><span class="lineNum">    2579 </span>            :                 return;</a>
<a name="2580"><span class="lineNum">    2580 </span>            : </a>
<a name="2581"><span class="lineNum">    2581 </span><span class="lineNoCov">          0 :         perf_pmu_disable(event-&gt;pmu);</span></a>
<a name="2582"><span class="lineNum">    2582 </span><span class="lineNoCov">          0 :         x86_pmu.update_topdown_event(event);</span></a>
<a name="2583"><span class="lineNum">    2583 </span><span class="lineNoCov">          0 :         perf_pmu_enable(event-&gt;pmu);</span></a>
<a name="2584"><span class="lineNum">    2584 </span>            : }</a>
<a name="2585"><span class="lineNum">    2585 </span>            : </a>
<a name="2586"><span class="lineNum">    2586 </span><span class="lineNoCov">          0 : static void intel_pmu_read_event(struct perf_event *event)</span></a>
<a name="2587"><span class="lineNum">    2587 </span>            : {</a>
<a name="2588"><span class="lineNum">    2588 </span><span class="lineNoCov">          0 :         if (event-&gt;hw.flags &amp; PERF_X86_EVENT_AUTO_RELOAD)</span></a>
<a name="2589"><span class="lineNum">    2589 </span><span class="lineNoCov">          0 :                 intel_pmu_auto_reload_read(event);</span></a>
<a name="2590"><span class="lineNum">    2590 </span><span class="lineNoCov">          0 :         else if (is_topdown_count(event) &amp;&amp; x86_pmu.update_topdown_event)</span></a>
<a name="2591"><span class="lineNum">    2591 </span><span class="lineNoCov">          0 :                 intel_pmu_read_topdown_event(event);</span></a>
<a name="2592"><span class="lineNum">    2592 </span>            :         else</a>
<a name="2593"><span class="lineNum">    2593 </span><span class="lineNoCov">          0 :                 x86_perf_event_update(event);</span></a>
<a name="2594"><span class="lineNum">    2594 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2595"><span class="lineNum">    2595 </span>            : </a>
<a name="2596"><span class="lineNum">    2596 </span><span class="lineNoCov">          0 : static void intel_pmu_enable_fixed(struct perf_event *event)</span></a>
<a name="2597"><span class="lineNum">    2597 </span>            : {</a>
<a name="2598"><span class="lineNum">    2598 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="2599"><span class="lineNum">    2599 </span><span class="lineNoCov">          0 :         u64 ctrl_val, mask, bits = 0;</span></a>
<a name="2600"><span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         int idx = hwc-&gt;idx;</span></a>
<a name="2601"><span class="lineNum">    2601 </span>            : </a>
<a name="2602"><span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         if (is_topdown_idx(idx)) {</span></a>
<a name="2603"><span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                 struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2604"><span class="lineNum">    2604 </span>            :                 /*</a>
<a name="2605"><span class="lineNum">    2605 </span>            :                  * When there are other active TopDown events,</a>
<a name="2606"><span class="lineNum">    2606 </span>            :                  * don't enable the fixed counter 3 again.</a>
<a name="2607"><span class="lineNum">    2607 </span>            :                  */</a>
<a name="2608"><span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                 if (*(u64 *)cpuc-&gt;active_mask &amp; INTEL_PMC_OTHER_TOPDOWN_BITS(idx))</span></a>
<a name="2609"><span class="lineNum">    2609 </span>            :                         return;</a>
<a name="2610"><span class="lineNum">    2610 </span>            : </a>
<a name="2611"><span class="lineNum">    2611 </span>            :                 idx = INTEL_PMC_IDX_FIXED_SLOTS;</a>
<a name="2612"><span class="lineNum">    2612 </span>            :         }</a>
<a name="2613"><span class="lineNum">    2613 </span>            : </a>
<a name="2614"><span class="lineNum">    2614 </span><span class="lineNoCov">          0 :         intel_set_masks(event, idx);</span></a>
<a name="2615"><span class="lineNum">    2615 </span>            : </a>
<a name="2616"><span class="lineNum">    2616 </span>            :         /*</a>
<a name="2617"><span class="lineNum">    2617 </span>            :          * Enable IRQ generation (0x8), if not PEBS,</a>
<a name="2618"><span class="lineNum">    2618 </span>            :          * and enable ring-3 counting (0x2) and ring-0 counting (0x1)</a>
<a name="2619"><span class="lineNum">    2619 </span>            :          * if requested:</a>
<a name="2620"><span class="lineNum">    2620 </span>            :          */</a>
<a name="2621"><span class="lineNum">    2621 </span><span class="lineNoCov">          0 :         if (!event-&gt;attr.precise_ip)</span></a>
<a name="2622"><span class="lineNum">    2622 </span><span class="lineNoCov">          0 :                 bits |= 0x8;</span></a>
<a name="2623"><span class="lineNum">    2623 </span><span class="lineNoCov">          0 :         if (hwc-&gt;config &amp; ARCH_PERFMON_EVENTSEL_USR)</span></a>
<a name="2624"><span class="lineNum">    2624 </span><span class="lineNoCov">          0 :                 bits |= 0x2;</span></a>
<a name="2625"><span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         if (hwc-&gt;config &amp; ARCH_PERFMON_EVENTSEL_OS)</span></a>
<a name="2626"><span class="lineNum">    2626 </span><span class="lineNoCov">          0 :                 bits |= 0x1;</span></a>
<a name="2627"><span class="lineNum">    2627 </span>            : </a>
<a name="2628"><span class="lineNum">    2628 </span>            :         /*</a>
<a name="2629"><span class="lineNum">    2629 </span>            :          * ANY bit is supported in v3 and up</a>
<a name="2630"><span class="lineNum">    2630 </span>            :          */</a>
<a name="2631"><span class="lineNum">    2631 </span><span class="lineNoCov">          0 :         if (x86_pmu.version &gt; 2 &amp;&amp; hwc-&gt;config &amp; ARCH_PERFMON_EVENTSEL_ANY)</span></a>
<a name="2632"><span class="lineNum">    2632 </span><span class="lineNoCov">          0 :                 bits |= 0x4;</span></a>
<a name="2633"><span class="lineNum">    2633 </span>            : </a>
<a name="2634"><span class="lineNum">    2634 </span><span class="lineNoCov">          0 :         idx -= INTEL_PMC_IDX_FIXED;</span></a>
<a name="2635"><span class="lineNum">    2635 </span><span class="lineNoCov">          0 :         bits &lt;&lt;= (idx * 4);</span></a>
<a name="2636"><span class="lineNum">    2636 </span><span class="lineNoCov">          0 :         mask = 0xfULL &lt;&lt; (idx * 4);</span></a>
<a name="2637"><span class="lineNum">    2637 </span>            : </a>
<a name="2638"><span class="lineNum">    2638 </span><span class="lineNoCov">          0 :         if (x86_pmu.intel_cap.pebs_baseline &amp;&amp; event-&gt;attr.precise_ip) {</span></a>
<a name="2639"><span class="lineNum">    2639 </span><span class="lineNoCov">          0 :                 bits |= ICL_FIXED_0_ADAPTIVE &lt;&lt; (idx * 4);</span></a>
<a name="2640"><span class="lineNum">    2640 </span><span class="lineNoCov">          0 :                 mask |= ICL_FIXED_0_ADAPTIVE &lt;&lt; (idx * 4);</span></a>
<a name="2641"><span class="lineNum">    2641 </span>            :         }</a>
<a name="2642"><span class="lineNum">    2642 </span>            : </a>
<a name="2643"><span class="lineNum">    2643 </span><span class="lineNoCov">          0 :         rdmsrl(hwc-&gt;config_base, ctrl_val);</span></a>
<a name="2644"><span class="lineNum">    2644 </span><span class="lineNoCov">          0 :         ctrl_val &amp;= ~mask;</span></a>
<a name="2645"><span class="lineNum">    2645 </span><span class="lineNoCov">          0 :         ctrl_val |= bits;</span></a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineNoCov">          0 :         wrmsrl(hwc-&gt;config_base, ctrl_val);</span></a>
<a name="2647"><span class="lineNum">    2647 </span>            : }</a>
<a name="2648"><span class="lineNum">    2648 </span>            : </a>
<a name="2649"><span class="lineNum">    2649 </span><span class="lineNoCov">          0 : static void intel_pmu_enable_event(struct perf_event *event)</span></a>
<a name="2650"><span class="lineNum">    2650 </span>            : {</a>
<a name="2651"><span class="lineNum">    2651 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="2652"><span class="lineNum">    2652 </span><span class="lineNoCov">          0 :         int idx = hwc-&gt;idx;</span></a>
<a name="2653"><span class="lineNum">    2653 </span>            : </a>
<a name="2654"><span class="lineNum">    2654 </span><span class="lineNoCov">          0 :         if (unlikely(event-&gt;attr.precise_ip))</span></a>
<a name="2655"><span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_enable(event);</span></a>
<a name="2656"><span class="lineNum">    2656 </span>            : </a>
<a name="2657"><span class="lineNum">    2657 </span><span class="lineNoCov">          0 :         switch (idx) {</span></a>
<a name="2658"><span class="lineNum">    2658 </span><span class="lineNoCov">          0 :         case 0 ... INTEL_PMC_IDX_FIXED - 1:</span></a>
<a name="2659"><span class="lineNum">    2659 </span><span class="lineNoCov">          0 :                 intel_set_masks(event, idx);</span></a>
<a name="2660"><span class="lineNum">    2660 </span><span class="lineNoCov">          0 :                 __x86_pmu_enable_event(hwc, ARCH_PERFMON_EVENTSEL_ENABLE);</span></a>
<a name="2661"><span class="lineNum">    2661 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2662"><span class="lineNum">    2662 </span><span class="lineNoCov">          0 :         case INTEL_PMC_IDX_FIXED ... INTEL_PMC_IDX_FIXED_BTS - 1:</span></a>
<a name="2663"><span class="lineNum">    2663 </span>            :         case INTEL_PMC_IDX_METRIC_BASE ... INTEL_PMC_IDX_METRIC_END:</a>
<a name="2664"><span class="lineNum">    2664 </span><span class="lineNoCov">          0 :                 intel_pmu_enable_fixed(event);</span></a>
<a name="2665"><span class="lineNum">    2665 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2666"><span class="lineNum">    2666 </span>            :         case INTEL_PMC_IDX_FIXED_BTS:</a>
<a name="2667"><span class="lineNum">    2667 </span><span class="lineNoCov">          0 :                 if (!__this_cpu_read(cpu_hw_events.enabled))</span></a>
<a name="2668"><span class="lineNum">    2668 </span>            :                         return;</a>
<a name="2669"><span class="lineNum">    2669 </span><span class="lineNoCov">          0 :                 intel_pmu_enable_bts(hwc-&gt;config);</span></a>
<a name="2670"><span class="lineNum">    2670 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2671"><span class="lineNum">    2671 </span><span class="lineNoCov">          0 :         case INTEL_PMC_IDX_FIXED_VLBR:</span></a>
<a name="2672"><span class="lineNum">    2672 </span><span class="lineNoCov">          0 :                 intel_set_masks(event, idx);</span></a>
<a name="2673"><span class="lineNum">    2673 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2674"><span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="2675"><span class="lineNum">    2675 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;Failed to enable the event with invalid index %d\n&quot;,</span></a>
<a name="2676"><span class="lineNum">    2676 </span>            :                         idx);</a>
<a name="2677"><span class="lineNum">    2677 </span>            :         }</a>
<a name="2678"><span class="lineNum">    2678 </span>            : }</a>
<a name="2679"><span class="lineNum">    2679 </span>            : </a>
<a name="2680"><span class="lineNum">    2680 </span><span class="lineNoCov">          0 : static void intel_pmu_add_event(struct perf_event *event)</span></a>
<a name="2681"><span class="lineNum">    2681 </span>            : {</a>
<a name="2682"><span class="lineNum">    2682 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip)</span></a>
<a name="2683"><span class="lineNum">    2683 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_add(event);</span></a>
<a name="2684"><span class="lineNum">    2684 </span><span class="lineNoCov">          0 :         if (needs_branch_stack(event))</span></a>
<a name="2685"><span class="lineNum">    2685 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_add(event);</span></a>
<a name="2686"><span class="lineNum">    2686 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2687"><span class="lineNum">    2687 </span>            : </a>
<a name="2688"><span class="lineNum">    2688 </span>            : /*</a>
<a name="2689"><span class="lineNum">    2689 </span>            :  * Save and restart an expired event. Called by NMI contexts,</a>
<a name="2690"><span class="lineNum">    2690 </span>            :  * so it has to be careful about preempting normal event ops:</a>
<a name="2691"><span class="lineNum">    2691 </span>            :  */</a>
<a name="2692"><span class="lineNum">    2692 </span><span class="lineNoCov">          0 : int intel_pmu_save_and_restart(struct perf_event *event)</span></a>
<a name="2693"><span class="lineNum">    2693 </span>            : {</a>
<a name="2694"><span class="lineNum">    2694 </span><span class="lineNoCov">          0 :         x86_perf_event_update(event);</span></a>
<a name="2695"><span class="lineNum">    2695 </span>            :         /*</a>
<a name="2696"><span class="lineNum">    2696 </span>            :          * For a checkpointed counter always reset back to 0.  This</a>
<a name="2697"><span class="lineNum">    2697 </span>            :          * avoids a situation where the counter overflows, aborts the</a>
<a name="2698"><span class="lineNum">    2698 </span>            :          * transaction and is then set back to shortly before the</a>
<a name="2699"><span class="lineNum">    2699 </span>            :          * overflow, and overflows and aborts again.</a>
<a name="2700"><span class="lineNum">    2700 </span>            :          */</a>
<a name="2701"><span class="lineNum">    2701 </span><span class="lineNoCov">          0 :         if (unlikely(event_is_checkpointed(event))) {</span></a>
<a name="2702"><span class="lineNum">    2702 </span>            :                 /* No race with NMIs because the counter should not be armed */</a>
<a name="2703"><span class="lineNum">    2703 </span><span class="lineNoCov">          0 :                 wrmsrl(event-&gt;hw.event_base, 0);</span></a>
<a name="2704"><span class="lineNum">    2704 </span><span class="lineNoCov">          0 :                 local64_set(&amp;event-&gt;hw.prev_count, 0);</span></a>
<a name="2705"><span class="lineNum">    2705 </span>            :         }</a>
<a name="2706"><span class="lineNum">    2706 </span><span class="lineNoCov">          0 :         return x86_perf_event_set_period(event);</span></a>
<a name="2707"><span class="lineNum">    2707 </span>            : }</a>
<a name="2708"><span class="lineNum">    2708 </span>            : </a>
<a name="2709"><span class="lineNum">    2709 </span><span class="lineNoCov">          0 : static void intel_pmu_reset(void)</span></a>
<a name="2710"><span class="lineNum">    2710 </span>            : {</a>
<a name="2711"><span class="lineNum">    2711 </span><span class="lineNoCov">          0 :         struct debug_store *ds = __this_cpu_read(cpu_hw_events.ds);</span></a>
<a name="2712"><span class="lineNum">    2712 </span><span class="lineNoCov">          0 :         unsigned long flags;</span></a>
<a name="2713"><span class="lineNum">    2713 </span><span class="lineNoCov">          0 :         int idx;</span></a>
<a name="2714"><span class="lineNum">    2714 </span>            : </a>
<a name="2715"><span class="lineNum">    2715 </span><span class="lineNoCov">          0 :         if (!x86_pmu.num_counters)</span></a>
<a name="2716"><span class="lineNum">    2716 </span>            :                 return;</a>
<a name="2717"><span class="lineNum">    2717 </span>            : </a>
<a name="2718"><span class="lineNum">    2718 </span><span class="lineNoCov">          0 :         local_irq_save(flags);</span></a>
<a name="2719"><span class="lineNum">    2719 </span>            : </a>
<a name="2720"><span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         pr_info(&quot;clearing PMU state on CPU#%d\n&quot;, smp_processor_id());</span></a>
<a name="2721"><span class="lineNum">    2721 </span>            : </a>
<a name="2722"><span class="lineNum">    2722 </span><span class="lineNoCov">          0 :         for (idx = 0; idx &lt; x86_pmu.num_counters; idx++) {</span></a>
<a name="2723"><span class="lineNum">    2723 </span><span class="lineNoCov">          0 :                 wrmsrl_safe(x86_pmu_config_addr(idx), 0ull);</span></a>
<a name="2724"><span class="lineNum">    2724 </span><span class="lineNoCov">          0 :                 wrmsrl_safe(x86_pmu_event_addr(idx),  0ull);</span></a>
<a name="2725"><span class="lineNum">    2725 </span>            :         }</a>
<a name="2726"><span class="lineNum">    2726 </span><span class="lineNoCov">          0 :         for (idx = 0; idx &lt; x86_pmu.num_counters_fixed; idx++) {</span></a>
<a name="2727"><span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                 if (fixed_counter_disabled(idx))</span></a>
<a name="2728"><span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2729"><span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                 wrmsrl_safe(MSR_ARCH_PERFMON_FIXED_CTR0 + idx, 0ull);</span></a>
<a name="2730"><span class="lineNum">    2730 </span>            :         }</a>
<a name="2731"><span class="lineNum">    2731 </span>            : </a>
<a name="2732"><span class="lineNum">    2732 </span><span class="lineNoCov">          0 :         if (ds)</span></a>
<a name="2733"><span class="lineNum">    2733 </span><span class="lineNoCov">          0 :                 ds-&gt;bts_index = ds-&gt;bts_buffer_base;</span></a>
<a name="2734"><span class="lineNum">    2734 </span>            : </a>
<a name="2735"><span class="lineNum">    2735 </span>            :         /* Ack all overflows and disable fixed counters */</a>
<a name="2736"><span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         if (x86_pmu.version &gt;= 2) {</span></a>
<a name="2737"><span class="lineNum">    2737 </span><span class="lineNoCov">          0 :                 intel_pmu_ack_status(intel_pmu_get_status());</span></a>
<a name="2738"><span class="lineNum">    2738 </span><span class="lineNoCov">          0 :                 wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0);</span></a>
<a name="2739"><span class="lineNum">    2739 </span>            :         }</a>
<a name="2740"><span class="lineNum">    2740 </span>            : </a>
<a name="2741"><span class="lineNum">    2741 </span>            :         /* Reset LBRs and LBR freezing */</a>
<a name="2742"><span class="lineNum">    2742 </span><span class="lineNoCov">          0 :         if (x86_pmu.lbr_nr) {</span></a>
<a name="2743"><span class="lineNum">    2743 </span><span class="lineNoCov">          0 :                 update_debugctlmsr(get_debugctlmsr() &amp;</span></a>
<a name="2744"><span class="lineNum">    2744 </span>            :                         ~(DEBUGCTLMSR_FREEZE_LBRS_ON_PMI|DEBUGCTLMSR_LBR));</a>
<a name="2745"><span class="lineNum">    2745 </span>            :         }</a>
<a name="2746"><span class="lineNum">    2746 </span>            : </a>
<a name="2747"><span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         local_irq_restore(flags);</span></a>
<a name="2748"><span class="lineNum">    2748 </span>            : }</a>
<a name="2749"><span class="lineNum">    2749 </span>            : </a>
<a name="2750"><span class="lineNum">    2750 </span><span class="lineNoCov">          0 : static int handle_pmi_common(struct pt_regs *regs, u64 status)</span></a>
<a name="2751"><span class="lineNum">    2751 </span>            : {</a>
<a name="2752"><span class="lineNum">    2752 </span><span class="lineNoCov">          0 :         struct perf_sample_data data;</span></a>
<a name="2753"><span class="lineNum">    2753 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2754"><span class="lineNum">    2754 </span><span class="lineNoCov">          0 :         int bit;</span></a>
<a name="2755"><span class="lineNum">    2755 </span><span class="lineNoCov">          0 :         int handled = 0;</span></a>
<a name="2756"><span class="lineNum">    2756 </span>            : </a>
<a name="2757"><span class="lineNum">    2757 </span><span class="lineNoCov">          0 :         inc_irq_stat(apic_perf_irqs);</span></a>
<a name="2758"><span class="lineNum">    2758 </span>            : </a>
<a name="2759"><span class="lineNum">    2759 </span>            :         /*</a>
<a name="2760"><span class="lineNum">    2760 </span>            :          * Ignore a range of extra bits in status that do not indicate</a>
<a name="2761"><span class="lineNum">    2761 </span>            :          * overflow by themselves.</a>
<a name="2762"><span class="lineNum">    2762 </span>            :          */</a>
<a name="2763"><span class="lineNum">    2763 </span><span class="lineNoCov">          0 :         status &amp;= ~(GLOBAL_STATUS_COND_CHG |</span></a>
<a name="2764"><span class="lineNum">    2764 </span>            :                     GLOBAL_STATUS_ASIF |</a>
<a name="2765"><span class="lineNum">    2765 </span>            :                     GLOBAL_STATUS_LBRS_FROZEN);</a>
<a name="2766"><span class="lineNum">    2766 </span><span class="lineNoCov">          0 :         if (!status)</span></a>
<a name="2767"><span class="lineNum">    2767 </span>            :                 return 0;</a>
<a name="2768"><span class="lineNum">    2768 </span>            :         /*</a>
<a name="2769"><span class="lineNum">    2769 </span>            :          * In case multiple PEBS events are sampled at the same time,</a>
<a name="2770"><span class="lineNum">    2770 </span>            :          * it is possible to have GLOBAL_STATUS bit 62 set indicating</a>
<a name="2771"><span class="lineNum">    2771 </span>            :          * PEBS buffer overflow and also seeing at most 3 PEBS counters</a>
<a name="2772"><span class="lineNum">    2772 </span>            :          * having their bits set in the status register. This is a sign</a>
<a name="2773"><span class="lineNum">    2773 </span>            :          * that there was at least one PEBS record pending at the time</a>
<a name="2774"><span class="lineNum">    2774 </span>            :          * of the PMU interrupt. PEBS counters must only be processed</a>
<a name="2775"><span class="lineNum">    2775 </span>            :          * via the drain_pebs() calls and not via the regular sample</a>
<a name="2776"><span class="lineNum">    2776 </span>            :          * processing loop coming after that the function, otherwise</a>
<a name="2777"><span class="lineNum">    2777 </span>            :          * phony regular samples may be generated in the sampling buffer</a>
<a name="2778"><span class="lineNum">    2778 </span>            :          * not marked with the EXACT tag. Another possibility is to have</a>
<a name="2779"><span class="lineNum">    2779 </span>            :          * one PEBS event and at least one non-PEBS event whic hoverflows</a>
<a name="2780"><span class="lineNum">    2780 </span>            :          * while PEBS has armed. In this case, bit 62 of GLOBAL_STATUS will</a>
<a name="2781"><span class="lineNum">    2781 </span>            :          * not be set, yet the overflow status bit for the PEBS counter will</a>
<a name="2782"><span class="lineNum">    2782 </span>            :          * be on Skylake.</a>
<a name="2783"><span class="lineNum">    2783 </span>            :          *</a>
<a name="2784"><span class="lineNum">    2784 </span>            :          * To avoid this problem, we systematically ignore the PEBS-enabled</a>
<a name="2785"><span class="lineNum">    2785 </span>            :          * counters from the GLOBAL_STATUS mask and we always process PEBS</a>
<a name="2786"><span class="lineNum">    2786 </span>            :          * events via drain_pebs().</a>
<a name="2787"><span class="lineNum">    2787 </span>            :          */</a>
<a name="2788"><span class="lineNum">    2788 </span><span class="lineNoCov">          0 :         if (x86_pmu.flags &amp; PMU_FL_PEBS_ALL)</span></a>
<a name="2789"><span class="lineNum">    2789 </span><span class="lineNoCov">          0 :                 status &amp;= ~cpuc-&gt;pebs_enabled;</span></a>
<a name="2790"><span class="lineNum">    2790 </span>            :         else</a>
<a name="2791"><span class="lineNum">    2791 </span><span class="lineNoCov">          0 :                 status &amp;= ~(cpuc-&gt;pebs_enabled &amp; PEBS_COUNTER_MASK);</span></a>
<a name="2792"><span class="lineNum">    2792 </span>            : </a>
<a name="2793"><span class="lineNum">    2793 </span>            :         /*</a>
<a name="2794"><span class="lineNum">    2794 </span>            :          * PEBS overflow sets bit 62 in the global status register</a>
<a name="2795"><span class="lineNum">    2795 </span>            :          */</a>
<a name="2796"><span class="lineNum">    2796 </span><span class="lineNoCov">          0 :         if (__test_and_clear_bit(GLOBAL_STATUS_BUFFER_OVF_BIT, (unsigned long *)&amp;status)) {</span></a>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineNoCov">          0 :                 u64 pebs_enabled = cpuc-&gt;pebs_enabled;</span></a>
<a name="2798"><span class="lineNum">    2798 </span>            : </a>
<a name="2799"><span class="lineNum">    2799 </span><span class="lineNoCov">          0 :                 handled++;</span></a>
<a name="2800"><span class="lineNum">    2800 </span><span class="lineNoCov">          0 :                 x86_pmu.drain_pebs(regs, &amp;data);</span></a>
<a name="2801"><span class="lineNum">    2801 </span><span class="lineNoCov">          0 :                 status &amp;= x86_pmu.intel_ctrl | GLOBAL_STATUS_TRACE_TOPAPMI;</span></a>
<a name="2802"><span class="lineNum">    2802 </span>            : </a>
<a name="2803"><span class="lineNum">    2803 </span>            :                 /*</a>
<a name="2804"><span class="lineNum">    2804 </span>            :                  * PMI throttle may be triggered, which stops the PEBS event.</a>
<a name="2805"><span class="lineNum">    2805 </span>            :                  * Although cpuc-&gt;pebs_enabled is updated accordingly, the</a>
<a name="2806"><span class="lineNum">    2806 </span>            :                  * MSR_IA32_PEBS_ENABLE is not updated. Because the</a>
<a name="2807"><span class="lineNum">    2807 </span>            :                  * cpuc-&gt;enabled has been forced to 0 in PMI.</a>
<a name="2808"><span class="lineNum">    2808 </span>            :                  * Update the MSR if pebs_enabled is changed.</a>
<a name="2809"><span class="lineNum">    2809 </span>            :                  */</a>
<a name="2810"><span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                 if (pebs_enabled != cpuc-&gt;pebs_enabled)</span></a>
<a name="2811"><span class="lineNum">    2811 </span><span class="lineNoCov">          0 :                         wrmsrl(MSR_IA32_PEBS_ENABLE, cpuc-&gt;pebs_enabled);</span></a>
<a name="2812"><span class="lineNum">    2812 </span>            :         }</a>
<a name="2813"><span class="lineNum">    2813 </span>            : </a>
<a name="2814"><span class="lineNum">    2814 </span>            :         /*</a>
<a name="2815"><span class="lineNum">    2815 </span>            :          * Intel PT</a>
<a name="2816"><span class="lineNum">    2816 </span>            :          */</a>
<a name="2817"><span class="lineNum">    2817 </span><span class="lineNoCov">          0 :         if (__test_and_clear_bit(GLOBAL_STATUS_TRACE_TOPAPMI_BIT, (unsigned long *)&amp;status)) {</span></a>
<a name="2818"><span class="lineNum">    2818 </span><span class="lineNoCov">          0 :                 handled++;</span></a>
<a name="2819"><span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                 if (unlikely(perf_guest_cbs &amp;&amp; perf_guest_cbs-&gt;is_in_guest() &amp;&amp;</span></a>
<a name="2820"><span class="lineNum">    2820 </span>            :                         perf_guest_cbs-&gt;handle_intel_pt_intr))</a>
<a name="2821"><span class="lineNum">    2821 </span><span class="lineNoCov">          0 :                         perf_guest_cbs-&gt;handle_intel_pt_intr();</span></a>
<a name="2822"><span class="lineNum">    2822 </span>            :                 else</a>
<a name="2823"><span class="lineNum">    2823 </span><span class="lineNoCov">          0 :                         intel_pt_interrupt();</span></a>
<a name="2824"><span class="lineNum">    2824 </span>            :         }</a>
<a name="2825"><span class="lineNum">    2825 </span>            : </a>
<a name="2826"><span class="lineNum">    2826 </span>            :         /*</a>
<a name="2827"><span class="lineNum">    2827 </span>            :          * Intel Perf mertrics</a>
<a name="2828"><span class="lineNum">    2828 </span>            :          */</a>
<a name="2829"><span class="lineNum">    2829 </span><span class="lineNoCov">          0 :         if (__test_and_clear_bit(GLOBAL_STATUS_PERF_METRICS_OVF_BIT, (unsigned long *)&amp;status)) {</span></a>
<a name="2830"><span class="lineNum">    2830 </span><span class="lineNoCov">          0 :                 handled++;</span></a>
<a name="2831"><span class="lineNum">    2831 </span><span class="lineNoCov">          0 :                 if (x86_pmu.update_topdown_event)</span></a>
<a name="2832"><span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                         x86_pmu.update_topdown_event(NULL);</span></a>
<a name="2833"><span class="lineNum">    2833 </span>            :         }</a>
<a name="2834"><span class="lineNum">    2834 </span>            : </a>
<a name="2835"><span class="lineNum">    2835 </span>            :         /*</a>
<a name="2836"><span class="lineNum">    2836 </span>            :          * Checkpointed counters can lead to 'spurious' PMIs because the</a>
<a name="2837"><span class="lineNum">    2837 </span>            :          * rollback caused by the PMI will have cleared the overflow status</a>
<a name="2838"><span class="lineNum">    2838 </span>            :          * bit. Therefore always force probe these counters.</a>
<a name="2839"><span class="lineNum">    2839 </span>            :          */</a>
<a name="2840"><span class="lineNum">    2840 </span><span class="lineNoCov">          0 :         status |= cpuc-&gt;intel_cp_status;</span></a>
<a name="2841"><span class="lineNum">    2841 </span>            : </a>
<a name="2842"><span class="lineNum">    2842 </span><span class="lineNoCov">          0 :         for_each_set_bit(bit, (unsigned long *)&amp;status, X86_PMC_IDX_MAX) {</span></a>
<a name="2843"><span class="lineNum">    2843 </span><span class="lineNoCov">          0 :                 struct perf_event *event = cpuc-&gt;events[bit];</span></a>
<a name="2844"><span class="lineNum">    2844 </span>            : </a>
<a name="2845"><span class="lineNum">    2845 </span><span class="lineNoCov">          0 :                 handled++;</span></a>
<a name="2846"><span class="lineNum">    2846 </span>            : </a>
<a name="2847"><span class="lineNum">    2847 </span><span class="lineNoCov">          0 :                 if (!test_bit(bit, cpuc-&gt;active_mask))</span></a>
<a name="2848"><span class="lineNum">    2848 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2849"><span class="lineNum">    2849 </span>            : </a>
<a name="2850"><span class="lineNum">    2850 </span><span class="lineNoCov">          0 :                 if (!intel_pmu_save_and_restart(event))</span></a>
<a name="2851"><span class="lineNum">    2851 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2852"><span class="lineNum">    2852 </span>            : </a>
<a name="2853"><span class="lineNum">    2853 </span><span class="lineNoCov">          0 :                 perf_sample_data_init(&amp;data, 0, event-&gt;hw.last_period);</span></a>
<a name="2854"><span class="lineNum">    2854 </span>            : </a>
<a name="2855"><span class="lineNum">    2855 </span><span class="lineNoCov">          0 :                 if (has_branch_stack(event))</span></a>
<a name="2856"><span class="lineNum">    2856 </span><span class="lineNoCov">          0 :                         data.br_stack = &amp;cpuc-&gt;lbr_stack;</span></a>
<a name="2857"><span class="lineNum">    2857 </span>            : </a>
<a name="2858"><span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                 if (perf_event_overflow(event, &amp;data, regs))</span></a>
<a name="2859"><span class="lineNum">    2859 </span><span class="lineNoCov">          0 :                         x86_pmu_stop(event, 0);</span></a>
<a name="2860"><span class="lineNum">    2860 </span>            :         }</a>
<a name="2861"><span class="lineNum">    2861 </span>            : </a>
<a name="2862"><span class="lineNum">    2862 </span>            :         return handled;</a>
<a name="2863"><span class="lineNum">    2863 </span>            : }</a>
<a name="2864"><span class="lineNum">    2864 </span>            : </a>
<a name="2865"><span class="lineNum">    2865 </span>            : /*</a>
<a name="2866"><span class="lineNum">    2866 </span>            :  * This handler is triggered by the local APIC, so the APIC IRQ handling</a>
<a name="2867"><span class="lineNum">    2867 </span>            :  * rules apply:</a>
<a name="2868"><span class="lineNum">    2868 </span>            :  */</a>
<a name="2869"><span class="lineNum">    2869 </span><span class="lineNoCov">          0 : static int intel_pmu_handle_irq(struct pt_regs *regs)</span></a>
<a name="2870"><span class="lineNum">    2870 </span>            : {</a>
<a name="2871"><span class="lineNum">    2871 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc;</span></a>
<a name="2872"><span class="lineNum">    2872 </span><span class="lineNoCov">          0 :         int loops;</span></a>
<a name="2873"><span class="lineNum">    2873 </span><span class="lineNoCov">          0 :         u64 status;</span></a>
<a name="2874"><span class="lineNum">    2874 </span><span class="lineNoCov">          0 :         int handled;</span></a>
<a name="2875"><span class="lineNum">    2875 </span><span class="lineNoCov">          0 :         int pmu_enabled;</span></a>
<a name="2876"><span class="lineNum">    2876 </span>            : </a>
<a name="2877"><span class="lineNum">    2877 </span><span class="lineNoCov">          0 :         cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="2878"><span class="lineNum">    2878 </span>            : </a>
<a name="2879"><span class="lineNum">    2879 </span>            :         /*</a>
<a name="2880"><span class="lineNum">    2880 </span>            :          * Save the PMU state.</a>
<a name="2881"><span class="lineNum">    2881 </span>            :          * It needs to be restored when leaving the handler.</a>
<a name="2882"><span class="lineNum">    2882 </span>            :          */</a>
<a name="2883"><span class="lineNum">    2883 </span><span class="lineNoCov">          0 :         pmu_enabled = cpuc-&gt;enabled;</span></a>
<a name="2884"><span class="lineNum">    2884 </span>            :         /*</a>
<a name="2885"><span class="lineNum">    2885 </span>            :          * No known reason to not always do late ACK,</a>
<a name="2886"><span class="lineNum">    2886 </span>            :          * but just in case do it opt-in.</a>
<a name="2887"><span class="lineNum">    2887 </span>            :          */</a>
<a name="2888"><span class="lineNum">    2888 </span><span class="lineNoCov">          0 :         if (!x86_pmu.late_ack)</span></a>
<a name="2889"><span class="lineNum">    2889 </span><span class="lineNoCov">          0 :                 apic_write(APIC_LVTPC, APIC_DM_NMI);</span></a>
<a name="2890"><span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         intel_bts_disable_local();</span></a>
<a name="2891"><span class="lineNum">    2891 </span><span class="lineNoCov">          0 :         cpuc-&gt;enabled = 0;</span></a>
<a name="2892"><span class="lineNum">    2892 </span><span class="lineNoCov">          0 :         __intel_pmu_disable_all();</span></a>
<a name="2893"><span class="lineNum">    2893 </span><span class="lineNoCov">          0 :         handled = intel_pmu_drain_bts_buffer();</span></a>
<a name="2894"><span class="lineNum">    2894 </span><span class="lineNoCov">          0 :         handled += intel_bts_interrupt();</span></a>
<a name="2895"><span class="lineNum">    2895 </span><span class="lineNoCov">          0 :         status = intel_pmu_get_status();</span></a>
<a name="2896"><span class="lineNum">    2896 </span><span class="lineNoCov">          0 :         if (!status)</span></a>
<a name="2897"><span class="lineNum">    2897 </span><span class="lineNoCov">          0 :                 goto done;</span></a>
<a name="2898"><span class="lineNum">    2898 </span>            : </a>
<a name="2899"><span class="lineNum">    2899 </span>            :         loops = 0;</a>
<a name="2900"><span class="lineNum">    2900 </span><span class="lineNoCov">          0 : again:</span></a>
<a name="2901"><span class="lineNum">    2901 </span><span class="lineNoCov">          0 :         intel_pmu_lbr_read();</span></a>
<a name="2902"><span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         intel_pmu_ack_status(status);</span></a>
<a name="2903"><span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         if (++loops &gt; 100) {</span></a>
<a name="2904"><span class="lineNum">    2904 </span><span class="lineNoCov">          0 :                 static bool warned;</span></a>
<a name="2905"><span class="lineNum">    2905 </span>            : </a>
<a name="2906"><span class="lineNum">    2906 </span><span class="lineNoCov">          0 :                 if (!warned) {</span></a>
<a name="2907"><span class="lineNum">    2907 </span><span class="lineNoCov">          0 :                         WARN(1, &quot;perfevents: irq loop stuck!\n&quot;);</span></a>
<a name="2908"><span class="lineNum">    2908 </span><span class="lineNoCov">          0 :                         perf_event_print_debug();</span></a>
<a name="2909"><span class="lineNum">    2909 </span><span class="lineNoCov">          0 :                         warned = true;</span></a>
<a name="2910"><span class="lineNum">    2910 </span>            :                 }</a>
<a name="2911"><span class="lineNum">    2911 </span><span class="lineNoCov">          0 :                 intel_pmu_reset();</span></a>
<a name="2912"><span class="lineNum">    2912 </span><span class="lineNoCov">          0 :                 goto done;</span></a>
<a name="2913"><span class="lineNum">    2913 </span>            :         }</a>
<a name="2914"><span class="lineNum">    2914 </span>            : </a>
<a name="2915"><span class="lineNum">    2915 </span><span class="lineNoCov">          0 :         handled += handle_pmi_common(regs, status);</span></a>
<a name="2916"><span class="lineNum">    2916 </span>            : </a>
<a name="2917"><span class="lineNum">    2917 </span>            :         /*</a>
<a name="2918"><span class="lineNum">    2918 </span>            :          * Repeat if there is more work to be done:</a>
<a name="2919"><span class="lineNum">    2919 </span>            :          */</a>
<a name="2920"><span class="lineNum">    2920 </span><span class="lineNoCov">          0 :         status = intel_pmu_get_status();</span></a>
<a name="2921"><span class="lineNum">    2921 </span><span class="lineNoCov">          0 :         if (status)</span></a>
<a name="2922"><span class="lineNum">    2922 </span><span class="lineNoCov">          0 :                 goto again;</span></a>
<a name="2923"><span class="lineNum">    2923 </span>            : </a>
<a name="2924"><span class="lineNum">    2924 </span><span class="lineNoCov">          0 : done:</span></a>
<a name="2925"><span class="lineNum">    2925 </span>            :         /* Only restore PMU state when it's active. See x86_pmu_disable(). */</a>
<a name="2926"><span class="lineNum">    2926 </span><span class="lineNoCov">          0 :         cpuc-&gt;enabled = pmu_enabled;</span></a>
<a name="2927"><span class="lineNum">    2927 </span><span class="lineNoCov">          0 :         if (pmu_enabled)</span></a>
<a name="2928"><span class="lineNum">    2928 </span><span class="lineNoCov">          0 :                 __intel_pmu_enable_all(0, true);</span></a>
<a name="2929"><span class="lineNum">    2929 </span><span class="lineNoCov">          0 :         intel_bts_enable_local();</span></a>
<a name="2930"><span class="lineNum">    2930 </span>            : </a>
<a name="2931"><span class="lineNum">    2931 </span>            :         /*</a>
<a name="2932"><span class="lineNum">    2932 </span>            :          * Only unmask the NMI after the overflow counters</a>
<a name="2933"><span class="lineNum">    2933 </span>            :          * have been reset. This avoids spurious NMIs on</a>
<a name="2934"><span class="lineNum">    2934 </span>            :          * Haswell CPUs.</a>
<a name="2935"><span class="lineNum">    2935 </span>            :          */</a>
<a name="2936"><span class="lineNum">    2936 </span><span class="lineNoCov">          0 :         if (x86_pmu.late_ack)</span></a>
<a name="2937"><span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                 apic_write(APIC_LVTPC, APIC_DM_NMI);</span></a>
<a name="2938"><span class="lineNum">    2938 </span><span class="lineNoCov">          0 :         return handled;</span></a>
<a name="2939"><span class="lineNum">    2939 </span>            : }</a>
<a name="2940"><span class="lineNum">    2940 </span>            : </a>
<a name="2941"><span class="lineNum">    2941 </span>            : static struct event_constraint *</a>
<a name="2942"><span class="lineNum">    2942 </span><span class="lineNoCov">          0 : intel_bts_constraints(struct perf_event *event)</span></a>
<a name="2943"><span class="lineNum">    2943 </span>            : {</a>
<a name="2944"><span class="lineNum">    2944 </span><span class="lineNoCov">          0 :         if (unlikely(intel_pmu_has_bts(event)))</span></a>
<a name="2945"><span class="lineNum">    2945 </span><span class="lineNoCov">          0 :                 return &amp;bts_constraint;</span></a>
<a name="2946"><span class="lineNum">    2946 </span>            : </a>
<a name="2947"><span class="lineNum">    2947 </span>            :         return NULL;</a>
<a name="2948"><span class="lineNum">    2948 </span>            : }</a>
<a name="2949"><span class="lineNum">    2949 </span>            : </a>
<a name="2950"><span class="lineNum">    2950 </span>            : /*</a>
<a name="2951"><span class="lineNum">    2951 </span>            :  * Note: matches a fake event, like Fixed2.</a>
<a name="2952"><span class="lineNum">    2952 </span>            :  */</a>
<a name="2953"><span class="lineNum">    2953 </span>            : static struct event_constraint *</a>
<a name="2954"><span class="lineNum">    2954 </span><span class="lineNoCov">          0 : intel_vlbr_constraints(struct perf_event *event)</span></a>
<a name="2955"><span class="lineNum">    2955 </span>            : {</a>
<a name="2956"><span class="lineNum">    2956 </span><span class="lineNoCov">          0 :         struct event_constraint *c = &amp;vlbr_constraint;</span></a>
<a name="2957"><span class="lineNum">    2957 </span>            : </a>
<a name="2958"><span class="lineNum">    2958 </span><span class="lineNoCov">          0 :         if (unlikely(constraint_match(c, event-&gt;hw.config)))</span></a>
<a name="2959"><span class="lineNum">    2959 </span><span class="lineNoCov">          0 :                 return c;</span></a>
<a name="2960"><span class="lineNum">    2960 </span>            : </a>
<a name="2961"><span class="lineNum">    2961 </span>            :         return NULL;</a>
<a name="2962"><span class="lineNum">    2962 </span>            : }</a>
<a name="2963"><span class="lineNum">    2963 </span>            : </a>
<a name="2964"><span class="lineNum">    2964 </span><span class="lineNoCov">          0 : static int intel_alt_er(int idx, u64 config)</span></a>
<a name="2965"><span class="lineNum">    2965 </span>            : {</a>
<a name="2966"><span class="lineNum">    2966 </span><span class="lineNoCov">          0 :         int alt_idx = idx;</span></a>
<a name="2967"><span class="lineNum">    2967 </span>            : </a>
<a name="2968"><span class="lineNum">    2968 </span><span class="lineNoCov">          0 :         if (!(x86_pmu.flags &amp; PMU_FL_HAS_RSP_1))</span></a>
<a name="2969"><span class="lineNum">    2969 </span>            :                 return idx;</a>
<a name="2970"><span class="lineNum">    2970 </span>            : </a>
<a name="2971"><span class="lineNum">    2971 </span><span class="lineNoCov">          0 :         if (idx == EXTRA_REG_RSP_0)</span></a>
<a name="2972"><span class="lineNum">    2972 </span><span class="lineNoCov">          0 :                 alt_idx = EXTRA_REG_RSP_1;</span></a>
<a name="2973"><span class="lineNum">    2973 </span>            : </a>
<a name="2974"><span class="lineNum">    2974 </span><span class="lineNoCov">          0 :         if (idx == EXTRA_REG_RSP_1)</span></a>
<a name="2975"><span class="lineNum">    2975 </span><span class="lineNoCov">          0 :                 alt_idx = EXTRA_REG_RSP_0;</span></a>
<a name="2976"><span class="lineNum">    2976 </span>            : </a>
<a name="2977"><span class="lineNum">    2977 </span><span class="lineNoCov">          0 :         if (config &amp; ~x86_pmu.extra_regs[alt_idx].valid_mask)</span></a>
<a name="2978"><span class="lineNum">    2978 </span><span class="lineNoCov">          0 :                 return idx;</span></a>
<a name="2979"><span class="lineNum">    2979 </span>            : </a>
<a name="2980"><span class="lineNum">    2980 </span>            :         return alt_idx;</a>
<a name="2981"><span class="lineNum">    2981 </span>            : }</a>
<a name="2982"><span class="lineNum">    2982 </span>            : </a>
<a name="2983"><span class="lineNum">    2983 </span><span class="lineNoCov">          0 : static void intel_fixup_er(struct perf_event *event, int idx)</span></a>
<a name="2984"><span class="lineNum">    2984 </span>            : {</a>
<a name="2985"><span class="lineNum">    2985 </span><span class="lineNoCov">          0 :         event-&gt;hw.extra_reg.idx = idx;</span></a>
<a name="2986"><span class="lineNum">    2986 </span>            : </a>
<a name="2987"><span class="lineNum">    2987 </span><span class="lineNoCov">          0 :         if (idx == EXTRA_REG_RSP_0) {</span></a>
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config &amp;= ~INTEL_ARCH_EVENT_MASK;</span></a>
<a name="2989"><span class="lineNum">    2989 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config |= x86_pmu.extra_regs[EXTRA_REG_RSP_0].event;</span></a>
<a name="2990"><span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                 event-&gt;hw.extra_reg.reg = MSR_OFFCORE_RSP_0;</span></a>
<a name="2991"><span class="lineNum">    2991 </span><span class="lineNoCov">          0 :         } else if (idx == EXTRA_REG_RSP_1) {</span></a>
<a name="2992"><span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config &amp;= ~INTEL_ARCH_EVENT_MASK;</span></a>
<a name="2993"><span class="lineNum">    2993 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config |= x86_pmu.extra_regs[EXTRA_REG_RSP_1].event;</span></a>
<a name="2994"><span class="lineNum">    2994 </span><span class="lineNoCov">          0 :                 event-&gt;hw.extra_reg.reg = MSR_OFFCORE_RSP_1;</span></a>
<a name="2995"><span class="lineNum">    2995 </span>            :         }</a>
<a name="2996"><span class="lineNum">    2996 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2997"><span class="lineNum">    2997 </span>            : </a>
<a name="2998"><span class="lineNum">    2998 </span>            : /*</a>
<a name="2999"><span class="lineNum">    2999 </span>            :  * manage allocation of shared extra msr for certain events</a>
<a name="3000"><span class="lineNum">    3000 </span>            :  *</a>
<a name="3001"><span class="lineNum">    3001 </span>            :  * sharing can be:</a>
<a name="3002"><span class="lineNum">    3002 </span>            :  * per-cpu: to be shared between the various events on a single PMU</a>
<a name="3003"><span class="lineNum">    3003 </span>            :  * per-core: per-cpu + shared by HT threads</a>
<a name="3004"><span class="lineNum">    3004 </span>            :  */</a>
<a name="3005"><span class="lineNum">    3005 </span>            : static struct event_constraint *</a>
<a name="3006"><span class="lineNum">    3006 </span><span class="lineNoCov">          0 : __intel_shared_reg_get_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="3007"><span class="lineNum">    3007 </span>            :                                    struct perf_event *event,</a>
<a name="3008"><span class="lineNum">    3008 </span>            :                                    struct hw_perf_event_extra *reg)</a>
<a name="3009"><span class="lineNum">    3009 </span>            : {</a>
<a name="3010"><span class="lineNum">    3010 </span><span class="lineNoCov">          0 :         struct event_constraint *c = &amp;emptyconstraint;</span></a>
<a name="3011"><span class="lineNum">    3011 </span><span class="lineNoCov">          0 :         struct er_account *era;</span></a>
<a name="3012"><span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         unsigned long flags;</span></a>
<a name="3013"><span class="lineNum">    3013 </span><span class="lineNoCov">          0 :         int idx = reg-&gt;idx;</span></a>
<a name="3014"><span class="lineNum">    3014 </span>            : </a>
<a name="3015"><span class="lineNum">    3015 </span>            :         /*</a>
<a name="3016"><span class="lineNum">    3016 </span>            :          * reg-&gt;alloc can be set due to existing state, so for fake cpuc we</a>
<a name="3017"><span class="lineNum">    3017 </span>            :          * need to ignore this, otherwise we might fail to allocate proper fake</a>
<a name="3018"><span class="lineNum">    3018 </span>            :          * state for this extra reg constraint. Also see the comment below.</a>
<a name="3019"><span class="lineNum">    3019 </span>            :          */</a>
<a name="3020"><span class="lineNum">    3020 </span><span class="lineNoCov">          0 :         if (reg-&gt;alloc &amp;&amp; !cpuc-&gt;is_fake)</span></a>
<a name="3021"><span class="lineNum">    3021 </span>            :                 return NULL; /* call x86_get_event_constraint() */</a>
<a name="3022"><span class="lineNum">    3022 </span>            : </a>
<a name="3023"><span class="lineNum">    3023 </span><span class="lineNoCov">          0 : again:</span></a>
<a name="3024"><span class="lineNum">    3024 </span><span class="lineNoCov">          0 :         era = &amp;cpuc-&gt;shared_regs-&gt;regs[idx];</span></a>
<a name="3025"><span class="lineNum">    3025 </span>            :         /*</a>
<a name="3026"><span class="lineNum">    3026 </span>            :          * we use spin_lock_irqsave() to avoid lockdep issues when</a>
<a name="3027"><span class="lineNum">    3027 </span>            :          * passing a fake cpuc</a>
<a name="3028"><span class="lineNum">    3028 </span>            :          */</a>
<a name="3029"><span class="lineNum">    3029 </span><span class="lineNoCov">          0 :         raw_spin_lock_irqsave(&amp;era-&gt;lock, flags);</span></a>
<a name="3030"><span class="lineNum">    3030 </span>            : </a>
<a name="3031"><span class="lineNum">    3031 </span><span class="lineNoCov">          0 :         if (!atomic_read(&amp;era-&gt;ref) || era-&gt;config == reg-&gt;config) {</span></a>
<a name="3032"><span class="lineNum">    3032 </span>            : </a>
<a name="3033"><span class="lineNum">    3033 </span>            :                 /*</a>
<a name="3034"><span class="lineNum">    3034 </span>            :                  * If its a fake cpuc -- as per validate_{group,event}() we</a>
<a name="3035"><span class="lineNum">    3035 </span>            :                  * shouldn't touch event state and we can avoid doing so</a>
<a name="3036"><span class="lineNum">    3036 </span>            :                  * since both will only call get_event_constraints() once</a>
<a name="3037"><span class="lineNum">    3037 </span>            :                  * on each event, this avoids the need for reg-&gt;alloc.</a>
<a name="3038"><span class="lineNum">    3038 </span>            :                  *</a>
<a name="3039"><span class="lineNum">    3039 </span>            :                  * Not doing the ER fixup will only result in era-&gt;reg being</a>
<a name="3040"><span class="lineNum">    3040 </span>            :                  * wrong, but since we won't actually try and program hardware</a>
<a name="3041"><span class="lineNum">    3041 </span>            :                  * this isn't a problem either.</a>
<a name="3042"><span class="lineNum">    3042 </span>            :                  */</a>
<a name="3043"><span class="lineNum">    3043 </span><span class="lineNoCov">          0 :                 if (!cpuc-&gt;is_fake) {</span></a>
<a name="3044"><span class="lineNum">    3044 </span><span class="lineNoCov">          0 :                         if (idx != reg-&gt;idx)</span></a>
<a name="3045"><span class="lineNum">    3045 </span><span class="lineNoCov">          0 :                                 intel_fixup_er(event, idx);</span></a>
<a name="3046"><span class="lineNum">    3046 </span>            : </a>
<a name="3047"><span class="lineNum">    3047 </span>            :                         /*</a>
<a name="3048"><span class="lineNum">    3048 </span>            :                          * x86_schedule_events() can call get_event_constraints()</a>
<a name="3049"><span class="lineNum">    3049 </span>            :                          * multiple times on events in the case of incremental</a>
<a name="3050"><span class="lineNum">    3050 </span>            :                          * scheduling(). reg-&gt;alloc ensures we only do the ER</a>
<a name="3051"><span class="lineNum">    3051 </span>            :                          * allocation once.</a>
<a name="3052"><span class="lineNum">    3052 </span>            :                          */</a>
<a name="3053"><span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                         reg-&gt;alloc = 1;</span></a>
<a name="3054"><span class="lineNum">    3054 </span>            :                 }</a>
<a name="3055"><span class="lineNum">    3055 </span>            : </a>
<a name="3056"><span class="lineNum">    3056 </span>            :                 /* lock in msr value */</a>
<a name="3057"><span class="lineNum">    3057 </span><span class="lineNoCov">          0 :                 era-&gt;config = reg-&gt;config;</span></a>
<a name="3058"><span class="lineNum">    3058 </span><span class="lineNoCov">          0 :                 era-&gt;reg = reg-&gt;reg;</span></a>
<a name="3059"><span class="lineNum">    3059 </span>            : </a>
<a name="3060"><span class="lineNum">    3060 </span>            :                 /* one more user */</a>
<a name="3061"><span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 atomic_inc(&amp;era-&gt;ref);</span></a>
<a name="3062"><span class="lineNum">    3062 </span>            : </a>
<a name="3063"><span class="lineNum">    3063 </span>            :                 /*</a>
<a name="3064"><span class="lineNum">    3064 </span>            :                  * need to call x86_get_event_constraint()</a>
<a name="3065"><span class="lineNum">    3065 </span>            :                  * to check if associated event has constraints</a>
<a name="3066"><span class="lineNum">    3066 </span>            :                  */</a>
<a name="3067"><span class="lineNum">    3067 </span><span class="lineNoCov">          0 :                 c = NULL;</span></a>
<a name="3068"><span class="lineNum">    3068 </span>            :         } else {</a>
<a name="3069"><span class="lineNum">    3069 </span><span class="lineNoCov">          0 :                 idx = intel_alt_er(idx, reg-&gt;config);</span></a>
<a name="3070"><span class="lineNum">    3070 </span><span class="lineNoCov">          0 :                 if (idx != reg-&gt;idx) {</span></a>
<a name="3071"><span class="lineNum">    3071 </span><span class="lineNoCov">          0 :                         raw_spin_unlock_irqrestore(&amp;era-&gt;lock, flags);</span></a>
<a name="3072"><span class="lineNum">    3072 </span><span class="lineNoCov">          0 :                         goto again;</span></a>
<a name="3073"><span class="lineNum">    3073 </span>            :                 }</a>
<a name="3074"><span class="lineNum">    3074 </span>            :         }</a>
<a name="3075"><span class="lineNum">    3075 </span><span class="lineNoCov">          0 :         raw_spin_unlock_irqrestore(&amp;era-&gt;lock, flags);</span></a>
<a name="3076"><span class="lineNum">    3076 </span>            : </a>
<a name="3077"><span class="lineNum">    3077 </span><span class="lineNoCov">          0 :         return c;</span></a>
<a name="3078"><span class="lineNum">    3078 </span>            : }</a>
<a name="3079"><span class="lineNum">    3079 </span>            : </a>
<a name="3080"><span class="lineNum">    3080 </span>            : static void</a>
<a name="3081"><span class="lineNum">    3081 </span><span class="lineNoCov">          0 : __intel_shared_reg_put_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="3082"><span class="lineNum">    3082 </span>            :                                    struct hw_perf_event_extra *reg)</a>
<a name="3083"><span class="lineNum">    3083 </span>            : {</a>
<a name="3084"><span class="lineNum">    3084 </span><span class="lineNoCov">          0 :         struct er_account *era;</span></a>
<a name="3085"><span class="lineNum">    3085 </span>            : </a>
<a name="3086"><span class="lineNum">    3086 </span>            :         /*</a>
<a name="3087"><span class="lineNum">    3087 </span>            :          * Only put constraint if extra reg was actually allocated. Also takes</a>
<a name="3088"><span class="lineNum">    3088 </span>            :          * care of event which do not use an extra shared reg.</a>
<a name="3089"><span class="lineNum">    3089 </span>            :          *</a>
<a name="3090"><span class="lineNum">    3090 </span>            :          * Also, if this is a fake cpuc we shouldn't touch any event state</a>
<a name="3091"><span class="lineNum">    3091 </span>            :          * (reg-&gt;alloc) and we don't care about leaving inconsistent cpuc state</a>
<a name="3092"><span class="lineNum">    3092 </span>            :          * either since it'll be thrown out.</a>
<a name="3093"><span class="lineNum">    3093 </span>            :          */</a>
<a name="3094"><span class="lineNum">    3094 </span><span class="lineNoCov">          0 :         if (!reg-&gt;alloc || cpuc-&gt;is_fake)</span></a>
<a name="3095"><span class="lineNum">    3095 </span>            :                 return;</a>
<a name="3096"><span class="lineNum">    3096 </span>            : </a>
<a name="3097"><span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         era = &amp;cpuc-&gt;shared_regs-&gt;regs[reg-&gt;idx];</span></a>
<a name="3098"><span class="lineNum">    3098 </span>            : </a>
<a name="3099"><span class="lineNum">    3099 </span>            :         /* one fewer user */</a>
<a name="3100"><span class="lineNum">    3100 </span><span class="lineNoCov">          0 :         atomic_dec(&amp;era-&gt;ref);</span></a>
<a name="3101"><span class="lineNum">    3101 </span>            : </a>
<a name="3102"><span class="lineNum">    3102 </span>            :         /* allocate again next time */</a>
<a name="3103"><span class="lineNum">    3103 </span><span class="lineNoCov">          0 :         reg-&gt;alloc = 0;</span></a>
<a name="3104"><span class="lineNum">    3104 </span>            : }</a>
<a name="3105"><span class="lineNum">    3105 </span>            : </a>
<a name="3106"><span class="lineNum">    3106 </span>            : static struct event_constraint *</a>
<a name="3107"><span class="lineNum">    3107 </span><span class="lineNoCov">          0 : intel_shared_regs_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="3108"><span class="lineNum">    3108 </span>            :                               struct perf_event *event)</a>
<a name="3109"><span class="lineNum">    3109 </span>            : {</a>
<a name="3110"><span class="lineNum">    3110 </span><span class="lineNoCov">          0 :         struct event_constraint *c = NULL, *d;</span></a>
<a name="3111"><span class="lineNum">    3111 </span><span class="lineNoCov">          0 :         struct hw_perf_event_extra *xreg, *breg;</span></a>
<a name="3112"><span class="lineNum">    3112 </span>            : </a>
<a name="3113"><span class="lineNum">    3113 </span><span class="lineNoCov">          0 :         xreg = &amp;event-&gt;hw.extra_reg;</span></a>
<a name="3114"><span class="lineNum">    3114 </span><span class="lineNoCov">          0 :         if (xreg-&gt;idx != EXTRA_REG_NONE) {</span></a>
<a name="3115"><span class="lineNum">    3115 </span><span class="lineNoCov">          0 :                 c = __intel_shared_reg_get_constraints(cpuc, event, xreg);</span></a>
<a name="3116"><span class="lineNum">    3116 </span><span class="lineNoCov">          0 :                 if (c == &amp;emptyconstraint)</span></a>
<a name="3117"><span class="lineNum">    3117 </span>            :                         return c;</a>
<a name="3118"><span class="lineNum">    3118 </span>            :         }</a>
<a name="3119"><span class="lineNum">    3119 </span><span class="lineNoCov">          0 :         breg = &amp;event-&gt;hw.branch_reg;</span></a>
<a name="3120"><span class="lineNum">    3120 </span><span class="lineNoCov">          0 :         if (breg-&gt;idx != EXTRA_REG_NONE) {</span></a>
<a name="3121"><span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                 d = __intel_shared_reg_get_constraints(cpuc, event, breg);</span></a>
<a name="3122"><span class="lineNum">    3122 </span><span class="lineNoCov">          0 :                 if (d == &amp;emptyconstraint) {</span></a>
<a name="3123"><span class="lineNum">    3123 </span><span class="lineNoCov">          0 :                         __intel_shared_reg_put_constraints(cpuc, xreg);</span></a>
<a name="3124"><span class="lineNum">    3124 </span><span class="lineNoCov">          0 :                         c = d;</span></a>
<a name="3125"><span class="lineNum">    3125 </span>            :                 }</a>
<a name="3126"><span class="lineNum">    3126 </span>            :         }</a>
<a name="3127"><span class="lineNum">    3127 </span>            :         return c;</a>
<a name="3128"><span class="lineNum">    3128 </span>            : }</a>
<a name="3129"><span class="lineNum">    3129 </span>            : </a>
<a name="3130"><span class="lineNum">    3130 </span>            : struct event_constraint *</a>
<a name="3131"><span class="lineNum">    3131 </span><span class="lineNoCov">          0 : x86_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="3132"><span class="lineNum">    3132 </span>            :                           struct perf_event *event)</a>
<a name="3133"><span class="lineNum">    3133 </span>            : {</a>
<a name="3134"><span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         struct event_constraint *c;</span></a>
<a name="3135"><span class="lineNum">    3135 </span>            : </a>
<a name="3136"><span class="lineNum">    3136 </span><span class="lineNoCov">          0 :         if (x86_pmu.event_constraints) {</span></a>
<a name="3137"><span class="lineNum">    3137 </span><span class="lineNoCov">          0 :                 for_each_event_constraint(c, x86_pmu.event_constraints) {</span></a>
<a name="3138"><span class="lineNum">    3138 </span><span class="lineNoCov">          0 :                         if (constraint_match(c, event-&gt;hw.config)) {</span></a>
<a name="3139"><span class="lineNum">    3139 </span><span class="lineNoCov">          0 :                                 event-&gt;hw.flags |= c-&gt;flags;</span></a>
<a name="3140"><span class="lineNum">    3140 </span><span class="lineNoCov">          0 :                                 return c;</span></a>
<a name="3141"><span class="lineNum">    3141 </span>            :                         }</a>
<a name="3142"><span class="lineNum">    3142 </span>            :                 }</a>
<a name="3143"><span class="lineNum">    3143 </span>            :         }</a>
<a name="3144"><span class="lineNum">    3144 </span>            : </a>
<a name="3145"><span class="lineNum">    3145 </span>            :         return &amp;unconstrained;</a>
<a name="3146"><span class="lineNum">    3146 </span>            : }</a>
<a name="3147"><span class="lineNum">    3147 </span>            : </a>
<a name="3148"><span class="lineNum">    3148 </span>            : static struct event_constraint *</a>
<a name="3149"><span class="lineNum">    3149 </span><span class="lineNoCov">          0 : __intel_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="3150"><span class="lineNum">    3150 </span>            :                             struct perf_event *event)</a>
<a name="3151"><span class="lineNum">    3151 </span>            : {</a>
<a name="3152"><span class="lineNum">    3152 </span><span class="lineNoCov">          0 :         struct event_constraint *c;</span></a>
<a name="3153"><span class="lineNum">    3153 </span>            : </a>
<a name="3154"><span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         c = intel_vlbr_constraints(event);</span></a>
<a name="3155"><span class="lineNum">    3155 </span><span class="lineNoCov">          0 :         if (c)</span></a>
<a name="3156"><span class="lineNum">    3156 </span>            :                 return c;</a>
<a name="3157"><span class="lineNum">    3157 </span>            : </a>
<a name="3158"><span class="lineNum">    3158 </span><span class="lineNoCov">          0 :         c = intel_bts_constraints(event);</span></a>
<a name="3159"><span class="lineNum">    3159 </span><span class="lineNoCov">          0 :         if (c)</span></a>
<a name="3160"><span class="lineNum">    3160 </span>            :                 return c;</a>
<a name="3161"><span class="lineNum">    3161 </span>            : </a>
<a name="3162"><span class="lineNum">    3162 </span><span class="lineNoCov">          0 :         c = intel_shared_regs_constraints(cpuc, event);</span></a>
<a name="3163"><span class="lineNum">    3163 </span><span class="lineNoCov">          0 :         if (c)</span></a>
<a name="3164"><span class="lineNum">    3164 </span>            :                 return c;</a>
<a name="3165"><span class="lineNum">    3165 </span>            : </a>
<a name="3166"><span class="lineNum">    3166 </span><span class="lineNoCov">          0 :         c = intel_pebs_constraints(event);</span></a>
<a name="3167"><span class="lineNum">    3167 </span><span class="lineNoCov">          0 :         if (c)</span></a>
<a name="3168"><span class="lineNum">    3168 </span>            :                 return c;</a>
<a name="3169"><span class="lineNum">    3169 </span>            : </a>
<a name="3170"><span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         return x86_get_event_constraints(cpuc, idx, event);</span></a>
<a name="3171"><span class="lineNum">    3171 </span>            : }</a>
<a name="3172"><span class="lineNum">    3172 </span>            : </a>
<a name="3173"><span class="lineNum">    3173 </span>            : static void</a>
<a name="3174"><span class="lineNum">    3174 </span><span class="lineNoCov">          0 : intel_start_scheduling(struct cpu_hw_events *cpuc)</span></a>
<a name="3175"><span class="lineNum">    3175 </span>            : {</a>
<a name="3176"><span class="lineNum">    3176 </span><span class="lineNoCov">          0 :         struct intel_excl_cntrs *excl_cntrs = cpuc-&gt;excl_cntrs;</span></a>
<a name="3177"><span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         struct intel_excl_states *xl;</span></a>
<a name="3178"><span class="lineNum">    3178 </span><span class="lineNoCov">          0 :         int tid = cpuc-&gt;excl_thread_id;</span></a>
<a name="3179"><span class="lineNum">    3179 </span>            : </a>
<a name="3180"><span class="lineNum">    3180 </span>            :         /*</a>
<a name="3181"><span class="lineNum">    3181 </span>            :          * nothing needed if in group validation mode</a>
<a name="3182"><span class="lineNum">    3182 </span>            :          */</a>
<a name="3183"><span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;is_fake || !is_ht_workaround_enabled())</span></a>
<a name="3184"><span class="lineNum">    3184 </span>            :                 return;</a>
<a name="3185"><span class="lineNum">    3185 </span>            : </a>
<a name="3186"><span class="lineNum">    3186 </span>            :         /*</a>
<a name="3187"><span class="lineNum">    3187 </span>            :          * no exclusion needed</a>
<a name="3188"><span class="lineNum">    3188 </span>            :          */</a>
<a name="3189"><span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!excl_cntrs))</span></a>
<a name="3190"><span class="lineNum">    3190 </span>            :                 return;</a>
<a name="3191"><span class="lineNum">    3191 </span>            : </a>
<a name="3192"><span class="lineNum">    3192 </span><span class="lineNoCov">          0 :         xl = &amp;excl_cntrs-&gt;states[tid];</span></a>
<a name="3193"><span class="lineNum">    3193 </span>            : </a>
<a name="3194"><span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         xl-&gt;sched_started = true;</span></a>
<a name="3195"><span class="lineNum">    3195 </span>            :         /*</a>
<a name="3196"><span class="lineNum">    3196 </span>            :          * lock shared state until we are done scheduling</a>
<a name="3197"><span class="lineNum">    3197 </span>            :          * in stop_event_scheduling()</a>
<a name="3198"><span class="lineNum">    3198 </span>            :          * makes scheduling appear as a transaction</a>
<a name="3199"><span class="lineNum">    3199 </span>            :          */</a>
<a name="3200"><span class="lineNum">    3200 </span><span class="lineNoCov">          0 :         raw_spin_lock(&amp;excl_cntrs-&gt;lock);</span></a>
<a name="3201"><span class="lineNum">    3201 </span>            : }</a>
<a name="3202"><span class="lineNum">    3202 </span>            : </a>
<a name="3203"><span class="lineNum">    3203 </span><span class="lineNoCov">          0 : static void intel_commit_scheduling(struct cpu_hw_events *cpuc, int idx, int cntr)</span></a>
<a name="3204"><span class="lineNum">    3204 </span>            : {</a>
<a name="3205"><span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         struct intel_excl_cntrs *excl_cntrs = cpuc-&gt;excl_cntrs;</span></a>
<a name="3206"><span class="lineNum">    3206 </span><span class="lineNoCov">          0 :         struct event_constraint *c = cpuc-&gt;event_constraint[idx];</span></a>
<a name="3207"><span class="lineNum">    3207 </span><span class="lineNoCov">          0 :         struct intel_excl_states *xl;</span></a>
<a name="3208"><span class="lineNum">    3208 </span><span class="lineNoCov">          0 :         int tid = cpuc-&gt;excl_thread_id;</span></a>
<a name="3209"><span class="lineNum">    3209 </span>            : </a>
<a name="3210"><span class="lineNum">    3210 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;is_fake || !is_ht_workaround_enabled())</span></a>
<a name="3211"><span class="lineNum">    3211 </span>            :                 return;</a>
<a name="3212"><span class="lineNum">    3212 </span>            : </a>
<a name="3213"><span class="lineNum">    3213 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!excl_cntrs))</span></a>
<a name="3214"><span class="lineNum">    3214 </span>            :                 return;</a>
<a name="3215"><span class="lineNum">    3215 </span>            : </a>
<a name="3216"><span class="lineNum">    3216 </span><span class="lineNoCov">          0 :         if (!(c-&gt;flags &amp; PERF_X86_EVENT_DYNAMIC))</span></a>
<a name="3217"><span class="lineNum">    3217 </span>            :                 return;</a>
<a name="3218"><span class="lineNum">    3218 </span>            : </a>
<a name="3219"><span class="lineNum">    3219 </span><span class="lineNoCov">          0 :         xl = &amp;excl_cntrs-&gt;states[tid];</span></a>
<a name="3220"><span class="lineNum">    3220 </span>            : </a>
<a name="3221"><span class="lineNum">    3221 </span><span class="lineNoCov">          0 :         lockdep_assert_held(&amp;excl_cntrs-&gt;lock);</span></a>
<a name="3222"><span class="lineNum">    3222 </span>            : </a>
<a name="3223"><span class="lineNum">    3223 </span><span class="lineNoCov">          0 :         if (c-&gt;flags &amp; PERF_X86_EVENT_EXCL)</span></a>
<a name="3224"><span class="lineNum">    3224 </span><span class="lineNoCov">          0 :                 xl-&gt;state[cntr] = INTEL_EXCL_EXCLUSIVE;</span></a>
<a name="3225"><span class="lineNum">    3225 </span>            :         else</a>
<a name="3226"><span class="lineNum">    3226 </span><span class="lineNoCov">          0 :                 xl-&gt;state[cntr] = INTEL_EXCL_SHARED;</span></a>
<a name="3227"><span class="lineNum">    3227 </span>            : }</a>
<a name="3228"><span class="lineNum">    3228 </span>            : </a>
<a name="3229"><span class="lineNum">    3229 </span>            : static void</a>
<a name="3230"><span class="lineNum">    3230 </span><span class="lineNoCov">          0 : intel_stop_scheduling(struct cpu_hw_events *cpuc)</span></a>
<a name="3231"><span class="lineNum">    3231 </span>            : {</a>
<a name="3232"><span class="lineNum">    3232 </span><span class="lineNoCov">          0 :         struct intel_excl_cntrs *excl_cntrs = cpuc-&gt;excl_cntrs;</span></a>
<a name="3233"><span class="lineNum">    3233 </span><span class="lineNoCov">          0 :         struct intel_excl_states *xl;</span></a>
<a name="3234"><span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         int tid = cpuc-&gt;excl_thread_id;</span></a>
<a name="3235"><span class="lineNum">    3235 </span>            : </a>
<a name="3236"><span class="lineNum">    3236 </span>            :         /*</a>
<a name="3237"><span class="lineNum">    3237 </span>            :          * nothing needed if in group validation mode</a>
<a name="3238"><span class="lineNum">    3238 </span>            :          */</a>
<a name="3239"><span class="lineNum">    3239 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;is_fake || !is_ht_workaround_enabled())</span></a>
<a name="3240"><span class="lineNum">    3240 </span>            :                 return;</a>
<a name="3241"><span class="lineNum">    3241 </span>            :         /*</a>
<a name="3242"><span class="lineNum">    3242 </span>            :          * no exclusion needed</a>
<a name="3243"><span class="lineNum">    3243 </span>            :          */</a>
<a name="3244"><span class="lineNum">    3244 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!excl_cntrs))</span></a>
<a name="3245"><span class="lineNum">    3245 </span>            :                 return;</a>
<a name="3246"><span class="lineNum">    3246 </span>            : </a>
<a name="3247"><span class="lineNum">    3247 </span><span class="lineNoCov">          0 :         xl = &amp;excl_cntrs-&gt;states[tid];</span></a>
<a name="3248"><span class="lineNum">    3248 </span>            : </a>
<a name="3249"><span class="lineNum">    3249 </span><span class="lineNoCov">          0 :         xl-&gt;sched_started = false;</span></a>
<a name="3250"><span class="lineNum">    3250 </span>            :         /*</a>
<a name="3251"><span class="lineNum">    3251 </span>            :          * release shared state lock (acquired in intel_start_scheduling())</a>
<a name="3252"><span class="lineNum">    3252 </span>            :          */</a>
<a name="3253"><span class="lineNum">    3253 </span><span class="lineNoCov">          0 :         raw_spin_unlock(&amp;excl_cntrs-&gt;lock);</span></a>
<a name="3254"><span class="lineNum">    3254 </span>            : }</a>
<a name="3255"><span class="lineNum">    3255 </span>            : </a>
<a name="3256"><span class="lineNum">    3256 </span>            : static struct event_constraint *</a>
<a name="3257"><span class="lineNum">    3257 </span><span class="lineNoCov">          0 : dyn_constraint(struct cpu_hw_events *cpuc, struct event_constraint *c, int idx)</span></a>
<a name="3258"><span class="lineNum">    3258 </span>            : {</a>
<a name="3259"><span class="lineNum">    3259 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(!cpuc-&gt;constraint_list);</span></a>
<a name="3260"><span class="lineNum">    3260 </span>            : </a>
<a name="3261"><span class="lineNum">    3261 </span><span class="lineNoCov">          0 :         if (!(c-&gt;flags &amp; PERF_X86_EVENT_DYNAMIC)) {</span></a>
<a name="3262"><span class="lineNum">    3262 </span><span class="lineNoCov">          0 :                 struct event_constraint *cx;</span></a>
<a name="3263"><span class="lineNum">    3263 </span>            : </a>
<a name="3264"><span class="lineNum">    3264 </span>            :                 /*</a>
<a name="3265"><span class="lineNum">    3265 </span>            :                  * grab pre-allocated constraint entry</a>
<a name="3266"><span class="lineNum">    3266 </span>            :                  */</a>
<a name="3267"><span class="lineNum">    3267 </span><span class="lineNoCov">          0 :                 cx = &amp;cpuc-&gt;constraint_list[idx];</span></a>
<a name="3268"><span class="lineNum">    3268 </span>            : </a>
<a name="3269"><span class="lineNum">    3269 </span>            :                 /*</a>
<a name="3270"><span class="lineNum">    3270 </span>            :                  * initialize dynamic constraint</a>
<a name="3271"><span class="lineNum">    3271 </span>            :                  * with static constraint</a>
<a name="3272"><span class="lineNum">    3272 </span>            :                  */</a>
<a name="3273"><span class="lineNum">    3273 </span><span class="lineNoCov">          0 :                 *cx = *c;</span></a>
<a name="3274"><span class="lineNum">    3274 </span>            : </a>
<a name="3275"><span class="lineNum">    3275 </span>            :                 /*</a>
<a name="3276"><span class="lineNum">    3276 </span>            :                  * mark constraint as dynamic</a>
<a name="3277"><span class="lineNum">    3277 </span>            :                  */</a>
<a name="3278"><span class="lineNum">    3278 </span><span class="lineNoCov">          0 :                 cx-&gt;flags |= PERF_X86_EVENT_DYNAMIC;</span></a>
<a name="3279"><span class="lineNum">    3279 </span><span class="lineNoCov">          0 :                 c = cx;</span></a>
<a name="3280"><span class="lineNum">    3280 </span>            :         }</a>
<a name="3281"><span class="lineNum">    3281 </span>            : </a>
<a name="3282"><span class="lineNum">    3282 </span><span class="lineNoCov">          0 :         return c;</span></a>
<a name="3283"><span class="lineNum">    3283 </span>            : }</a>
<a name="3284"><span class="lineNum">    3284 </span>            : </a>
<a name="3285"><span class="lineNum">    3285 </span>            : static struct event_constraint *</a>
<a name="3286"><span class="lineNum">    3286 </span><span class="lineNoCov">          0 : intel_get_excl_constraints(struct cpu_hw_events *cpuc, struct perf_event *event,</span></a>
<a name="3287"><span class="lineNum">    3287 </span>            :                            int idx, struct event_constraint *c)</a>
<a name="3288"><span class="lineNum">    3288 </span>            : {</a>
<a name="3289"><span class="lineNum">    3289 </span><span class="lineNoCov">          0 :         struct intel_excl_cntrs *excl_cntrs = cpuc-&gt;excl_cntrs;</span></a>
<a name="3290"><span class="lineNum">    3290 </span><span class="lineNoCov">          0 :         struct intel_excl_states *xlo;</span></a>
<a name="3291"><span class="lineNum">    3291 </span><span class="lineNoCov">          0 :         int tid = cpuc-&gt;excl_thread_id;</span></a>
<a name="3292"><span class="lineNum">    3292 </span><span class="lineNoCov">          0 :         int is_excl, i, w;</span></a>
<a name="3293"><span class="lineNum">    3293 </span>            : </a>
<a name="3294"><span class="lineNum">    3294 </span>            :         /*</a>
<a name="3295"><span class="lineNum">    3295 </span>            :          * validating a group does not require</a>
<a name="3296"><span class="lineNum">    3296 </span>            :          * enforcing cross-thread  exclusion</a>
<a name="3297"><span class="lineNum">    3297 </span>            :          */</a>
<a name="3298"><span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;is_fake || !is_ht_workaround_enabled())</span></a>
<a name="3299"><span class="lineNum">    3299 </span>            :                 return c;</a>
<a name="3300"><span class="lineNum">    3300 </span>            : </a>
<a name="3301"><span class="lineNum">    3301 </span>            :         /*</a>
<a name="3302"><span class="lineNum">    3302 </span>            :          * no exclusion needed</a>
<a name="3303"><span class="lineNum">    3303 </span>            :          */</a>
<a name="3304"><span class="lineNum">    3304 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!excl_cntrs))</span></a>
<a name="3305"><span class="lineNum">    3305 </span>            :                 return c;</a>
<a name="3306"><span class="lineNum">    3306 </span>            : </a>
<a name="3307"><span class="lineNum">    3307 </span>            :         /*</a>
<a name="3308"><span class="lineNum">    3308 </span>            :          * because we modify the constraint, we need</a>
<a name="3309"><span class="lineNum">    3309 </span>            :          * to make a copy. Static constraints come</a>
<a name="3310"><span class="lineNum">    3310 </span>            :          * from static const tables.</a>
<a name="3311"><span class="lineNum">    3311 </span>            :          *</a>
<a name="3312"><span class="lineNum">    3312 </span>            :          * only needed when constraint has not yet</a>
<a name="3313"><span class="lineNum">    3313 </span>            :          * been cloned (marked dynamic)</a>
<a name="3314"><span class="lineNum">    3314 </span>            :          */</a>
<a name="3315"><span class="lineNum">    3315 </span><span class="lineNoCov">          0 :         c = dyn_constraint(cpuc, c, idx);</span></a>
<a name="3316"><span class="lineNum">    3316 </span>            : </a>
<a name="3317"><span class="lineNum">    3317 </span>            :         /*</a>
<a name="3318"><span class="lineNum">    3318 </span>            :          * From here on, the constraint is dynamic.</a>
<a name="3319"><span class="lineNum">    3319 </span>            :          * Either it was just allocated above, or it</a>
<a name="3320"><span class="lineNum">    3320 </span>            :          * was allocated during a earlier invocation</a>
<a name="3321"><span class="lineNum">    3321 </span>            :          * of this function</a>
<a name="3322"><span class="lineNum">    3322 </span>            :          */</a>
<a name="3323"><span class="lineNum">    3323 </span>            : </a>
<a name="3324"><span class="lineNum">    3324 </span>            :         /*</a>
<a name="3325"><span class="lineNum">    3325 </span>            :          * state of sibling HT</a>
<a name="3326"><span class="lineNum">    3326 </span>            :          */</a>
<a name="3327"><span class="lineNum">    3327 </span><span class="lineNoCov">          0 :         xlo = &amp;excl_cntrs-&gt;states[tid ^ 1];</span></a>
<a name="3328"><span class="lineNum">    3328 </span>            : </a>
<a name="3329"><span class="lineNum">    3329 </span>            :         /*</a>
<a name="3330"><span class="lineNum">    3330 </span>            :          * event requires exclusive counter access</a>
<a name="3331"><span class="lineNum">    3331 </span>            :          * across HT threads</a>
<a name="3332"><span class="lineNum">    3332 </span>            :          */</a>
<a name="3333"><span class="lineNum">    3333 </span><span class="lineNoCov">          0 :         is_excl = c-&gt;flags &amp; PERF_X86_EVENT_EXCL;</span></a>
<a name="3334"><span class="lineNum">    3334 </span><span class="lineNoCov">          0 :         if (is_excl &amp;&amp; !(event-&gt;hw.flags &amp; PERF_X86_EVENT_EXCL_ACCT)) {</span></a>
<a name="3335"><span class="lineNum">    3335 </span><span class="lineNoCov">          0 :                 event-&gt;hw.flags |= PERF_X86_EVENT_EXCL_ACCT;</span></a>
<a name="3336"><span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 if (!cpuc-&gt;n_excl++)</span></a>
<a name="3337"><span class="lineNum">    3337 </span><span class="lineNoCov">          0 :                         WRITE_ONCE(excl_cntrs-&gt;has_exclusive[tid], 1);</span></a>
<a name="3338"><span class="lineNum">    3338 </span>            :         }</a>
<a name="3339"><span class="lineNum">    3339 </span>            : </a>
<a name="3340"><span class="lineNum">    3340 </span>            :         /*</a>
<a name="3341"><span class="lineNum">    3341 </span>            :          * Modify static constraint with current dynamic</a>
<a name="3342"><span class="lineNum">    3342 </span>            :          * state of thread</a>
<a name="3343"><span class="lineNum">    3343 </span>            :          *</a>
<a name="3344"><span class="lineNum">    3344 </span>            :          * EXCLUSIVE: sibling counter measuring exclusive event</a>
<a name="3345"><span class="lineNum">    3345 </span>            :          * SHARED   : sibling counter measuring non-exclusive event</a>
<a name="3346"><span class="lineNum">    3346 </span>            :          * UNUSED   : sibling counter unused</a>
<a name="3347"><span class="lineNum">    3347 </span>            :          */</a>
<a name="3348"><span class="lineNum">    3348 </span><span class="lineNoCov">          0 :         w = c-&gt;weight;</span></a>
<a name="3349"><span class="lineNum">    3349 </span><span class="lineNoCov">          0 :         for_each_set_bit(i, c-&gt;idxmsk, X86_PMC_IDX_MAX) {</span></a>
<a name="3350"><span class="lineNum">    3350 </span>            :                 /*</a>
<a name="3351"><span class="lineNum">    3351 </span>            :                  * exclusive event in sibling counter</a>
<a name="3352"><span class="lineNum">    3352 </span>            :                  * our corresponding counter cannot be used</a>
<a name="3353"><span class="lineNum">    3353 </span>            :                  * regardless of our event</a>
<a name="3354"><span class="lineNum">    3354 </span>            :                  */</a>
<a name="3355"><span class="lineNum">    3355 </span><span class="lineNoCov">          0 :                 if (xlo-&gt;state[i] == INTEL_EXCL_EXCLUSIVE) {</span></a>
<a name="3356"><span class="lineNum">    3356 </span><span class="lineNoCov">          0 :                         __clear_bit(i, c-&gt;idxmsk);</span></a>
<a name="3357"><span class="lineNum">    3357 </span><span class="lineNoCov">          0 :                         w--;</span></a>
<a name="3358"><span class="lineNum">    3358 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="3359"><span class="lineNum">    3359 </span>            :                 }</a>
<a name="3360"><span class="lineNum">    3360 </span>            :                 /*</a>
<a name="3361"><span class="lineNum">    3361 </span>            :                  * if measuring an exclusive event, sibling</a>
<a name="3362"><span class="lineNum">    3362 </span>            :                  * measuring non-exclusive, then counter cannot</a>
<a name="3363"><span class="lineNum">    3363 </span>            :                  * be used</a>
<a name="3364"><span class="lineNum">    3364 </span>            :                  */</a>
<a name="3365"><span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                 if (is_excl &amp;&amp; xlo-&gt;state[i] == INTEL_EXCL_SHARED) {</span></a>
<a name="3366"><span class="lineNum">    3366 </span><span class="lineNoCov">          0 :                         __clear_bit(i, c-&gt;idxmsk);</span></a>
<a name="3367"><span class="lineNum">    3367 </span><span class="lineNoCov">          0 :                         w--;</span></a>
<a name="3368"><span class="lineNum">    3368 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="3369"><span class="lineNum">    3369 </span>            :                 }</a>
<a name="3370"><span class="lineNum">    3370 </span>            :         }</a>
<a name="3371"><span class="lineNum">    3371 </span>            : </a>
<a name="3372"><span class="lineNum">    3372 </span>            :         /*</a>
<a name="3373"><span class="lineNum">    3373 </span>            :          * if we return an empty mask, then switch</a>
<a name="3374"><span class="lineNum">    3374 </span>            :          * back to static empty constraint to avoid</a>
<a name="3375"><span class="lineNum">    3375 </span>            :          * the cost of freeing later on</a>
<a name="3376"><span class="lineNum">    3376 </span>            :          */</a>
<a name="3377"><span class="lineNum">    3377 </span><span class="lineNoCov">          0 :         if (!w)</span></a>
<a name="3378"><span class="lineNum">    3378 </span><span class="lineNoCov">          0 :                 c = &amp;emptyconstraint;</span></a>
<a name="3379"><span class="lineNum">    3379 </span>            : </a>
<a name="3380"><span class="lineNum">    3380 </span><span class="lineNoCov">          0 :         c-&gt;weight = w;</span></a>
<a name="3381"><span class="lineNum">    3381 </span>            : </a>
<a name="3382"><span class="lineNum">    3382 </span><span class="lineNoCov">          0 :         return c;</span></a>
<a name="3383"><span class="lineNum">    3383 </span>            : }</a>
<a name="3384"><span class="lineNum">    3384 </span>            : </a>
<a name="3385"><span class="lineNum">    3385 </span>            : static struct event_constraint *</a>
<a name="3386"><span class="lineNum">    3386 </span><span class="lineNoCov">          0 : intel_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="3387"><span class="lineNum">    3387 </span>            :                             struct perf_event *event)</a>
<a name="3388"><span class="lineNum">    3388 </span>            : {</a>
<a name="3389"><span class="lineNum">    3389 </span><span class="lineNoCov">          0 :         struct event_constraint *c1, *c2;</span></a>
<a name="3390"><span class="lineNum">    3390 </span>            : </a>
<a name="3391"><span class="lineNum">    3391 </span><span class="lineNoCov">          0 :         c1 = cpuc-&gt;event_constraint[idx];</span></a>
<a name="3392"><span class="lineNum">    3392 </span>            : </a>
<a name="3393"><span class="lineNum">    3393 </span>            :         /*</a>
<a name="3394"><span class="lineNum">    3394 </span>            :          * first time only</a>
<a name="3395"><span class="lineNum">    3395 </span>            :          * - static constraint: no change across incremental scheduling calls</a>
<a name="3396"><span class="lineNum">    3396 </span>            :          * - dynamic constraint: handled by intel_get_excl_constraints()</a>
<a name="3397"><span class="lineNum">    3397 </span>            :          */</a>
<a name="3398"><span class="lineNum">    3398 </span><span class="lineNoCov">          0 :         c2 = __intel_get_event_constraints(cpuc, idx, event);</span></a>
<a name="3399"><span class="lineNum">    3399 </span><span class="lineNoCov">          0 :         if (c1) {</span></a>
<a name="3400"><span class="lineNum">    3400 </span><span class="lineNoCov">          0 :                 WARN_ON_ONCE(!(c1-&gt;flags &amp; PERF_X86_EVENT_DYNAMIC));</span></a>
<a name="3401"><span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                 bitmap_copy(c1-&gt;idxmsk, c2-&gt;idxmsk, X86_PMC_IDX_MAX);</span></a>
<a name="3402"><span class="lineNum">    3402 </span><span class="lineNoCov">          0 :                 c1-&gt;weight = c2-&gt;weight;</span></a>
<a name="3403"><span class="lineNum">    3403 </span><span class="lineNoCov">          0 :                 c2 = c1;</span></a>
<a name="3404"><span class="lineNum">    3404 </span>            :         }</a>
<a name="3405"><span class="lineNum">    3405 </span>            : </a>
<a name="3406"><span class="lineNum">    3406 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;excl_cntrs)</span></a>
<a name="3407"><span class="lineNum">    3407 </span><span class="lineNoCov">          0 :                 return intel_get_excl_constraints(cpuc, event, idx, c2);</span></a>
<a name="3408"><span class="lineNum">    3408 </span>            : </a>
<a name="3409"><span class="lineNum">    3409 </span>            :         return c2;</a>
<a name="3410"><span class="lineNum">    3410 </span>            : }</a>
<a name="3411"><span class="lineNum">    3411 </span>            : </a>
<a name="3412"><span class="lineNum">    3412 </span><span class="lineNoCov">          0 : static void intel_put_excl_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="3413"><span class="lineNum">    3413 </span>            :                 struct perf_event *event)</a>
<a name="3414"><span class="lineNum">    3414 </span>            : {</a>
<a name="3415"><span class="lineNum">    3415 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="3416"><span class="lineNum">    3416 </span><span class="lineNoCov">          0 :         struct intel_excl_cntrs *excl_cntrs = cpuc-&gt;excl_cntrs;</span></a>
<a name="3417"><span class="lineNum">    3417 </span><span class="lineNoCov">          0 :         int tid = cpuc-&gt;excl_thread_id;</span></a>
<a name="3418"><span class="lineNum">    3418 </span><span class="lineNoCov">          0 :         struct intel_excl_states *xl;</span></a>
<a name="3419"><span class="lineNum">    3419 </span>            : </a>
<a name="3420"><span class="lineNum">    3420 </span>            :         /*</a>
<a name="3421"><span class="lineNum">    3421 </span>            :          * nothing needed if in group validation mode</a>
<a name="3422"><span class="lineNum">    3422 </span>            :          */</a>
<a name="3423"><span class="lineNum">    3423 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;is_fake)</span></a>
<a name="3424"><span class="lineNum">    3424 </span>            :                 return;</a>
<a name="3425"><span class="lineNum">    3425 </span>            : </a>
<a name="3426"><span class="lineNum">    3426 </span><span class="lineNoCov">          0 :         if (WARN_ON_ONCE(!excl_cntrs))</span></a>
<a name="3427"><span class="lineNum">    3427 </span>            :                 return;</a>
<a name="3428"><span class="lineNum">    3428 </span>            : </a>
<a name="3429"><span class="lineNum">    3429 </span><span class="lineNoCov">          0 :         if (hwc-&gt;flags &amp; PERF_X86_EVENT_EXCL_ACCT) {</span></a>
<a name="3430"><span class="lineNum">    3430 </span><span class="lineNoCov">          0 :                 hwc-&gt;flags &amp;= ~PERF_X86_EVENT_EXCL_ACCT;</span></a>
<a name="3431"><span class="lineNum">    3431 </span><span class="lineNoCov">          0 :                 if (!--cpuc-&gt;n_excl)</span></a>
<a name="3432"><span class="lineNum">    3432 </span><span class="lineNoCov">          0 :                         WRITE_ONCE(excl_cntrs-&gt;has_exclusive[tid], 0);</span></a>
<a name="3433"><span class="lineNum">    3433 </span>            :         }</a>
<a name="3434"><span class="lineNum">    3434 </span>            : </a>
<a name="3435"><span class="lineNum">    3435 </span>            :         /*</a>
<a name="3436"><span class="lineNum">    3436 </span>            :          * If event was actually assigned, then mark the counter state as</a>
<a name="3437"><span class="lineNum">    3437 </span>            :          * unused now.</a>
<a name="3438"><span class="lineNum">    3438 </span>            :          */</a>
<a name="3439"><span class="lineNum">    3439 </span><span class="lineNoCov">          0 :         if (hwc-&gt;idx &gt;= 0) {</span></a>
<a name="3440"><span class="lineNum">    3440 </span><span class="lineNoCov">          0 :                 xl = &amp;excl_cntrs-&gt;states[tid];</span></a>
<a name="3441"><span class="lineNum">    3441 </span>            : </a>
<a name="3442"><span class="lineNum">    3442 </span>            :                 /*</a>
<a name="3443"><span class="lineNum">    3443 </span>            :                  * put_constraint may be called from x86_schedule_events()</a>
<a name="3444"><span class="lineNum">    3444 </span>            :                  * which already has the lock held so here make locking</a>
<a name="3445"><span class="lineNum">    3445 </span>            :                  * conditional.</a>
<a name="3446"><span class="lineNum">    3446 </span>            :                  */</a>
<a name="3447"><span class="lineNum">    3447 </span><span class="lineNoCov">          0 :                 if (!xl-&gt;sched_started)</span></a>
<a name="3448"><span class="lineNum">    3448 </span><span class="lineNoCov">          0 :                         raw_spin_lock(&amp;excl_cntrs-&gt;lock);</span></a>
<a name="3449"><span class="lineNum">    3449 </span>            : </a>
<a name="3450"><span class="lineNum">    3450 </span><span class="lineNoCov">          0 :                 xl-&gt;state[hwc-&gt;idx] = INTEL_EXCL_UNUSED;</span></a>
<a name="3451"><span class="lineNum">    3451 </span>            : </a>
<a name="3452"><span class="lineNum">    3452 </span><span class="lineNoCov">          0 :                 if (!xl-&gt;sched_started)</span></a>
<a name="3453"><span class="lineNum">    3453 </span><span class="lineNoCov">          0 :                         raw_spin_unlock(&amp;excl_cntrs-&gt;lock);</span></a>
<a name="3454"><span class="lineNum">    3454 </span>            :         }</a>
<a name="3455"><span class="lineNum">    3455 </span>            : }</a>
<a name="3456"><span class="lineNum">    3456 </span>            : </a>
<a name="3457"><span class="lineNum">    3457 </span>            : static void</a>
<a name="3458"><span class="lineNum">    3458 </span><span class="lineNoCov">          0 : intel_put_shared_regs_event_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="3459"><span class="lineNum">    3459 </span>            :                                         struct perf_event *event)</a>
<a name="3460"><span class="lineNum">    3460 </span>            : {</a>
<a name="3461"><span class="lineNum">    3461 </span><span class="lineNoCov">          0 :         struct hw_perf_event_extra *reg;</span></a>
<a name="3462"><span class="lineNum">    3462 </span>            : </a>
<a name="3463"><span class="lineNum">    3463 </span><span class="lineNoCov">          0 :         reg = &amp;event-&gt;hw.extra_reg;</span></a>
<a name="3464"><span class="lineNum">    3464 </span><span class="lineNoCov">          0 :         if (reg-&gt;idx != EXTRA_REG_NONE)</span></a>
<a name="3465"><span class="lineNum">    3465 </span><span class="lineNoCov">          0 :                 __intel_shared_reg_put_constraints(cpuc, reg);</span></a>
<a name="3466"><span class="lineNum">    3466 </span>            : </a>
<a name="3467"><span class="lineNum">    3467 </span><span class="lineNoCov">          0 :         reg = &amp;event-&gt;hw.branch_reg;</span></a>
<a name="3468"><span class="lineNum">    3468 </span><span class="lineNoCov">          0 :         if (reg-&gt;idx != EXTRA_REG_NONE)</span></a>
<a name="3469"><span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 __intel_shared_reg_put_constraints(cpuc, reg);</span></a>
<a name="3470"><span class="lineNum">    3470 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3471"><span class="lineNum">    3471 </span>            : </a>
<a name="3472"><span class="lineNum">    3472 </span><span class="lineNoCov">          0 : static void intel_put_event_constraints(struct cpu_hw_events *cpuc,</span></a>
<a name="3473"><span class="lineNum">    3473 </span>            :                                         struct perf_event *event)</a>
<a name="3474"><span class="lineNum">    3474 </span>            : {</a>
<a name="3475"><span class="lineNum">    3475 </span><span class="lineNoCov">          0 :         intel_put_shared_regs_event_constraints(cpuc, event);</span></a>
<a name="3476"><span class="lineNum">    3476 </span>            : </a>
<a name="3477"><span class="lineNum">    3477 </span>            :         /*</a>
<a name="3478"><span class="lineNum">    3478 </span>            :          * is PMU has exclusive counter restrictions, then</a>
<a name="3479"><span class="lineNum">    3479 </span>            :          * all events are subject to and must call the</a>
<a name="3480"><span class="lineNum">    3480 </span>            :          * put_excl_constraints() routine</a>
<a name="3481"><span class="lineNum">    3481 </span>            :          */</a>
<a name="3482"><span class="lineNum">    3482 </span><span class="lineNoCov">          0 :         if (cpuc-&gt;excl_cntrs)</span></a>
<a name="3483"><span class="lineNum">    3483 </span><span class="lineNoCov">          0 :                 intel_put_excl_constraints(cpuc, event);</span></a>
<a name="3484"><span class="lineNum">    3484 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3485"><span class="lineNum">    3485 </span>            : </a>
<a name="3486"><span class="lineNum">    3486 </span><span class="lineNoCov">          0 : static void intel_pebs_aliases_core2(struct perf_event *event)</span></a>
<a name="3487"><span class="lineNum">    3487 </span>            : {</a>
<a name="3488"><span class="lineNum">    3488 </span><span class="lineNoCov">          0 :         if ((event-&gt;hw.config &amp; X86_RAW_EVENT_MASK) == 0x003c) {</span></a>
<a name="3489"><span class="lineNum">    3489 </span>            :                 /*</a>
<a name="3490"><span class="lineNum">    3490 </span>            :                  * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P</a>
<a name="3491"><span class="lineNum">    3491 </span>            :                  * (0x003c) so that we can use it with PEBS.</a>
<a name="3492"><span class="lineNum">    3492 </span>            :                  *</a>
<a name="3493"><span class="lineNum">    3493 </span>            :                  * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn't</a>
<a name="3494"><span class="lineNum">    3494 </span>            :                  * PEBS capable. However we can use INST_RETIRED.ANY_P</a>
<a name="3495"><span class="lineNum">    3495 </span>            :                  * (0x00c0), which is a PEBS capable event, to get the same</a>
<a name="3496"><span class="lineNum">    3496 </span>            :                  * count.</a>
<a name="3497"><span class="lineNum">    3497 </span>            :                  *</a>
<a name="3498"><span class="lineNum">    3498 </span>            :                  * INST_RETIRED.ANY_P counts the number of cycles that retires</a>
<a name="3499"><span class="lineNum">    3499 </span>            :                  * CNTMASK instructions. By setting CNTMASK to a value (16)</a>
<a name="3500"><span class="lineNum">    3500 </span>            :                  * larger than the maximum number of instructions that can be</a>
<a name="3501"><span class="lineNum">    3501 </span>            :                  * retired per cycle (4) and then inverting the condition, we</a>
<a name="3502"><span class="lineNum">    3502 </span>            :                  * count all cycles that retire 16 or less instructions, which</a>
<a name="3503"><span class="lineNum">    3503 </span>            :                  * is every cycle.</a>
<a name="3504"><span class="lineNum">    3504 </span>            :                  *</a>
<a name="3505"><span class="lineNum">    3505 </span>            :                  * Thereby we gain a PEBS capable cycle counter.</a>
<a name="3506"><span class="lineNum">    3506 </span>            :                  */</a>
<a name="3507"><span class="lineNum">    3507 </span><span class="lineNoCov">          0 :                 u64 alt_config = X86_CONFIG(.event=0xc0, .inv=1, .cmask=16);</span></a>
<a name="3508"><span class="lineNum">    3508 </span>            : </a>
<a name="3509"><span class="lineNum">    3509 </span><span class="lineNoCov">          0 :                 alt_config |= (event-&gt;hw.config &amp; ~X86_RAW_EVENT_MASK);</span></a>
<a name="3510"><span class="lineNum">    3510 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config = alt_config;</span></a>
<a name="3511"><span class="lineNum">    3511 </span>            :         }</a>
<a name="3512"><span class="lineNum">    3512 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3513"><span class="lineNum">    3513 </span>            : </a>
<a name="3514"><span class="lineNum">    3514 </span><span class="lineNoCov">          0 : static void intel_pebs_aliases_snb(struct perf_event *event)</span></a>
<a name="3515"><span class="lineNum">    3515 </span>            : {</a>
<a name="3516"><span class="lineNum">    3516 </span><span class="lineNoCov">          0 :         if ((event-&gt;hw.config &amp; X86_RAW_EVENT_MASK) == 0x003c) {</span></a>
<a name="3517"><span class="lineNum">    3517 </span>            :                 /*</a>
<a name="3518"><span class="lineNum">    3518 </span>            :                  * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P</a>
<a name="3519"><span class="lineNum">    3519 </span>            :                  * (0x003c) so that we can use it with PEBS.</a>
<a name="3520"><span class="lineNum">    3520 </span>            :                  *</a>
<a name="3521"><span class="lineNum">    3521 </span>            :                  * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn't</a>
<a name="3522"><span class="lineNum">    3522 </span>            :                  * PEBS capable. However we can use UOPS_RETIRED.ALL</a>
<a name="3523"><span class="lineNum">    3523 </span>            :                  * (0x01c2), which is a PEBS capable event, to get the same</a>
<a name="3524"><span class="lineNum">    3524 </span>            :                  * count.</a>
<a name="3525"><span class="lineNum">    3525 </span>            :                  *</a>
<a name="3526"><span class="lineNum">    3526 </span>            :                  * UOPS_RETIRED.ALL counts the number of cycles that retires</a>
<a name="3527"><span class="lineNum">    3527 </span>            :                  * CNTMASK micro-ops. By setting CNTMASK to a value (16)</a>
<a name="3528"><span class="lineNum">    3528 </span>            :                  * larger than the maximum number of micro-ops that can be</a>
<a name="3529"><span class="lineNum">    3529 </span>            :                  * retired per cycle (4) and then inverting the condition, we</a>
<a name="3530"><span class="lineNum">    3530 </span>            :                  * count all cycles that retire 16 or less micro-ops, which</a>
<a name="3531"><span class="lineNum">    3531 </span>            :                  * is every cycle.</a>
<a name="3532"><span class="lineNum">    3532 </span>            :                  *</a>
<a name="3533"><span class="lineNum">    3533 </span>            :                  * Thereby we gain a PEBS capable cycle counter.</a>
<a name="3534"><span class="lineNum">    3534 </span>            :                  */</a>
<a name="3535"><span class="lineNum">    3535 </span><span class="lineNoCov">          0 :                 u64 alt_config = X86_CONFIG(.event=0xc2, .umask=0x01, .inv=1, .cmask=16);</span></a>
<a name="3536"><span class="lineNum">    3536 </span>            : </a>
<a name="3537"><span class="lineNum">    3537 </span><span class="lineNoCov">          0 :                 alt_config |= (event-&gt;hw.config &amp; ~X86_RAW_EVENT_MASK);</span></a>
<a name="3538"><span class="lineNum">    3538 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config = alt_config;</span></a>
<a name="3539"><span class="lineNum">    3539 </span>            :         }</a>
<a name="3540"><span class="lineNum">    3540 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3541"><span class="lineNum">    3541 </span>            : </a>
<a name="3542"><span class="lineNum">    3542 </span><span class="lineNoCov">          0 : static void intel_pebs_aliases_precdist(struct perf_event *event)</span></a>
<a name="3543"><span class="lineNum">    3543 </span>            : {</a>
<a name="3544"><span class="lineNum">    3544 </span><span class="lineNoCov">          0 :         if ((event-&gt;hw.config &amp; X86_RAW_EVENT_MASK) == 0x003c) {</span></a>
<a name="3545"><span class="lineNum">    3545 </span>            :                 /*</a>
<a name="3546"><span class="lineNum">    3546 </span>            :                  * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P</a>
<a name="3547"><span class="lineNum">    3547 </span>            :                  * (0x003c) so that we can use it with PEBS.</a>
<a name="3548"><span class="lineNum">    3548 </span>            :                  *</a>
<a name="3549"><span class="lineNum">    3549 </span>            :                  * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn't</a>
<a name="3550"><span class="lineNum">    3550 </span>            :                  * PEBS capable. However we can use INST_RETIRED.PREC_DIST</a>
<a name="3551"><span class="lineNum">    3551 </span>            :                  * (0x01c0), which is a PEBS capable event, to get the same</a>
<a name="3552"><span class="lineNum">    3552 </span>            :                  * count.</a>
<a name="3553"><span class="lineNum">    3553 </span>            :                  *</a>
<a name="3554"><span class="lineNum">    3554 </span>            :                  * The PREC_DIST event has special support to minimize sample</a>
<a name="3555"><span class="lineNum">    3555 </span>            :                  * shadowing effects. One drawback is that it can be</a>
<a name="3556"><span class="lineNum">    3556 </span>            :                  * only programmed on counter 1, but that seems like an</a>
<a name="3557"><span class="lineNum">    3557 </span>            :                  * acceptable trade off.</a>
<a name="3558"><span class="lineNum">    3558 </span>            :                  */</a>
<a name="3559"><span class="lineNum">    3559 </span><span class="lineNoCov">          0 :                 u64 alt_config = X86_CONFIG(.event=0xc0, .umask=0x01, .inv=1, .cmask=16);</span></a>
<a name="3560"><span class="lineNum">    3560 </span>            : </a>
<a name="3561"><span class="lineNum">    3561 </span><span class="lineNoCov">          0 :                 alt_config |= (event-&gt;hw.config &amp; ~X86_RAW_EVENT_MASK);</span></a>
<a name="3562"><span class="lineNum">    3562 </span><span class="lineNoCov">          0 :                 event-&gt;hw.config = alt_config;</span></a>
<a name="3563"><span class="lineNum">    3563 </span>            :         }</a>
<a name="3564"><span class="lineNum">    3564 </span>            : }</a>
<a name="3565"><span class="lineNum">    3565 </span>            : </a>
<a name="3566"><span class="lineNum">    3566 </span><span class="lineNoCov">          0 : static void intel_pebs_aliases_ivb(struct perf_event *event)</span></a>
<a name="3567"><span class="lineNum">    3567 </span>            : {</a>
<a name="3568"><span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip &lt; 3)</span></a>
<a name="3569"><span class="lineNum">    3569 </span><span class="lineNoCov">          0 :                 return intel_pebs_aliases_snb(event);</span></a>
<a name="3570"><span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         return intel_pebs_aliases_precdist(event);</span></a>
<a name="3571"><span class="lineNum">    3571 </span>            : }</a>
<a name="3572"><span class="lineNum">    3572 </span>            : </a>
<a name="3573"><span class="lineNum">    3573 </span><span class="lineNoCov">          0 : static void intel_pebs_aliases_skl(struct perf_event *event)</span></a>
<a name="3574"><span class="lineNum">    3574 </span>            : {</a>
<a name="3575"><span class="lineNum">    3575 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip &lt; 3)</span></a>
<a name="3576"><span class="lineNum">    3576 </span><span class="lineNoCov">          0 :                 return intel_pebs_aliases_core2(event);</span></a>
<a name="3577"><span class="lineNum">    3577 </span><span class="lineNoCov">          0 :         return intel_pebs_aliases_precdist(event);</span></a>
<a name="3578"><span class="lineNum">    3578 </span>            : }</a>
<a name="3579"><span class="lineNum">    3579 </span>            : </a>
<a name="3580"><span class="lineNum">    3580 </span><span class="lineNoCov">          0 : static unsigned long intel_pmu_large_pebs_flags(struct perf_event *event)</span></a>
<a name="3581"><span class="lineNum">    3581 </span>            : {</a>
<a name="3582"><span class="lineNum">    3582 </span><span class="lineNoCov">          0 :         unsigned long flags = x86_pmu.large_pebs_flags;</span></a>
<a name="3583"><span class="lineNum">    3583 </span>            : </a>
<a name="3584"><span class="lineNum">    3584 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.use_clockid)</span></a>
<a name="3585"><span class="lineNum">    3585 </span><span class="lineNoCov">          0 :                 flags &amp;= ~PERF_SAMPLE_TIME;</span></a>
<a name="3586"><span class="lineNum">    3586 </span><span class="lineNoCov">          0 :         if (!event-&gt;attr.exclude_kernel)</span></a>
<a name="3587"><span class="lineNum">    3587 </span><span class="lineNoCov">          0 :                 flags &amp;= ~PERF_SAMPLE_REGS_USER;</span></a>
<a name="3588"><span class="lineNum">    3588 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.sample_regs_user &amp; ~PEBS_GP_REGS)</span></a>
<a name="3589"><span class="lineNum">    3589 </span><span class="lineNoCov">          0 :                 flags &amp;= ~(PERF_SAMPLE_REGS_USER | PERF_SAMPLE_REGS_INTR);</span></a>
<a name="3590"><span class="lineNum">    3590 </span><span class="lineNoCov">          0 :         return flags;</span></a>
<a name="3591"><span class="lineNum">    3591 </span>            : }</a>
<a name="3592"><span class="lineNum">    3592 </span>            : </a>
<a name="3593"><span class="lineNum">    3593 </span><span class="lineNoCov">          0 : static int intel_pmu_bts_config(struct perf_event *event)</span></a>
<a name="3594"><span class="lineNum">    3594 </span>            : {</a>
<a name="3595"><span class="lineNum">    3595 </span><span class="lineNoCov">          0 :         struct perf_event_attr *attr = &amp;event-&gt;attr;</span></a>
<a name="3596"><span class="lineNum">    3596 </span>            : </a>
<a name="3597"><span class="lineNum">    3597 </span><span class="lineNoCov">          0 :         if (unlikely(intel_pmu_has_bts(event))) {</span></a>
<a name="3598"><span class="lineNum">    3598 </span>            :                 /* BTS is not supported by this architecture. */</a>
<a name="3599"><span class="lineNum">    3599 </span><span class="lineNoCov">          0 :                 if (!x86_pmu.bts_active)</span></a>
<a name="3600"><span class="lineNum">    3600 </span>            :                         return -EOPNOTSUPP;</a>
<a name="3601"><span class="lineNum">    3601 </span>            : </a>
<a name="3602"><span class="lineNum">    3602 </span>            :                 /* BTS is currently only allowed for user-mode. */</a>
<a name="3603"><span class="lineNum">    3603 </span><span class="lineNoCov">          0 :                 if (!attr-&gt;exclude_kernel)</span></a>
<a name="3604"><span class="lineNum">    3604 </span>            :                         return -EOPNOTSUPP;</a>
<a name="3605"><span class="lineNum">    3605 </span>            : </a>
<a name="3606"><span class="lineNum">    3606 </span>            :                 /* BTS is not allowed for precise events. */</a>
<a name="3607"><span class="lineNum">    3607 </span><span class="lineNoCov">          0 :                 if (attr-&gt;precise_ip)</span></a>
<a name="3608"><span class="lineNum">    3608 </span>            :                         return -EOPNOTSUPP;</a>
<a name="3609"><span class="lineNum">    3609 </span>            : </a>
<a name="3610"><span class="lineNum">    3610 </span>            :                 /* disallow bts if conflicting events are present */</a>
<a name="3611"><span class="lineNum">    3611 </span><span class="lineNoCov">          0 :                 if (x86_add_exclusive(x86_lbr_exclusive_lbr))</span></a>
<a name="3612"><span class="lineNum">    3612 </span>            :                         return -EBUSY;</a>
<a name="3613"><span class="lineNum">    3613 </span>            : </a>
<a name="3614"><span class="lineNum">    3614 </span><span class="lineNoCov">          0 :                 event-&gt;destroy = hw_perf_lbr_event_destroy;</span></a>
<a name="3615"><span class="lineNum">    3615 </span>            :         }</a>
<a name="3616"><span class="lineNum">    3616 </span>            : </a>
<a name="3617"><span class="lineNum">    3617 </span>            :         return 0;</a>
<a name="3618"><span class="lineNum">    3618 </span>            : }</a>
<a name="3619"><span class="lineNum">    3619 </span>            : </a>
<a name="3620"><span class="lineNum">    3620 </span><span class="lineNoCov">          0 : static int core_pmu_hw_config(struct perf_event *event)</span></a>
<a name="3621"><span class="lineNum">    3621 </span>            : {</a>
<a name="3622"><span class="lineNum">    3622 </span><span class="lineNoCov">          0 :         int ret = x86_pmu_hw_config(event);</span></a>
<a name="3623"><span class="lineNum">    3623 </span>            : </a>
<a name="3624"><span class="lineNum">    3624 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="3625"><span class="lineNum">    3625 </span>            :                 return ret;</a>
<a name="3626"><span class="lineNum">    3626 </span>            : </a>
<a name="3627"><span class="lineNum">    3627 </span><span class="lineNoCov">          0 :         return intel_pmu_bts_config(event);</span></a>
<a name="3628"><span class="lineNum">    3628 </span>            : }</a>
<a name="3629"><span class="lineNum">    3629 </span>            : </a>
<a name="3630"><span class="lineNum">    3630 </span>            : #define INTEL_TD_METRIC_AVAILABLE_MAX   (INTEL_TD_METRIC_RETIRING + \</a>
<a name="3631"><span class="lineNum">    3631 </span>            :                                          ((x86_pmu.num_topdown_events - 1) &lt;&lt; 8))</a>
<a name="3632"><span class="lineNum">    3632 </span>            : </a>
<a name="3633"><span class="lineNum">    3633 </span><span class="lineNoCov">          0 : static bool is_available_metric_event(struct perf_event *event)</span></a>
<a name="3634"><span class="lineNum">    3634 </span>            : {</a>
<a name="3635"><span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         return is_metric_event(event) &amp;&amp;</span></a>
<a name="3636"><span class="lineNum">    3636 </span><span class="lineNoCov">          0 :                 event-&gt;attr.config &lt;= INTEL_TD_METRIC_AVAILABLE_MAX;</span></a>
<a name="3637"><span class="lineNum">    3637 </span>            : }</a>
<a name="3638"><span class="lineNum">    3638 </span>            : </a>
<a name="3639"><span class="lineNum">    3639 </span><span class="lineNoCov">          0 : static inline bool is_mem_loads_event(struct perf_event *event)</span></a>
<a name="3640"><span class="lineNum">    3640 </span>            : {</a>
<a name="3641"><span class="lineNum">    3641 </span><span class="lineNoCov">          0 :         return (event-&gt;attr.config &amp; INTEL_ARCH_EVENT_MASK) == X86_CONFIG(.event=0xcd, .umask=0x01);</span></a>
<a name="3642"><span class="lineNum">    3642 </span>            : }</a>
<a name="3643"><span class="lineNum">    3643 </span>            : </a>
<a name="3644"><span class="lineNum">    3644 </span><span class="lineNoCov">          0 : static inline bool is_mem_loads_aux_event(struct perf_event *event)</span></a>
<a name="3645"><span class="lineNum">    3645 </span>            : {</a>
<a name="3646"><span class="lineNum">    3646 </span><span class="lineNoCov">          0 :         return (event-&gt;attr.config &amp; INTEL_ARCH_EVENT_MASK) == X86_CONFIG(.event=0x03, .umask=0x82);</span></a>
<a name="3647"><span class="lineNum">    3647 </span>            : }</a>
<a name="3648"><span class="lineNum">    3648 </span>            : </a>
<a name="3649"><span class="lineNum">    3649 </span>            : </a>
<a name="3650"><span class="lineNum">    3650 </span><span class="lineNoCov">          0 : static int intel_pmu_hw_config(struct perf_event *event)</span></a>
<a name="3651"><span class="lineNum">    3651 </span>            : {</a>
<a name="3652"><span class="lineNum">    3652 </span><span class="lineNoCov">          0 :         int ret = x86_pmu_hw_config(event);</span></a>
<a name="3653"><span class="lineNum">    3653 </span>            : </a>
<a name="3654"><span class="lineNum">    3654 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="3655"><span class="lineNum">    3655 </span>            :                 return ret;</a>
<a name="3656"><span class="lineNum">    3656 </span>            : </a>
<a name="3657"><span class="lineNum">    3657 </span><span class="lineNoCov">          0 :         ret = intel_pmu_bts_config(event);</span></a>
<a name="3658"><span class="lineNum">    3658 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="3659"><span class="lineNum">    3659 </span>            :                 return ret;</a>
<a name="3660"><span class="lineNum">    3660 </span>            : </a>
<a name="3661"><span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip) {</span></a>
<a name="3662"><span class="lineNum">    3662 </span><span class="lineNoCov">          0 :                 if (!(event-&gt;attr.freq || (event-&gt;attr.wakeup_events &amp;&amp; !event-&gt;attr.watermark))) {</span></a>
<a name="3663"><span class="lineNum">    3663 </span><span class="lineNoCov">          0 :                         event-&gt;hw.flags |= PERF_X86_EVENT_AUTO_RELOAD;</span></a>
<a name="3664"><span class="lineNum">    3664 </span><span class="lineNoCov">          0 :                         if (!(event-&gt;attr.sample_type &amp;</span></a>
<a name="3665"><span class="lineNum">    3665 </span><span class="lineNoCov">          0 :                               ~intel_pmu_large_pebs_flags(event))) {</span></a>
<a name="3666"><span class="lineNum">    3666 </span><span class="lineNoCov">          0 :                                 event-&gt;hw.flags |= PERF_X86_EVENT_LARGE_PEBS;</span></a>
<a name="3667"><span class="lineNum">    3667 </span><span class="lineNoCov">          0 :                                 event-&gt;attach_state |= PERF_ATTACH_SCHED_CB;</span></a>
<a name="3668"><span class="lineNum">    3668 </span>            :                         }</a>
<a name="3669"><span class="lineNum">    3669 </span>            :                 }</a>
<a name="3670"><span class="lineNum">    3670 </span><span class="lineNoCov">          0 :                 if (x86_pmu.pebs_aliases)</span></a>
<a name="3671"><span class="lineNum">    3671 </span><span class="lineNoCov">          0 :                         x86_pmu.pebs_aliases(event);</span></a>
<a name="3672"><span class="lineNum">    3672 </span>            : </a>
<a name="3673"><span class="lineNum">    3673 </span><span class="lineNoCov">          0 :                 if (event-&gt;attr.sample_type &amp; PERF_SAMPLE_CALLCHAIN)</span></a>
<a name="3674"><span class="lineNum">    3674 </span><span class="lineNoCov">          0 :                         event-&gt;attr.sample_type |= __PERF_SAMPLE_CALLCHAIN_EARLY;</span></a>
<a name="3675"><span class="lineNum">    3675 </span>            :         }</a>
<a name="3676"><span class="lineNum">    3676 </span>            : </a>
<a name="3677"><span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         if (needs_branch_stack(event)) {</span></a>
<a name="3678"><span class="lineNum">    3678 </span><span class="lineNoCov">          0 :                 ret = intel_pmu_setup_lbr_filter(event);</span></a>
<a name="3679"><span class="lineNum">    3679 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="3680"><span class="lineNum">    3680 </span>            :                         return ret;</a>
<a name="3681"><span class="lineNum">    3681 </span><span class="lineNoCov">          0 :                 event-&gt;attach_state |= PERF_ATTACH_SCHED_CB;</span></a>
<a name="3682"><span class="lineNum">    3682 </span>            : </a>
<a name="3683"><span class="lineNum">    3683 </span>            :                 /*</a>
<a name="3684"><span class="lineNum">    3684 </span>            :                  * BTS is set up earlier in this path, so don't account twice</a>
<a name="3685"><span class="lineNum">    3685 </span>            :                  */</a>
<a name="3686"><span class="lineNum">    3686 </span><span class="lineNoCov">          0 :                 if (!unlikely(intel_pmu_has_bts(event))) {</span></a>
<a name="3687"><span class="lineNum">    3687 </span>            :                         /* disallow lbr if conflicting events are present */</a>
<a name="3688"><span class="lineNum">    3688 </span><span class="lineNoCov">          0 :                         if (x86_add_exclusive(x86_lbr_exclusive_lbr))</span></a>
<a name="3689"><span class="lineNum">    3689 </span>            :                                 return -EBUSY;</a>
<a name="3690"><span class="lineNum">    3690 </span>            : </a>
<a name="3691"><span class="lineNum">    3691 </span><span class="lineNoCov">          0 :                         event-&gt;destroy = hw_perf_lbr_event_destroy;</span></a>
<a name="3692"><span class="lineNum">    3692 </span>            :                 }</a>
<a name="3693"><span class="lineNum">    3693 </span>            :         }</a>
<a name="3694"><span class="lineNum">    3694 </span>            : </a>
<a name="3695"><span class="lineNum">    3695 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.aux_output) {</span></a>
<a name="3696"><span class="lineNum">    3696 </span><span class="lineNoCov">          0 :                 if (!event-&gt;attr.precise_ip)</span></a>
<a name="3697"><span class="lineNum">    3697 </span>            :                         return -EINVAL;</a>
<a name="3698"><span class="lineNum">    3698 </span>            : </a>
<a name="3699"><span class="lineNum">    3699 </span><span class="lineNoCov">          0 :                 event-&gt;hw.flags |= PERF_X86_EVENT_PEBS_VIA_PT;</span></a>
<a name="3700"><span class="lineNum">    3700 </span>            :         }</a>
<a name="3701"><span class="lineNum">    3701 </span>            : </a>
<a name="3702"><span class="lineNum">    3702 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.type != PERF_TYPE_RAW)</span></a>
<a name="3703"><span class="lineNum">    3703 </span>            :                 return 0;</a>
<a name="3704"><span class="lineNum">    3704 </span>            : </a>
<a name="3705"><span class="lineNum">    3705 </span>            :         /*</a>
<a name="3706"><span class="lineNum">    3706 </span>            :          * Config Topdown slots and metric events</a>
<a name="3707"><span class="lineNum">    3707 </span>            :          *</a>
<a name="3708"><span class="lineNum">    3708 </span>            :          * The slots event on Fixed Counter 3 can support sampling,</a>
<a name="3709"><span class="lineNum">    3709 </span>            :          * which will be handled normally in x86_perf_event_update().</a>
<a name="3710"><span class="lineNum">    3710 </span>            :          *</a>
<a name="3711"><span class="lineNum">    3711 </span>            :          * Metric events don't support sampling and require being paired</a>
<a name="3712"><span class="lineNum">    3712 </span>            :          * with a slots event as group leader. When the slots event</a>
<a name="3713"><span class="lineNum">    3713 </span>            :          * is used in a metrics group, it too cannot support sampling.</a>
<a name="3714"><span class="lineNum">    3714 </span>            :          */</a>
<a name="3715"><span class="lineNum">    3715 </span><span class="lineNoCov">          0 :         if (x86_pmu.intel_cap.perf_metrics &amp;&amp; is_topdown_event(event)) {</span></a>
<a name="3716"><span class="lineNum">    3716 </span><span class="lineNoCov">          0 :                 if (event-&gt;attr.config1 || event-&gt;attr.config2)</span></a>
<a name="3717"><span class="lineNum">    3717 </span>            :                         return -EINVAL;</a>
<a name="3718"><span class="lineNum">    3718 </span>            : </a>
<a name="3719"><span class="lineNum">    3719 </span>            :                 /*</a>
<a name="3720"><span class="lineNum">    3720 </span>            :                  * The TopDown metrics events and slots event don't</a>
<a name="3721"><span class="lineNum">    3721 </span>            :                  * support any filters.</a>
<a name="3722"><span class="lineNum">    3722 </span>            :                  */</a>
<a name="3723"><span class="lineNum">    3723 </span><span class="lineNoCov">          0 :                 if (event-&gt;attr.config &amp; X86_ALL_EVENT_FLAGS)</span></a>
<a name="3724"><span class="lineNum">    3724 </span>            :                         return -EINVAL;</a>
<a name="3725"><span class="lineNum">    3725 </span>            : </a>
<a name="3726"><span class="lineNum">    3726 </span><span class="lineNoCov">          0 :                 if (is_available_metric_event(event)) {</span></a>
<a name="3727"><span class="lineNum">    3727 </span><span class="lineNoCov">          0 :                         struct perf_event *leader = event-&gt;group_leader;</span></a>
<a name="3728"><span class="lineNum">    3728 </span>            : </a>
<a name="3729"><span class="lineNum">    3729 </span>            :                         /* The metric events don't support sampling. */</a>
<a name="3730"><span class="lineNum">    3730 </span><span class="lineNoCov">          0 :                         if (is_sampling_event(event))</span></a>
<a name="3731"><span class="lineNum">    3731 </span>            :                                 return -EINVAL;</a>
<a name="3732"><span class="lineNum">    3732 </span>            : </a>
<a name="3733"><span class="lineNum">    3733 </span>            :                         /* The metric events require a slots group leader. */</a>
<a name="3734"><span class="lineNum">    3734 </span><span class="lineNoCov">          0 :                         if (!is_slots_event(leader))</span></a>
<a name="3735"><span class="lineNum">    3735 </span>            :                                 return -EINVAL;</a>
<a name="3736"><span class="lineNum">    3736 </span>            : </a>
<a name="3737"><span class="lineNum">    3737 </span>            :                         /*</a>
<a name="3738"><span class="lineNum">    3738 </span>            :                          * The leader/SLOTS must not be a sampling event for</a>
<a name="3739"><span class="lineNum">    3739 </span>            :                          * metric use; hardware requires it starts at 0 when used</a>
<a name="3740"><span class="lineNum">    3740 </span>            :                          * in conjunction with MSR_PERF_METRICS.</a>
<a name="3741"><span class="lineNum">    3741 </span>            :                          */</a>
<a name="3742"><span class="lineNum">    3742 </span><span class="lineNoCov">          0 :                         if (is_sampling_event(leader))</span></a>
<a name="3743"><span class="lineNum">    3743 </span>            :                                 return -EINVAL;</a>
<a name="3744"><span class="lineNum">    3744 </span>            : </a>
<a name="3745"><span class="lineNum">    3745 </span><span class="lineNoCov">          0 :                         event-&gt;event_caps |= PERF_EV_CAP_SIBLING;</span></a>
<a name="3746"><span class="lineNum">    3746 </span>            :                         /*</a>
<a name="3747"><span class="lineNum">    3747 </span>            :                          * Only once we have a METRICs sibling do we</a>
<a name="3748"><span class="lineNum">    3748 </span>            :                          * need TopDown magic.</a>
<a name="3749"><span class="lineNum">    3749 </span>            :                          */</a>
<a name="3750"><span class="lineNum">    3750 </span><span class="lineNoCov">          0 :                         leader-&gt;hw.flags |= PERF_X86_EVENT_TOPDOWN;</span></a>
<a name="3751"><span class="lineNum">    3751 </span><span class="lineNoCov">          0 :                         event-&gt;hw.flags  |= PERF_X86_EVENT_TOPDOWN;</span></a>
<a name="3752"><span class="lineNum">    3752 </span>            :                 }</a>
<a name="3753"><span class="lineNum">    3753 </span>            :         }</a>
<a name="3754"><span class="lineNum">    3754 </span>            : </a>
<a name="3755"><span class="lineNum">    3755 </span>            :         /*</a>
<a name="3756"><span class="lineNum">    3756 </span>            :          * The load latency event X86_CONFIG(.event=0xcd, .umask=0x01) on SPR</a>
<a name="3757"><span class="lineNum">    3757 </span>            :          * doesn't function quite right. As a work-around it needs to always be</a>
<a name="3758"><span class="lineNum">    3758 </span>            :          * co-scheduled with a auxiliary event X86_CONFIG(.event=0x03, .umask=0x82).</a>
<a name="3759"><span class="lineNum">    3759 </span>            :          * The actual count of this second event is irrelevant it just needs</a>
<a name="3760"><span class="lineNum">    3760 </span>            :          * to be active to make the first event function correctly.</a>
<a name="3761"><span class="lineNum">    3761 </span>            :          *</a>
<a name="3762"><span class="lineNum">    3762 </span>            :          * In a group, the auxiliary event must be in front of the load latency</a>
<a name="3763"><span class="lineNum">    3763 </span>            :          * event. The rule is to simplify the implementation of the check.</a>
<a name="3764"><span class="lineNum">    3764 </span>            :          * That's because perf cannot have a complete group at the moment.</a>
<a name="3765"><span class="lineNum">    3765 </span>            :          */</a>
<a name="3766"><span class="lineNum">    3766 </span><span class="lineNoCov">          0 :         if (x86_pmu.flags &amp; PMU_FL_MEM_LOADS_AUX &amp;&amp;</span></a>
<a name="3767"><span class="lineNum">    3767 </span><span class="lineNoCov">          0 :             (event-&gt;attr.sample_type &amp; PERF_SAMPLE_DATA_SRC) &amp;&amp;</span></a>
<a name="3768"><span class="lineNum">    3768 </span><span class="lineNoCov">          0 :             is_mem_loads_event(event)) {</span></a>
<a name="3769"><span class="lineNum">    3769 </span><span class="lineNoCov">          0 :                 struct perf_event *leader = event-&gt;group_leader;</span></a>
<a name="3770"><span class="lineNum">    3770 </span><span class="lineNoCov">          0 :                 struct perf_event *sibling = NULL;</span></a>
<a name="3771"><span class="lineNum">    3771 </span>            : </a>
<a name="3772"><span class="lineNum">    3772 </span><span class="lineNoCov">          0 :                 if (!is_mem_loads_aux_event(leader)) {</span></a>
<a name="3773"><span class="lineNum">    3773 </span><span class="lineNoCov">          0 :                         for_each_sibling_event(sibling, leader) {</span></a>
<a name="3774"><span class="lineNum">    3774 </span><span class="lineNoCov">          0 :                                 if (is_mem_loads_aux_event(sibling))</span></a>
<a name="3775"><span class="lineNum">    3775 </span>            :                                         break;</a>
<a name="3776"><span class="lineNum">    3776 </span>            :                         }</a>
<a name="3777"><span class="lineNum">    3777 </span><span class="lineNoCov">          0 :                         if (list_entry_is_head(sibling, &amp;leader-&gt;sibling_list, sibling_list))</span></a>
<a name="3778"><span class="lineNum">    3778 </span>            :                                 return -ENODATA;</a>
<a name="3779"><span class="lineNum">    3779 </span>            :                 }</a>
<a name="3780"><span class="lineNum">    3780 </span>            :         }</a>
<a name="3781"><span class="lineNum">    3781 </span>            : </a>
<a name="3782"><span class="lineNum">    3782 </span><span class="lineNoCov">          0 :         if (!(event-&gt;attr.config &amp; ARCH_PERFMON_EVENTSEL_ANY))</span></a>
<a name="3783"><span class="lineNum">    3783 </span>            :                 return 0;</a>
<a name="3784"><span class="lineNum">    3784 </span>            : </a>
<a name="3785"><span class="lineNum">    3785 </span><span class="lineNoCov">          0 :         if (x86_pmu.version &lt; 3)</span></a>
<a name="3786"><span class="lineNum">    3786 </span>            :                 return -EINVAL;</a>
<a name="3787"><span class="lineNum">    3787 </span>            : </a>
<a name="3788"><span class="lineNum">    3788 </span><span class="lineNoCov">          0 :         ret = perf_allow_cpu(&amp;event-&gt;attr);</span></a>
<a name="3789"><span class="lineNum">    3789 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="3790"><span class="lineNum">    3790 </span>            :                 return ret;</a>
<a name="3791"><span class="lineNum">    3791 </span>            : </a>
<a name="3792"><span class="lineNum">    3792 </span><span class="lineNoCov">          0 :         event-&gt;hw.config |= ARCH_PERFMON_EVENTSEL_ANY;</span></a>
<a name="3793"><span class="lineNum">    3793 </span>            : </a>
<a name="3794"><span class="lineNum">    3794 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3795"><span class="lineNum">    3795 </span>            : }</a>
<a name="3796"><span class="lineNum">    3796 </span>            : </a>
<a name="3797"><span class="lineNum">    3797 </span><span class="lineNoCov">          0 : static struct perf_guest_switch_msr *intel_guest_get_msrs(int *nr)</span></a>
<a name="3798"><span class="lineNum">    3798 </span>            : {</a>
<a name="3799"><span class="lineNum">    3799 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="3800"><span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         struct perf_guest_switch_msr *arr = cpuc-&gt;guest_switch_msrs;</span></a>
<a name="3801"><span class="lineNum">    3801 </span>            : </a>
<a name="3802"><span class="lineNum">    3802 </span><span class="lineNoCov">          0 :         arr[0].msr = MSR_CORE_PERF_GLOBAL_CTRL;</span></a>
<a name="3803"><span class="lineNum">    3803 </span><span class="lineNoCov">          0 :         arr[0].host = x86_pmu.intel_ctrl &amp; ~cpuc-&gt;intel_ctrl_guest_mask;</span></a>
<a name="3804"><span class="lineNum">    3804 </span><span class="lineNoCov">          0 :         arr[0].guest = x86_pmu.intel_ctrl &amp; ~cpuc-&gt;intel_ctrl_host_mask;</span></a>
<a name="3805"><span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         if (x86_pmu.flags &amp; PMU_FL_PEBS_ALL)</span></a>
<a name="3806"><span class="lineNum">    3806 </span><span class="lineNoCov">          0 :                 arr[0].guest &amp;= ~cpuc-&gt;pebs_enabled;</span></a>
<a name="3807"><span class="lineNum">    3807 </span>            :         else</a>
<a name="3808"><span class="lineNum">    3808 </span><span class="lineNoCov">          0 :                 arr[0].guest &amp;= ~(cpuc-&gt;pebs_enabled &amp; PEBS_COUNTER_MASK);</span></a>
<a name="3809"><span class="lineNum">    3809 </span><span class="lineNoCov">          0 :         *nr = 1;</span></a>
<a name="3810"><span class="lineNum">    3810 </span>            : </a>
<a name="3811"><span class="lineNum">    3811 </span><span class="lineNoCov">          0 :         if (x86_pmu.pebs &amp;&amp; x86_pmu.pebs_no_isolation) {</span></a>
<a name="3812"><span class="lineNum">    3812 </span>            :                 /*</a>
<a name="3813"><span class="lineNum">    3813 </span>            :                  * If PMU counter has PEBS enabled it is not enough to</a>
<a name="3814"><span class="lineNum">    3814 </span>            :                  * disable counter on a guest entry since PEBS memory</a>
<a name="3815"><span class="lineNum">    3815 </span>            :                  * write can overshoot guest entry and corrupt guest</a>
<a name="3816"><span class="lineNum">    3816 </span>            :                  * memory. Disabling PEBS solves the problem.</a>
<a name="3817"><span class="lineNum">    3817 </span>            :                  *</a>
<a name="3818"><span class="lineNum">    3818 </span>            :                  * Don't do this if the CPU already enforces it.</a>
<a name="3819"><span class="lineNum">    3819 </span>            :                  */</a>
<a name="3820"><span class="lineNum">    3820 </span><span class="lineNoCov">          0 :                 arr[1].msr = MSR_IA32_PEBS_ENABLE;</span></a>
<a name="3821"><span class="lineNum">    3821 </span><span class="lineNoCov">          0 :                 arr[1].host = cpuc-&gt;pebs_enabled;</span></a>
<a name="3822"><span class="lineNum">    3822 </span><span class="lineNoCov">          0 :                 arr[1].guest = 0;</span></a>
<a name="3823"><span class="lineNum">    3823 </span><span class="lineNoCov">          0 :                 *nr = 2;</span></a>
<a name="3824"><span class="lineNum">    3824 </span>            :         }</a>
<a name="3825"><span class="lineNum">    3825 </span>            : </a>
<a name="3826"><span class="lineNum">    3826 </span><span class="lineNoCov">          0 :         return arr;</span></a>
<a name="3827"><span class="lineNum">    3827 </span>            : }</a>
<a name="3828"><span class="lineNum">    3828 </span>            : </a>
<a name="3829"><span class="lineNum">    3829 </span><span class="lineNoCov">          0 : static struct perf_guest_switch_msr *core_guest_get_msrs(int *nr)</span></a>
<a name="3830"><span class="lineNum">    3830 </span>            : {</a>
<a name="3831"><span class="lineNum">    3831 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="3832"><span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         struct perf_guest_switch_msr *arr = cpuc-&gt;guest_switch_msrs;</span></a>
<a name="3833"><span class="lineNum">    3833 </span><span class="lineNoCov">          0 :         int idx;</span></a>
<a name="3834"><span class="lineNum">    3834 </span>            : </a>
<a name="3835"><span class="lineNum">    3835 </span><span class="lineNoCov">          0 :         for (idx = 0; idx &lt; x86_pmu.num_counters; idx++)  {</span></a>
<a name="3836"><span class="lineNum">    3836 </span><span class="lineNoCov">          0 :                 struct perf_event *event = cpuc-&gt;events[idx];</span></a>
<a name="3837"><span class="lineNum">    3837 </span>            : </a>
<a name="3838"><span class="lineNum">    3838 </span><span class="lineNoCov">          0 :                 arr[idx].msr = x86_pmu_config_addr(idx);</span></a>
<a name="3839"><span class="lineNum">    3839 </span><span class="lineNoCov">          0 :                 arr[idx].host = arr[idx].guest = 0;</span></a>
<a name="3840"><span class="lineNum">    3840 </span>            : </a>
<a name="3841"><span class="lineNum">    3841 </span><span class="lineNoCov">          0 :                 if (!test_bit(idx, cpuc-&gt;active_mask))</span></a>
<a name="3842"><span class="lineNum">    3842 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="3843"><span class="lineNum">    3843 </span>            : </a>
<a name="3844"><span class="lineNum">    3844 </span><span class="lineNoCov">          0 :                 arr[idx].host = arr[idx].guest =</span></a>
<a name="3845"><span class="lineNum">    3845 </span><span class="lineNoCov">          0 :                         event-&gt;hw.config | ARCH_PERFMON_EVENTSEL_ENABLE;</span></a>
<a name="3846"><span class="lineNum">    3846 </span>            : </a>
<a name="3847"><span class="lineNum">    3847 </span><span class="lineNoCov">          0 :                 if (event-&gt;attr.exclude_host)</span></a>
<a name="3848"><span class="lineNum">    3848 </span><span class="lineNoCov">          0 :                         arr[idx].host &amp;= ~ARCH_PERFMON_EVENTSEL_ENABLE;</span></a>
<a name="3849"><span class="lineNum">    3849 </span><span class="lineNoCov">          0 :                 else if (event-&gt;attr.exclude_guest)</span></a>
<a name="3850"><span class="lineNum">    3850 </span><span class="lineNoCov">          0 :                         arr[idx].guest &amp;= ~ARCH_PERFMON_EVENTSEL_ENABLE;</span></a>
<a name="3851"><span class="lineNum">    3851 </span>            :         }</a>
<a name="3852"><span class="lineNum">    3852 </span>            : </a>
<a name="3853"><span class="lineNum">    3853 </span><span class="lineNoCov">          0 :         *nr = x86_pmu.num_counters;</span></a>
<a name="3854"><span class="lineNum">    3854 </span><span class="lineNoCov">          0 :         return arr;</span></a>
<a name="3855"><span class="lineNum">    3855 </span>            : }</a>
<a name="3856"><span class="lineNum">    3856 </span>            : </a>
<a name="3857"><span class="lineNum">    3857 </span><span class="lineNoCov">          0 : static void core_pmu_enable_event(struct perf_event *event)</span></a>
<a name="3858"><span class="lineNum">    3858 </span>            : {</a>
<a name="3859"><span class="lineNum">    3859 </span><span class="lineNoCov">          0 :         if (!event-&gt;attr.exclude_host)</span></a>
<a name="3860"><span class="lineNum">    3860 </span><span class="lineNoCov">          0 :                 x86_pmu_enable_event(event);</span></a>
<a name="3861"><span class="lineNum">    3861 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3862"><span class="lineNum">    3862 </span>            : </a>
<a name="3863"><span class="lineNum">    3863 </span><span class="lineNoCov">          0 : static void core_pmu_enable_all(int added)</span></a>
<a name="3864"><span class="lineNum">    3864 </span>            : {</a>
<a name="3865"><span class="lineNum">    3865 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="3866"><span class="lineNum">    3866 </span><span class="lineNoCov">          0 :         int idx;</span></a>
<a name="3867"><span class="lineNum">    3867 </span>            : </a>
<a name="3868"><span class="lineNum">    3868 </span><span class="lineNoCov">          0 :         for (idx = 0; idx &lt; x86_pmu.num_counters; idx++) {</span></a>
<a name="3869"><span class="lineNum">    3869 </span><span class="lineNoCov">          0 :                 struct hw_perf_event *hwc = &amp;cpuc-&gt;events[idx]-&gt;hw;</span></a>
<a name="3870"><span class="lineNum">    3870 </span>            : </a>
<a name="3871"><span class="lineNum">    3871 </span><span class="lineNoCov">          0 :                 if (!test_bit(idx, cpuc-&gt;active_mask) ||</span></a>
<a name="3872"><span class="lineNum">    3872 </span><span class="lineNoCov">          0 :                                 cpuc-&gt;events[idx]-&gt;attr.exclude_host)</span></a>
<a name="3873"><span class="lineNum">    3873 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="3874"><span class="lineNum">    3874 </span>            : </a>
<a name="3875"><span class="lineNum">    3875 </span><span class="lineNoCov">          0 :                 __x86_pmu_enable_event(hwc, ARCH_PERFMON_EVENTSEL_ENABLE);</span></a>
<a name="3876"><span class="lineNum">    3876 </span>            :         }</a>
<a name="3877"><span class="lineNum">    3877 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3878"><span class="lineNum">    3878 </span>            : </a>
<a name="3879"><span class="lineNum">    3879 </span><span class="lineNoCov">          0 : static int hsw_hw_config(struct perf_event *event)</span></a>
<a name="3880"><span class="lineNum">    3880 </span>            : {</a>
<a name="3881"><span class="lineNum">    3881 </span><span class="lineNoCov">          0 :         int ret = intel_pmu_hw_config(event);</span></a>
<a name="3882"><span class="lineNum">    3882 </span>            : </a>
<a name="3883"><span class="lineNum">    3883 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="3884"><span class="lineNum">    3884 </span>            :                 return ret;</a>
<a name="3885"><span class="lineNum">    3885 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_RTM) &amp;&amp; !boot_cpu_has(X86_FEATURE_HLE))</span></a>
<a name="3886"><span class="lineNum">    3886 </span>            :                 return 0;</a>
<a name="3887"><span class="lineNum">    3887 </span><span class="lineNoCov">          0 :         event-&gt;hw.config |= event-&gt;attr.config &amp; (HSW_IN_TX|HSW_IN_TX_CHECKPOINTED);</span></a>
<a name="3888"><span class="lineNum">    3888 </span>            : </a>
<a name="3889"><span class="lineNum">    3889 </span>            :         /*</a>
<a name="3890"><span class="lineNum">    3890 </span>            :          * IN_TX/IN_TX-CP filters are not supported by the Haswell PMU with</a>
<a name="3891"><span class="lineNum">    3891 </span>            :          * PEBS or in ANY thread mode. Since the results are non-sensical forbid</a>
<a name="3892"><span class="lineNum">    3892 </span>            :          * this combination.</a>
<a name="3893"><span class="lineNum">    3893 </span>            :          */</a>
<a name="3894"><span class="lineNum">    3894 </span><span class="lineNoCov">          0 :         if ((event-&gt;hw.config &amp; (HSW_IN_TX|HSW_IN_TX_CHECKPOINTED)) &amp;&amp;</span></a>
<a name="3895"><span class="lineNum">    3895 </span><span class="lineNoCov">          0 :              ((event-&gt;hw.config &amp; ARCH_PERFMON_EVENTSEL_ANY) ||</span></a>
<a name="3896"><span class="lineNum">    3896 </span><span class="lineNoCov">          0 :               event-&gt;attr.precise_ip &gt; 0))</span></a>
<a name="3897"><span class="lineNum">    3897 </span>            :                 return -EOPNOTSUPP;</a>
<a name="3898"><span class="lineNum">    3898 </span>            : </a>
<a name="3899"><span class="lineNum">    3899 </span><span class="lineNoCov">          0 :         if (event_is_checkpointed(event)) {</span></a>
<a name="3900"><span class="lineNum">    3900 </span>            :                 /*</a>
<a name="3901"><span class="lineNum">    3901 </span>            :                  * Sampling of checkpointed events can cause situations where</a>
<a name="3902"><span class="lineNum">    3902 </span>            :                  * the CPU constantly aborts because of a overflow, which is</a>
<a name="3903"><span class="lineNum">    3903 </span>            :                  * then checkpointed back and ignored. Forbid checkpointing</a>
<a name="3904"><span class="lineNum">    3904 </span>            :                  * for sampling.</a>
<a name="3905"><span class="lineNum">    3905 </span>            :                  *</a>
<a name="3906"><span class="lineNum">    3906 </span>            :                  * But still allow a long sampling period, so that perf stat</a>
<a name="3907"><span class="lineNum">    3907 </span>            :                  * from KVM works.</a>
<a name="3908"><span class="lineNum">    3908 </span>            :                  */</a>
<a name="3909"><span class="lineNum">    3909 </span><span class="lineNoCov">          0 :                 if (event-&gt;attr.sample_period &gt; 0 &amp;&amp;</span></a>
<a name="3910"><span class="lineNum">    3910 </span>            :                     event-&gt;attr.sample_period &lt; 0x7fffffff)</a>
<a name="3911"><span class="lineNum">    3911 </span><span class="lineNoCov">          0 :                         return -EOPNOTSUPP;</span></a>
<a name="3912"><span class="lineNum">    3912 </span>            :         }</a>
<a name="3913"><span class="lineNum">    3913 </span>            :         return 0;</a>
<a name="3914"><span class="lineNum">    3914 </span>            : }</a>
<a name="3915"><span class="lineNum">    3915 </span>            : </a>
<a name="3916"><span class="lineNum">    3916 </span>            : static struct event_constraint counter0_constraint =</a>
<a name="3917"><span class="lineNum">    3917 </span>            :                         INTEL_ALL_EVENT_CONSTRAINT(0, 0x1);</a>
<a name="3918"><span class="lineNum">    3918 </span>            : </a>
<a name="3919"><span class="lineNum">    3919 </span>            : static struct event_constraint counter2_constraint =</a>
<a name="3920"><span class="lineNum">    3920 </span>            :                         EVENT_CONSTRAINT(0, 0x4, 0);</a>
<a name="3921"><span class="lineNum">    3921 </span>            : </a>
<a name="3922"><span class="lineNum">    3922 </span>            : static struct event_constraint fixed0_constraint =</a>
<a name="3923"><span class="lineNum">    3923 </span>            :                         FIXED_EVENT_CONSTRAINT(0x00c0, 0);</a>
<a name="3924"><span class="lineNum">    3924 </span>            : </a>
<a name="3925"><span class="lineNum">    3925 </span>            : static struct event_constraint fixed0_counter0_constraint =</a>
<a name="3926"><span class="lineNum">    3926 </span>            :                         INTEL_ALL_EVENT_CONSTRAINT(0, 0x100000001ULL);</a>
<a name="3927"><span class="lineNum">    3927 </span>            : </a>
<a name="3928"><span class="lineNum">    3928 </span>            : static struct event_constraint *</a>
<a name="3929"><span class="lineNum">    3929 </span><span class="lineNoCov">          0 : hsw_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="3930"><span class="lineNum">    3930 </span>            :                           struct perf_event *event)</a>
<a name="3931"><span class="lineNum">    3931 </span>            : {</a>
<a name="3932"><span class="lineNum">    3932 </span><span class="lineNoCov">          0 :         struct event_constraint *c;</span></a>
<a name="3933"><span class="lineNum">    3933 </span>            : </a>
<a name="3934"><span class="lineNum">    3934 </span><span class="lineNoCov">          0 :         c = intel_get_event_constraints(cpuc, idx, event);</span></a>
<a name="3935"><span class="lineNum">    3935 </span>            : </a>
<a name="3936"><span class="lineNum">    3936 </span>            :         /* Handle special quirk on in_tx_checkpointed only in counter 2 */</a>
<a name="3937"><span class="lineNum">    3937 </span><span class="lineNoCov">          0 :         if (event-&gt;hw.config &amp; HSW_IN_TX_CHECKPOINTED) {</span></a>
<a name="3938"><span class="lineNum">    3938 </span><span class="lineNoCov">          0 :                 if (c-&gt;idxmsk64 &amp; (1U &lt;&lt; 2))</span></a>
<a name="3939"><span class="lineNum">    3939 </span>            :                         return &amp;counter2_constraint;</a>
<a name="3940"><span class="lineNum">    3940 </span><span class="lineNoCov">          0 :                 return &amp;emptyconstraint;</span></a>
<a name="3941"><span class="lineNum">    3941 </span>            :         }</a>
<a name="3942"><span class="lineNum">    3942 </span>            : </a>
<a name="3943"><span class="lineNum">    3943 </span>            :         return c;</a>
<a name="3944"><span class="lineNum">    3944 </span>            : }</a>
<a name="3945"><span class="lineNum">    3945 </span>            : </a>
<a name="3946"><span class="lineNum">    3946 </span>            : static struct event_constraint *</a>
<a name="3947"><span class="lineNum">    3947 </span><span class="lineNoCov">          0 : icl_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="3948"><span class="lineNum">    3948 </span>            :                           struct perf_event *event)</a>
<a name="3949"><span class="lineNum">    3949 </span>            : {</a>
<a name="3950"><span class="lineNum">    3950 </span>            :         /*</a>
<a name="3951"><span class="lineNum">    3951 </span>            :          * Fixed counter 0 has less skid.</a>
<a name="3952"><span class="lineNum">    3952 </span>            :          * Force instruction:ppp in Fixed counter 0</a>
<a name="3953"><span class="lineNum">    3953 </span>            :          */</a>
<a name="3954"><span class="lineNum">    3954 </span><span class="lineNoCov">          0 :         if ((event-&gt;attr.precise_ip == 3) &amp;&amp;</span></a>
<a name="3955"><span class="lineNum">    3955 </span><span class="lineNoCov">          0 :             constraint_match(&amp;fixed0_constraint, event-&gt;hw.config))</span></a>
<a name="3956"><span class="lineNum">    3956 </span>            :                 return &amp;fixed0_constraint;</a>
<a name="3957"><span class="lineNum">    3957 </span>            : </a>
<a name="3958"><span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         return hsw_get_event_constraints(cpuc, idx, event);</span></a>
<a name="3959"><span class="lineNum">    3959 </span>            : }</a>
<a name="3960"><span class="lineNum">    3960 </span>            : </a>
<a name="3961"><span class="lineNum">    3961 </span>            : static struct event_constraint *</a>
<a name="3962"><span class="lineNum">    3962 </span><span class="lineNoCov">          0 : spr_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="3963"><span class="lineNum">    3963 </span>            :                           struct perf_event *event)</a>
<a name="3964"><span class="lineNum">    3964 </span>            : {</a>
<a name="3965"><span class="lineNum">    3965 </span><span class="lineNoCov">          0 :         struct event_constraint *c;</span></a>
<a name="3966"><span class="lineNum">    3966 </span>            : </a>
<a name="3967"><span class="lineNum">    3967 </span><span class="lineNoCov">          0 :         c = icl_get_event_constraints(cpuc, idx, event);</span></a>
<a name="3968"><span class="lineNum">    3968 </span>            : </a>
<a name="3969"><span class="lineNum">    3969 </span>            :         /*</a>
<a name="3970"><span class="lineNum">    3970 </span>            :          * The :ppp indicates the Precise Distribution (PDist) facility, which</a>
<a name="3971"><span class="lineNum">    3971 </span>            :          * is only supported on the GP counter 0. If a :ppp event which is not</a>
<a name="3972"><span class="lineNum">    3972 </span>            :          * available on the GP counter 0, error out.</a>
<a name="3973"><span class="lineNum">    3973 </span>            :          */</a>
<a name="3974"><span class="lineNum">    3974 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip == 3) {</span></a>
<a name="3975"><span class="lineNum">    3975 </span><span class="lineNoCov">          0 :                 if (c-&gt;idxmsk64 &amp; BIT_ULL(0))</span></a>
<a name="3976"><span class="lineNum">    3976 </span>            :                         return &amp;counter0_constraint;</a>
<a name="3977"><span class="lineNum">    3977 </span>            : </a>
<a name="3978"><span class="lineNum">    3978 </span><span class="lineNoCov">          0 :                 return &amp;emptyconstraint;</span></a>
<a name="3979"><span class="lineNum">    3979 </span>            :         }</a>
<a name="3980"><span class="lineNum">    3980 </span>            : </a>
<a name="3981"><span class="lineNum">    3981 </span>            :         return c;</a>
<a name="3982"><span class="lineNum">    3982 </span>            : }</a>
<a name="3983"><span class="lineNum">    3983 </span>            : </a>
<a name="3984"><span class="lineNum">    3984 </span>            : static struct event_constraint *</a>
<a name="3985"><span class="lineNum">    3985 </span><span class="lineNoCov">          0 : glp_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="3986"><span class="lineNum">    3986 </span>            :                           struct perf_event *event)</a>
<a name="3987"><span class="lineNum">    3987 </span>            : {</a>
<a name="3988"><span class="lineNum">    3988 </span><span class="lineNoCov">          0 :         struct event_constraint *c;</span></a>
<a name="3989"><span class="lineNum">    3989 </span>            : </a>
<a name="3990"><span class="lineNum">    3990 </span>            :         /* :ppp means to do reduced skid PEBS which is PMC0 only. */</a>
<a name="3991"><span class="lineNum">    3991 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip == 3)</span></a>
<a name="3992"><span class="lineNum">    3992 </span>            :                 return &amp;counter0_constraint;</a>
<a name="3993"><span class="lineNum">    3993 </span>            : </a>
<a name="3994"><span class="lineNum">    3994 </span><span class="lineNoCov">          0 :         c = intel_get_event_constraints(cpuc, idx, event);</span></a>
<a name="3995"><span class="lineNum">    3995 </span>            : </a>
<a name="3996"><span class="lineNum">    3996 </span><span class="lineNoCov">          0 :         return c;</span></a>
<a name="3997"><span class="lineNum">    3997 </span>            : }</a>
<a name="3998"><span class="lineNum">    3998 </span>            : </a>
<a name="3999"><span class="lineNum">    3999 </span>            : static struct event_constraint *</a>
<a name="4000"><span class="lineNum">    4000 </span><span class="lineNoCov">          0 : tnt_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="4001"><span class="lineNum">    4001 </span>            :                           struct perf_event *event)</a>
<a name="4002"><span class="lineNum">    4002 </span>            : {</a>
<a name="4003"><span class="lineNum">    4003 </span><span class="lineNoCov">          0 :         struct event_constraint *c;</span></a>
<a name="4004"><span class="lineNum">    4004 </span>            : </a>
<a name="4005"><span class="lineNum">    4005 </span>            :         /*</a>
<a name="4006"><span class="lineNum">    4006 </span>            :          * :ppp means to do reduced skid PEBS,</a>
<a name="4007"><span class="lineNum">    4007 </span>            :          * which is available on PMC0 and fixed counter 0.</a>
<a name="4008"><span class="lineNum">    4008 </span>            :          */</a>
<a name="4009"><span class="lineNum">    4009 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip == 3) {</span></a>
<a name="4010"><span class="lineNum">    4010 </span>            :                 /* Force instruction:ppp on PMC0 and Fixed counter 0 */</a>
<a name="4011"><span class="lineNum">    4011 </span><span class="lineNoCov">          0 :                 if (constraint_match(&amp;fixed0_constraint, event-&gt;hw.config))</span></a>
<a name="4012"><span class="lineNum">    4012 </span>            :                         return &amp;fixed0_counter0_constraint;</a>
<a name="4013"><span class="lineNum">    4013 </span>            : </a>
<a name="4014"><span class="lineNum">    4014 </span><span class="lineNoCov">          0 :                 return &amp;counter0_constraint;</span></a>
<a name="4015"><span class="lineNum">    4015 </span>            :         }</a>
<a name="4016"><span class="lineNum">    4016 </span>            : </a>
<a name="4017"><span class="lineNum">    4017 </span><span class="lineNoCov">          0 :         c = intel_get_event_constraints(cpuc, idx, event);</span></a>
<a name="4018"><span class="lineNum">    4018 </span>            : </a>
<a name="4019"><span class="lineNum">    4019 </span><span class="lineNoCov">          0 :         return c;</span></a>
<a name="4020"><span class="lineNum">    4020 </span>            : }</a>
<a name="4021"><span class="lineNum">    4021 </span>            : </a>
<a name="4022"><span class="lineNum">    4022 </span>            : static bool allow_tsx_force_abort = true;</a>
<a name="4023"><span class="lineNum">    4023 </span>            : </a>
<a name="4024"><span class="lineNum">    4024 </span>            : static struct event_constraint *</a>
<a name="4025"><span class="lineNum">    4025 </span><span class="lineNoCov">          0 : tfa_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</span></a>
<a name="4026"><span class="lineNum">    4026 </span>            :                           struct perf_event *event)</a>
<a name="4027"><span class="lineNum">    4027 </span>            : {</a>
<a name="4028"><span class="lineNum">    4028 </span><span class="lineNoCov">          0 :         struct event_constraint *c = hsw_get_event_constraints(cpuc, idx, event);</span></a>
<a name="4029"><span class="lineNum">    4029 </span>            : </a>
<a name="4030"><span class="lineNum">    4030 </span>            :         /*</a>
<a name="4031"><span class="lineNum">    4031 </span>            :          * Without TFA we must not use PMC3.</a>
<a name="4032"><span class="lineNum">    4032 </span>            :          */</a>
<a name="4033"><span class="lineNum">    4033 </span><span class="lineNoCov">          0 :         if (!allow_tsx_force_abort &amp;&amp; test_bit(3, c-&gt;idxmsk)) {</span></a>
<a name="4034"><span class="lineNum">    4034 </span><span class="lineNoCov">          0 :                 c = dyn_constraint(cpuc, c, idx);</span></a>
<a name="4035"><span class="lineNum">    4035 </span><span class="lineNoCov">          0 :                 c-&gt;idxmsk64 &amp;= ~(1ULL &lt;&lt; 3);</span></a>
<a name="4036"><span class="lineNum">    4036 </span><span class="lineNoCov">          0 :                 c-&gt;weight--;</span></a>
<a name="4037"><span class="lineNum">    4037 </span>            :         }</a>
<a name="4038"><span class="lineNum">    4038 </span>            : </a>
<a name="4039"><span class="lineNum">    4039 </span><span class="lineNoCov">          0 :         return c;</span></a>
<a name="4040"><span class="lineNum">    4040 </span>            : }</a>
<a name="4041"><span class="lineNum">    4041 </span>            : </a>
<a name="4042"><span class="lineNum">    4042 </span>            : /*</a>
<a name="4043"><span class="lineNum">    4043 </span>            :  * Broadwell:</a>
<a name="4044"><span class="lineNum">    4044 </span>            :  *</a>
<a name="4045"><span class="lineNum">    4045 </span>            :  * The INST_RETIRED.ALL period always needs to have lowest 6 bits cleared</a>
<a name="4046"><span class="lineNum">    4046 </span>            :  * (BDM55) and it must not use a period smaller than 100 (BDM11). We combine</a>
<a name="4047"><span class="lineNum">    4047 </span>            :  * the two to enforce a minimum period of 128 (the smallest value that has bits</a>
<a name="4048"><span class="lineNum">    4048 </span>            :  * 0-5 cleared and &gt;= 100).</a>
<a name="4049"><span class="lineNum">    4049 </span>            :  *</a>
<a name="4050"><span class="lineNum">    4050 </span>            :  * Because of how the code in x86_perf_event_set_period() works, the truncation</a>
<a name="4051"><span class="lineNum">    4051 </span>            :  * of the lower 6 bits is 'harmless' as we'll occasionally add a longer period</a>
<a name="4052"><span class="lineNum">    4052 </span>            :  * to make up for the 'lost' events due to carrying the 'error' in period_left.</a>
<a name="4053"><span class="lineNum">    4053 </span>            :  *</a>
<a name="4054"><span class="lineNum">    4054 </span>            :  * Therefore the effective (average) period matches the requested period,</a>
<a name="4055"><span class="lineNum">    4055 </span>            :  * despite coarser hardware granularity.</a>
<a name="4056"><span class="lineNum">    4056 </span>            :  */</a>
<a name="4057"><span class="lineNum">    4057 </span><span class="lineNoCov">          0 : static u64 bdw_limit_period(struct perf_event *event, u64 left)</span></a>
<a name="4058"><span class="lineNum">    4058 </span>            : {</a>
<a name="4059"><span class="lineNum">    4059 </span><span class="lineNoCov">          0 :         if ((event-&gt;hw.config &amp; INTEL_ARCH_EVENT_MASK) ==</span></a>
<a name="4060"><span class="lineNum">    4060 </span>            :                         X86_CONFIG(.event=0xc0, .umask=0x01)) {</a>
<a name="4061"><span class="lineNum">    4061 </span><span class="lineNoCov">          0 :                 if (left &lt; 128)</span></a>
<a name="4062"><span class="lineNum">    4062 </span>            :                         left = 128;</a>
<a name="4063"><span class="lineNum">    4063 </span><span class="lineNoCov">          0 :                 left &amp;= ~0x3fULL;</span></a>
<a name="4064"><span class="lineNum">    4064 </span>            :         }</a>
<a name="4065"><span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         return left;</span></a>
<a name="4066"><span class="lineNum">    4066 </span>            : }</a>
<a name="4067"><span class="lineNum">    4067 </span>            : </a>
<a name="4068"><span class="lineNum">    4068 </span><span class="lineNoCov">          0 : static u64 nhm_limit_period(struct perf_event *event, u64 left)</span></a>
<a name="4069"><span class="lineNum">    4069 </span>            : {</a>
<a name="4070"><span class="lineNum">    4070 </span><span class="lineNoCov">          0 :         return max(left, 32ULL);</span></a>
<a name="4071"><span class="lineNum">    4071 </span>            : }</a>
<a name="4072"><span class="lineNum">    4072 </span>            : </a>
<a name="4073"><span class="lineNum">    4073 </span><span class="lineNoCov">          0 : static u64 spr_limit_period(struct perf_event *event, u64 left)</span></a>
<a name="4074"><span class="lineNum">    4074 </span>            : {</a>
<a name="4075"><span class="lineNum">    4075 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.precise_ip == 3)</span></a>
<a name="4076"><span class="lineNum">    4076 </span><span class="lineNoCov">          0 :                 return max(left, 128ULL);</span></a>
<a name="4077"><span class="lineNum">    4077 </span>            : </a>
<a name="4078"><span class="lineNum">    4078 </span>            :         return left;</a>
<a name="4079"><span class="lineNum">    4079 </span>            : }</a>
<a name="4080"><span class="lineNum">    4080 </span>            : </a>
<a name="4081"><span class="lineNum">    4081 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(event,  &quot;config:0-7&quot;  );</span></a>
<a name="4082"><span class="lineNum">    4082 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(umask,  &quot;config:8-15&quot; );</span></a>
<a name="4083"><span class="lineNum">    4083 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(edge,   &quot;config:18&quot;   );</span></a>
<a name="4084"><span class="lineNum">    4084 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(pc,     &quot;config:19&quot;   );</span></a>
<a name="4085"><span class="lineNum">    4085 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(any,    &quot;config:21&quot;   ); /* v3 + */</span></a>
<a name="4086"><span class="lineNum">    4086 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(inv,    &quot;config:23&quot;   );</span></a>
<a name="4087"><span class="lineNum">    4087 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(cmask,  &quot;config:24-31&quot;        );</span></a>
<a name="4088"><span class="lineNum">    4088 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(in_tx,  &quot;config:32&quot;);</span></a>
<a name="4089"><span class="lineNum">    4089 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(in_tx_cp, &quot;config:33&quot;);</span></a>
<a name="4090"><span class="lineNum">    4090 </span>            : </a>
<a name="4091"><span class="lineNum">    4091 </span>            : static struct attribute *intel_arch_formats_attr[] = {</a>
<a name="4092"><span class="lineNum">    4092 </span>            :         &amp;format_attr_event.attr,</a>
<a name="4093"><span class="lineNum">    4093 </span>            :         &amp;format_attr_umask.attr,</a>
<a name="4094"><span class="lineNum">    4094 </span>            :         &amp;format_attr_edge.attr,</a>
<a name="4095"><span class="lineNum">    4095 </span>            :         &amp;format_attr_pc.attr,</a>
<a name="4096"><span class="lineNum">    4096 </span>            :         &amp;format_attr_inv.attr,</a>
<a name="4097"><span class="lineNum">    4097 </span>            :         &amp;format_attr_cmask.attr,</a>
<a name="4098"><span class="lineNum">    4098 </span>            :         NULL,</a>
<a name="4099"><span class="lineNum">    4099 </span>            : };</a>
<a name="4100"><span class="lineNum">    4100 </span>            : </a>
<a name="4101"><span class="lineNum">    4101 </span><span class="lineNoCov">          0 : ssize_t intel_event_sysfs_show(char *page, u64 config)</span></a>
<a name="4102"><span class="lineNum">    4102 </span>            : {</a>
<a name="4103"><span class="lineNum">    4103 </span><span class="lineNoCov">          0 :         u64 event = (config &amp; ARCH_PERFMON_EVENTSEL_EVENT);</span></a>
<a name="4104"><span class="lineNum">    4104 </span>            : </a>
<a name="4105"><span class="lineNum">    4105 </span><span class="lineNoCov">          0 :         return x86_event_sysfs_show(page, config, event);</span></a>
<a name="4106"><span class="lineNum">    4106 </span>            : }</a>
<a name="4107"><span class="lineNum">    4107 </span>            : </a>
<a name="4108"><span class="lineNum">    4108 </span><span class="lineCov">          4 : static struct intel_shared_regs *allocate_shared_regs(int cpu)</span></a>
<a name="4109"><span class="lineNum">    4109 </span>            : {</a>
<a name="4110"><span class="lineNum">    4110 </span><span class="lineCov">          4 :         struct intel_shared_regs *regs;</span></a>
<a name="4111"><span class="lineNum">    4111 </span><span class="lineCov">          4 :         int i;</span></a>
<a name="4112"><span class="lineNum">    4112 </span>            : </a>
<a name="4113"><span class="lineNum">    4113 </span><span class="lineCov">          4 :         regs = kzalloc_node(sizeof(struct intel_shared_regs),</span></a>
<a name="4114"><span class="lineNum">    4114 </span>            :                             GFP_KERNEL, cpu_to_node(cpu));</a>
<a name="4115"><span class="lineNum">    4115 </span><span class="lineCov">          4 :         if (regs) {</span></a>
<a name="4116"><span class="lineNum">    4116 </span>            :                 /*</a>
<a name="4117"><span class="lineNum">    4117 </span>            :                  * initialize the locks to keep lockdep happy</a>
<a name="4118"><span class="lineNum">    4118 </span>            :                  */</a>
<a name="4119"><span class="lineNum">    4119 </span><span class="lineCov">         24 :                 for (i = 0; i &lt; EXTRA_REG_MAX; i++)</span></a>
<a name="4120"><span class="lineNum">    4120 </span><span class="lineCov">         20 :                         raw_spin_lock_init(&amp;regs-&gt;regs[i].lock);</span></a>
<a name="4121"><span class="lineNum">    4121 </span>            : </a>
<a name="4122"><span class="lineNum">    4122 </span><span class="lineCov">          4 :                 regs-&gt;core_id = -1;</span></a>
<a name="4123"><span class="lineNum">    4123 </span>            :         }</a>
<a name="4124"><span class="lineNum">    4124 </span><span class="lineCov">          4 :         return regs;</span></a>
<a name="4125"><span class="lineNum">    4125 </span>            : }</a>
<a name="4126"><span class="lineNum">    4126 </span>            : </a>
<a name="4127"><span class="lineNum">    4127 </span><span class="lineCov">          4 : static struct intel_excl_cntrs *allocate_excl_cntrs(int cpu)</span></a>
<a name="4128"><span class="lineNum">    4128 </span>            : {</a>
<a name="4129"><span class="lineNum">    4129 </span><span class="lineCov">          4 :         struct intel_excl_cntrs *c;</span></a>
<a name="4130"><span class="lineNum">    4130 </span>            : </a>
<a name="4131"><span class="lineNum">    4131 </span><span class="lineCov">          4 :         c = kzalloc_node(sizeof(struct intel_excl_cntrs),</span></a>
<a name="4132"><span class="lineNum">    4132 </span>            :                          GFP_KERNEL, cpu_to_node(cpu));</a>
<a name="4133"><span class="lineNum">    4133 </span><span class="lineCov">          4 :         if (c) {</span></a>
<a name="4134"><span class="lineNum">    4134 </span><span class="lineCov">          4 :                 raw_spin_lock_init(&amp;c-&gt;lock);</span></a>
<a name="4135"><span class="lineNum">    4135 </span><span class="lineCov">          4 :                 c-&gt;core_id = -1;</span></a>
<a name="4136"><span class="lineNum">    4136 </span>            :         }</a>
<a name="4137"><span class="lineNum">    4137 </span><span class="lineCov">          4 :         return c;</span></a>
<a name="4138"><span class="lineNum">    4138 </span>            : }</a>
<a name="4139"><span class="lineNum">    4139 </span>            : </a>
<a name="4140"><span class="lineNum">    4140 </span>            : </a>
<a name="4141"><span class="lineNum">    4141 </span><span class="lineCov">          4 : int intel_cpuc_prepare(struct cpu_hw_events *cpuc, int cpu)</span></a>
<a name="4142"><span class="lineNum">    4142 </span>            : {</a>
<a name="4143"><span class="lineNum">    4143 </span><span class="lineCov">          4 :         cpuc-&gt;pebs_record_size = x86_pmu.pebs_record_size;</span></a>
<a name="4144"><span class="lineNum">    4144 </span>            : </a>
<a name="4145"><span class="lineNum">    4145 </span><span class="lineCov">          4 :         if (x86_pmu.extra_regs || x86_pmu.lbr_sel_map) {</span></a>
<a name="4146"><span class="lineNum">    4146 </span><span class="lineCov">          4 :                 cpuc-&gt;shared_regs = allocate_shared_regs(cpu);</span></a>
<a name="4147"><span class="lineNum">    4147 </span><span class="lineCov">          4 :                 if (!cpuc-&gt;shared_regs)</span></a>
<a name="4148"><span class="lineNum">    4148 </span><span class="lineNoCov">          0 :                         goto err;</span></a>
<a name="4149"><span class="lineNum">    4149 </span>            :         }</a>
<a name="4150"><span class="lineNum">    4150 </span>            : </a>
<a name="4151"><span class="lineNum">    4151 </span><span class="lineCov">          4 :         if (x86_pmu.flags &amp; (PMU_FL_EXCL_CNTRS | PMU_FL_TFA)) {</span></a>
<a name="4152"><span class="lineNum">    4152 </span><span class="lineCov">          4 :                 size_t sz = X86_PMC_IDX_MAX * sizeof(struct event_constraint);</span></a>
<a name="4153"><span class="lineNum">    4153 </span>            : </a>
<a name="4154"><span class="lineNum">    4154 </span><span class="lineCov">          4 :                 cpuc-&gt;constraint_list = kzalloc_node(sz, GFP_KERNEL, cpu_to_node(cpu));</span></a>
<a name="4155"><span class="lineNum">    4155 </span><span class="lineCov">          4 :                 if (!cpuc-&gt;constraint_list)</span></a>
<a name="4156"><span class="lineNum">    4156 </span><span class="lineNoCov">          0 :                         goto err_shared_regs;</span></a>
<a name="4157"><span class="lineNum">    4157 </span>            :         }</a>
<a name="4158"><span class="lineNum">    4158 </span>            : </a>
<a name="4159"><span class="lineNum">    4159 </span><span class="lineCov">          4 :         if (x86_pmu.flags &amp; PMU_FL_EXCL_CNTRS) {</span></a>
<a name="4160"><span class="lineNum">    4160 </span><span class="lineCov">          4 :                 cpuc-&gt;excl_cntrs = allocate_excl_cntrs(cpu);</span></a>
<a name="4161"><span class="lineNum">    4161 </span><span class="lineCov">          4 :                 if (!cpuc-&gt;excl_cntrs)</span></a>
<a name="4162"><span class="lineNum">    4162 </span><span class="lineNoCov">          0 :                         goto err_constraint_list;</span></a>
<a name="4163"><span class="lineNum">    4163 </span>            : </a>
<a name="4164"><span class="lineNum">    4164 </span><span class="lineCov">          4 :                 cpuc-&gt;excl_thread_id = 0;</span></a>
<a name="4165"><span class="lineNum">    4165 </span>            :         }</a>
<a name="4166"><span class="lineNum">    4166 </span>            : </a>
<a name="4167"><span class="lineNum">    4167 </span>            :         return 0;</a>
<a name="4168"><span class="lineNum">    4168 </span>            : </a>
<a name="4169"><span class="lineNum">    4169 </span><span class="lineNoCov">          0 : err_constraint_list:</span></a>
<a name="4170"><span class="lineNum">    4170 </span><span class="lineNoCov">          0 :         kfree(cpuc-&gt;constraint_list);</span></a>
<a name="4171"><span class="lineNum">    4171 </span><span class="lineNoCov">          0 :         cpuc-&gt;constraint_list = NULL;</span></a>
<a name="4172"><span class="lineNum">    4172 </span>            : </a>
<a name="4173"><span class="lineNum">    4173 </span><span class="lineNoCov">          0 : err_shared_regs:</span></a>
<a name="4174"><span class="lineNum">    4174 </span><span class="lineNoCov">          0 :         kfree(cpuc-&gt;shared_regs);</span></a>
<a name="4175"><span class="lineNum">    4175 </span><span class="lineNoCov">          0 :         cpuc-&gt;shared_regs = NULL;</span></a>
<a name="4176"><span class="lineNum">    4176 </span>            : </a>
<a name="4177"><span class="lineNum">    4177 </span>            : err:</a>
<a name="4178"><span class="lineNum">    4178 </span>            :         return -ENOMEM;</a>
<a name="4179"><span class="lineNum">    4179 </span>            : }</a>
<a name="4180"><span class="lineNum">    4180 </span>            : </a>
<a name="4181"><span class="lineNum">    4181 </span><span class="lineCov">          4 : static int intel_pmu_cpu_prepare(int cpu)</span></a>
<a name="4182"><span class="lineNum">    4182 </span>            : {</a>
<a name="4183"><span class="lineNum">    4183 </span><span class="lineCov">          4 :         return intel_cpuc_prepare(&amp;per_cpu(cpu_hw_events, cpu), cpu);</span></a>
<a name="4184"><span class="lineNum">    4184 </span>            : }</a>
<a name="4185"><span class="lineNum">    4185 </span>            : </a>
<a name="4186"><span class="lineNum">    4186 </span><span class="lineCov">          4 : static void flip_smm_bit(void *data)</span></a>
<a name="4187"><span class="lineNum">    4187 </span>            : {</a>
<a name="4188"><span class="lineNum">    4188 </span><span class="lineCov">          4 :         unsigned long set = *(unsigned long *)data;</span></a>
<a name="4189"><span class="lineNum">    4189 </span>            : </a>
<a name="4190"><span class="lineNum">    4190 </span><span class="lineCov">          4 :         if (set &gt; 0) {</span></a>
<a name="4191"><span class="lineNum">    4191 </span><span class="lineNoCov">          0 :                 msr_set_bit(MSR_IA32_DEBUGCTLMSR,</span></a>
<a name="4192"><span class="lineNum">    4192 </span>            :                             DEBUGCTLMSR_FREEZE_IN_SMM_BIT);</a>
<a name="4193"><span class="lineNum">    4193 </span>            :         } else {</a>
<a name="4194"><span class="lineNum">    4194 </span><span class="lineCov">          4 :                 msr_clear_bit(MSR_IA32_DEBUGCTLMSR,</span></a>
<a name="4195"><span class="lineNum">    4195 </span>            :                               DEBUGCTLMSR_FREEZE_IN_SMM_BIT);</a>
<a name="4196"><span class="lineNum">    4196 </span>            :         }</a>
<a name="4197"><span class="lineNum">    4197 </span><span class="lineCov">          4 : }</span></a>
<a name="4198"><span class="lineNum">    4198 </span>            : </a>
<a name="4199"><span class="lineNum">    4199 </span><span class="lineCov">          4 : static void intel_pmu_cpu_starting(int cpu)</span></a>
<a name="4200"><span class="lineNum">    4200 </span>            : {</a>
<a name="4201"><span class="lineNum">    4201 </span><span class="lineCov">          4 :         struct cpu_hw_events *cpuc = &amp;per_cpu(cpu_hw_events, cpu);</span></a>
<a name="4202"><span class="lineNum">    4202 </span><span class="lineCov">          4 :         int core_id = topology_core_id(cpu);</span></a>
<a name="4203"><span class="lineNum">    4203 </span><span class="lineCov">          4 :         int i;</span></a>
<a name="4204"><span class="lineNum">    4204 </span>            : </a>
<a name="4205"><span class="lineNum">    4205 </span><span class="lineCov">          4 :         init_debug_store_on_cpu(cpu);</span></a>
<a name="4206"><span class="lineNum">    4206 </span>            :         /*</a>
<a name="4207"><span class="lineNum">    4207 </span>            :          * Deal with CPUs that don't clear their LBRs on power-up.</a>
<a name="4208"><span class="lineNum">    4208 </span>            :          */</a>
<a name="4209"><span class="lineNum">    4209 </span><span class="lineCov">          4 :         intel_pmu_lbr_reset();</span></a>
<a name="4210"><span class="lineNum">    4210 </span>            : </a>
<a name="4211"><span class="lineNum">    4211 </span><span class="lineCov">          4 :         cpuc-&gt;lbr_sel = NULL;</span></a>
<a name="4212"><span class="lineNum">    4212 </span>            : </a>
<a name="4213"><span class="lineNum">    4213 </span><span class="lineCov">          4 :         if (x86_pmu.flags &amp; PMU_FL_TFA) {</span></a>
<a name="4214"><span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                 WARN_ON_ONCE(cpuc-&gt;tfa_shadow);</span></a>
<a name="4215"><span class="lineNum">    4215 </span><span class="lineNoCov">          0 :                 cpuc-&gt;tfa_shadow = ~0ULL;</span></a>
<a name="4216"><span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                 intel_set_tfa(cpuc, false);</span></a>
<a name="4217"><span class="lineNum">    4217 </span>            :         }</a>
<a name="4218"><span class="lineNum">    4218 </span>            : </a>
<a name="4219"><span class="lineNum">    4219 </span><span class="lineCov">          4 :         if (x86_pmu.version &gt; 1)</span></a>
<a name="4220"><span class="lineNum">    4220 </span><span class="lineCov">          4 :                 flip_smm_bit(&amp;x86_pmu.attr_freeze_on_smi);</span></a>
<a name="4221"><span class="lineNum">    4221 </span>            : </a>
<a name="4222"><span class="lineNum">    4222 </span>            :         /* Disable perf metrics if any added CPU doesn't support it. */</a>
<a name="4223"><span class="lineNum">    4223 </span><span class="lineCov">          4 :         if (x86_pmu.intel_cap.perf_metrics) {</span></a>
<a name="4224"><span class="lineNum">    4224 </span><span class="lineNoCov">          0 :                 union perf_capabilities perf_cap;</span></a>
<a name="4225"><span class="lineNum">    4225 </span>            : </a>
<a name="4226"><span class="lineNum">    4226 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_IA32_PERF_CAPABILITIES, perf_cap.capabilities);</span></a>
<a name="4227"><span class="lineNum">    4227 </span><span class="lineNoCov">          0 :                 if (!perf_cap.perf_metrics) {</span></a>
<a name="4228"><span class="lineNum">    4228 </span><span class="lineNoCov">          0 :                         x86_pmu.intel_cap.perf_metrics = 0;</span></a>
<a name="4229"><span class="lineNum">    4229 </span><span class="lineNoCov">          0 :                         x86_pmu.intel_ctrl &amp;= ~(1ULL &lt;&lt; GLOBAL_CTRL_EN_PERF_METRICS);</span></a>
<a name="4230"><span class="lineNum">    4230 </span>            :                 }</a>
<a name="4231"><span class="lineNum">    4231 </span>            :         }</a>
<a name="4232"><span class="lineNum">    4232 </span>            : </a>
<a name="4233"><span class="lineNum">    4233 </span><span class="lineCov">          4 :         if (!cpuc-&gt;shared_regs)</span></a>
<a name="4234"><span class="lineNum">    4234 </span>            :                 return;</a>
<a name="4235"><span class="lineNum">    4235 </span>            : </a>
<a name="4236"><span class="lineNum">    4236 </span><span class="lineCov">          4 :         if (!(x86_pmu.flags &amp; PMU_FL_NO_HT_SHARING)) {</span></a>
<a name="4237"><span class="lineNum">    4237 </span><span class="lineNoCov">          0 :                 for_each_cpu(i, topology_sibling_cpumask(cpu)) {</span></a>
<a name="4238"><span class="lineNum">    4238 </span><span class="lineNoCov">          0 :                         struct intel_shared_regs *pc;</span></a>
<a name="4239"><span class="lineNum">    4239 </span>            : </a>
<a name="4240"><span class="lineNum">    4240 </span><span class="lineNoCov">          0 :                         pc = per_cpu(cpu_hw_events, i).shared_regs;</span></a>
<a name="4241"><span class="lineNum">    4241 </span><span class="lineNoCov">          0 :                         if (pc &amp;&amp; pc-&gt;core_id == core_id) {</span></a>
<a name="4242"><span class="lineNum">    4242 </span><span class="lineNoCov">          0 :                                 cpuc-&gt;kfree_on_online[0] = cpuc-&gt;shared_regs;</span></a>
<a name="4243"><span class="lineNum">    4243 </span><span class="lineNoCov">          0 :                                 cpuc-&gt;shared_regs = pc;</span></a>
<a name="4244"><span class="lineNum">    4244 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="4245"><span class="lineNum">    4245 </span>            :                         }</a>
<a name="4246"><span class="lineNum">    4246 </span>            :                 }</a>
<a name="4247"><span class="lineNum">    4247 </span><span class="lineNoCov">          0 :                 cpuc-&gt;shared_regs-&gt;core_id = core_id;</span></a>
<a name="4248"><span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                 cpuc-&gt;shared_regs-&gt;refcnt++;</span></a>
<a name="4249"><span class="lineNum">    4249 </span>            :         }</a>
<a name="4250"><span class="lineNum">    4250 </span>            : </a>
<a name="4251"><span class="lineNum">    4251 </span><span class="lineCov">          4 :         if (x86_pmu.lbr_sel_map)</span></a>
<a name="4252"><span class="lineNum">    4252 </span><span class="lineCov">          4 :                 cpuc-&gt;lbr_sel = &amp;cpuc-&gt;shared_regs-&gt;regs[EXTRA_REG_LBR];</span></a>
<a name="4253"><span class="lineNum">    4253 </span>            : </a>
<a name="4254"><span class="lineNum">    4254 </span><span class="lineCov">          4 :         if (x86_pmu.flags &amp; PMU_FL_EXCL_CNTRS) {</span></a>
<a name="4255"><span class="lineNum">    4255 </span><span class="lineCov">          8 :                 for_each_cpu(i, topology_sibling_cpumask(cpu)) {</span></a>
<a name="4256"><span class="lineNum">    4256 </span><span class="lineCov">          4 :                         struct cpu_hw_events *sibling;</span></a>
<a name="4257"><span class="lineNum">    4257 </span><span class="lineCov">          4 :                         struct intel_excl_cntrs *c;</span></a>
<a name="4258"><span class="lineNum">    4258 </span>            : </a>
<a name="4259"><span class="lineNum">    4259 </span><span class="lineCov">          4 :                         sibling = &amp;per_cpu(cpu_hw_events, i);</span></a>
<a name="4260"><span class="lineNum">    4260 </span><span class="lineCov">          4 :                         c = sibling-&gt;excl_cntrs;</span></a>
<a name="4261"><span class="lineNum">    4261 </span><span class="lineCov">          4 :                         if (c &amp;&amp; c-&gt;core_id == core_id) {</span></a>
<a name="4262"><span class="lineNum">    4262 </span><span class="lineNoCov">          0 :                                 cpuc-&gt;kfree_on_online[1] = cpuc-&gt;excl_cntrs;</span></a>
<a name="4263"><span class="lineNum">    4263 </span><span class="lineNoCov">          0 :                                 cpuc-&gt;excl_cntrs = c;</span></a>
<a name="4264"><span class="lineNum">    4264 </span><span class="lineNoCov">          0 :                                 if (!sibling-&gt;excl_thread_id)</span></a>
<a name="4265"><span class="lineNum">    4265 </span><span class="lineNoCov">          0 :                                         cpuc-&gt;excl_thread_id = 1;</span></a>
<a name="4266"><span class="lineNum">    4266 </span>            :                                 break;</a>
<a name="4267"><span class="lineNum">    4267 </span>            :                         }</a>
<a name="4268"><span class="lineNum">    4268 </span>            :                 }</a>
<a name="4269"><span class="lineNum">    4269 </span><span class="lineCov">          4 :                 cpuc-&gt;excl_cntrs-&gt;core_id = core_id;</span></a>
<a name="4270"><span class="lineNum">    4270 </span><span class="lineCov">          4 :                 cpuc-&gt;excl_cntrs-&gt;refcnt++;</span></a>
<a name="4271"><span class="lineNum">    4271 </span>            :         }</a>
<a name="4272"><span class="lineNum">    4272 </span>            : }</a>
<a name="4273"><span class="lineNum">    4273 </span>            : </a>
<a name="4274"><span class="lineNum">    4274 </span><span class="lineCov">          4 : static void free_excl_cntrs(struct cpu_hw_events *cpuc)</span></a>
<a name="4275"><span class="lineNum">    4275 </span>            : {</a>
<a name="4276"><span class="lineNum">    4276 </span><span class="lineCov">          4 :         struct intel_excl_cntrs *c;</span></a>
<a name="4277"><span class="lineNum">    4277 </span>            : </a>
<a name="4278"><span class="lineNum">    4278 </span><span class="lineCov">          4 :         c = cpuc-&gt;excl_cntrs;</span></a>
<a name="4279"><span class="lineNum">    4279 </span><span class="lineCov">          4 :         if (c) {</span></a>
<a name="4280"><span class="lineNum">    4280 </span><span class="lineCov">          4 :                 if (c-&gt;core_id == -1 || --c-&gt;refcnt == 0)</span></a>
<a name="4281"><span class="lineNum">    4281 </span><span class="lineCov">          4 :                         kfree(c);</span></a>
<a name="4282"><span class="lineNum">    4282 </span><span class="lineCov">          4 :                 cpuc-&gt;excl_cntrs = NULL;</span></a>
<a name="4283"><span class="lineNum">    4283 </span>            :         }</a>
<a name="4284"><span class="lineNum">    4284 </span>            : </a>
<a name="4285"><span class="lineNum">    4285 </span><span class="lineCov">          4 :         kfree(cpuc-&gt;constraint_list);</span></a>
<a name="4286"><span class="lineNum">    4286 </span><span class="lineCov">          4 :         cpuc-&gt;constraint_list = NULL;</span></a>
<a name="4287"><span class="lineNum">    4287 </span><span class="lineCov">          4 : }</span></a>
<a name="4288"><span class="lineNum">    4288 </span>            : </a>
<a name="4289"><span class="lineNum">    4289 </span><span class="lineNoCov">          0 : static void intel_pmu_cpu_dying(int cpu)</span></a>
<a name="4290"><span class="lineNum">    4290 </span>            : {</a>
<a name="4291"><span class="lineNum">    4291 </span><span class="lineNoCov">          0 :         fini_debug_store_on_cpu(cpu);</span></a>
<a name="4292"><span class="lineNum">    4292 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4293"><span class="lineNum">    4293 </span>            : </a>
<a name="4294"><span class="lineNum">    4294 </span><span class="lineNoCov">          0 : void intel_cpuc_finish(struct cpu_hw_events *cpuc)</span></a>
<a name="4295"><span class="lineNum">    4295 </span>            : {</a>
<a name="4296"><span class="lineNum">    4296 </span><span class="lineNoCov">          0 :         struct intel_shared_regs *pc;</span></a>
<a name="4297"><span class="lineNum">    4297 </span>            : </a>
<a name="4298"><span class="lineNum">    4298 </span><span class="lineNoCov">          0 :         pc = cpuc-&gt;shared_regs;</span></a>
<a name="4299"><span class="lineNum">    4299 </span><span class="lineNoCov">          0 :         if (pc) {</span></a>
<a name="4300"><span class="lineNum">    4300 </span><span class="lineNoCov">          0 :                 if (pc-&gt;core_id == -1 || --pc-&gt;refcnt == 0)</span></a>
<a name="4301"><span class="lineNum">    4301 </span><span class="lineNoCov">          0 :                         kfree(pc);</span></a>
<a name="4302"><span class="lineNum">    4302 </span><span class="lineNoCov">          0 :                 cpuc-&gt;shared_regs = NULL;</span></a>
<a name="4303"><span class="lineNum">    4303 </span>            :         }</a>
<a name="4304"><span class="lineNum">    4304 </span>            : </a>
<a name="4305"><span class="lineNum">    4305 </span><span class="lineNoCov">          0 :         free_excl_cntrs(cpuc);</span></a>
<a name="4306"><span class="lineNum">    4306 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4307"><span class="lineNum">    4307 </span>            : </a>
<a name="4308"><span class="lineNum">    4308 </span><span class="lineNoCov">          0 : static void intel_pmu_cpu_dead(int cpu)</span></a>
<a name="4309"><span class="lineNum">    4309 </span>            : {</a>
<a name="4310"><span class="lineNum">    4310 </span><span class="lineNoCov">          0 :         intel_cpuc_finish(&amp;per_cpu(cpu_hw_events, cpu));</span></a>
<a name="4311"><span class="lineNum">    4311 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4312"><span class="lineNum">    4312 </span>            : </a>
<a name="4313"><span class="lineNum">    4313 </span><span class="lineNoCov">          0 : static void intel_pmu_sched_task(struct perf_event_context *ctx,</span></a>
<a name="4314"><span class="lineNum">    4314 </span>            :                                  bool sched_in)</a>
<a name="4315"><span class="lineNum">    4315 </span>            : {</a>
<a name="4316"><span class="lineNum">    4316 </span><span class="lineNoCov">          0 :         intel_pmu_pebs_sched_task(ctx, sched_in);</span></a>
<a name="4317"><span class="lineNum">    4317 </span><span class="lineNoCov">          0 :         intel_pmu_lbr_sched_task(ctx, sched_in);</span></a>
<a name="4318"><span class="lineNum">    4318 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4319"><span class="lineNum">    4319 </span>            : </a>
<a name="4320"><span class="lineNum">    4320 </span><span class="lineNoCov">          0 : static void intel_pmu_swap_task_ctx(struct perf_event_context *prev,</span></a>
<a name="4321"><span class="lineNum">    4321 </span>            :                                     struct perf_event_context *next)</a>
<a name="4322"><span class="lineNum">    4322 </span>            : {</a>
<a name="4323"><span class="lineNum">    4323 </span><span class="lineNoCov">          0 :         intel_pmu_lbr_swap_task_ctx(prev, next);</span></a>
<a name="4324"><span class="lineNum">    4324 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4325"><span class="lineNum">    4325 </span>            : </a>
<a name="4326"><span class="lineNum">    4326 </span><span class="lineNoCov">          0 : static int intel_pmu_check_period(struct perf_event *event, u64 value)</span></a>
<a name="4327"><span class="lineNum">    4327 </span>            : {</a>
<a name="4328"><span class="lineNum">    4328 </span><span class="lineNoCov">          0 :         return intel_pmu_has_bts_period(event, value) ? -EINVAL : 0;</span></a>
<a name="4329"><span class="lineNum">    4329 </span>            : }</a>
<a name="4330"><span class="lineNum">    4330 </span>            : </a>
<a name="4331"><span class="lineNum">    4331 </span><span class="lineNoCov">          0 : static int intel_pmu_aux_output_match(struct perf_event *event)</span></a>
<a name="4332"><span class="lineNum">    4332 </span>            : {</a>
<a name="4333"><span class="lineNum">    4333 </span><span class="lineNoCov">          0 :         if (!x86_pmu.intel_cap.pebs_output_pt_available)</span></a>
<a name="4334"><span class="lineNum">    4334 </span>            :                 return 0;</a>
<a name="4335"><span class="lineNum">    4335 </span>            : </a>
<a name="4336"><span class="lineNum">    4336 </span><span class="lineNoCov">          0 :         return is_intel_pt_event(event);</span></a>
<a name="4337"><span class="lineNum">    4337 </span>            : }</a>
<a name="4338"><span class="lineNum">    4338 </span>            : </a>
<a name="4339"><span class="lineNum">    4339 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(offcore_rsp, &quot;config1:0-63&quot;);</span></a>
<a name="4340"><span class="lineNum">    4340 </span>            : </a>
<a name="4341"><span class="lineNum">    4341 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(ldlat, &quot;config1:0-15&quot;);</span></a>
<a name="4342"><span class="lineNum">    4342 </span>            : </a>
<a name="4343"><span class="lineNum">    4343 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(frontend, &quot;config1:0-23&quot;);</span></a>
<a name="4344"><span class="lineNum">    4344 </span>            : </a>
<a name="4345"><span class="lineNum">    4345 </span>            : static struct attribute *intel_arch3_formats_attr[] = {</a>
<a name="4346"><span class="lineNum">    4346 </span>            :         &amp;format_attr_event.attr,</a>
<a name="4347"><span class="lineNum">    4347 </span>            :         &amp;format_attr_umask.attr,</a>
<a name="4348"><span class="lineNum">    4348 </span>            :         &amp;format_attr_edge.attr,</a>
<a name="4349"><span class="lineNum">    4349 </span>            :         &amp;format_attr_pc.attr,</a>
<a name="4350"><span class="lineNum">    4350 </span>            :         &amp;format_attr_any.attr,</a>
<a name="4351"><span class="lineNum">    4351 </span>            :         &amp;format_attr_inv.attr,</a>
<a name="4352"><span class="lineNum">    4352 </span>            :         &amp;format_attr_cmask.attr,</a>
<a name="4353"><span class="lineNum">    4353 </span>            :         NULL,</a>
<a name="4354"><span class="lineNum">    4354 </span>            : };</a>
<a name="4355"><span class="lineNum">    4355 </span>            : </a>
<a name="4356"><span class="lineNum">    4356 </span>            : static struct attribute *hsw_format_attr[] = {</a>
<a name="4357"><span class="lineNum">    4357 </span>            :         &amp;format_attr_in_tx.attr,</a>
<a name="4358"><span class="lineNum">    4358 </span>            :         &amp;format_attr_in_tx_cp.attr,</a>
<a name="4359"><span class="lineNum">    4359 </span>            :         &amp;format_attr_offcore_rsp.attr,</a>
<a name="4360"><span class="lineNum">    4360 </span>            :         &amp;format_attr_ldlat.attr,</a>
<a name="4361"><span class="lineNum">    4361 </span>            :         NULL</a>
<a name="4362"><span class="lineNum">    4362 </span>            : };</a>
<a name="4363"><span class="lineNum">    4363 </span>            : </a>
<a name="4364"><span class="lineNum">    4364 </span>            : static struct attribute *nhm_format_attr[] = {</a>
<a name="4365"><span class="lineNum">    4365 </span>            :         &amp;format_attr_offcore_rsp.attr,</a>
<a name="4366"><span class="lineNum">    4366 </span>            :         &amp;format_attr_ldlat.attr,</a>
<a name="4367"><span class="lineNum">    4367 </span>            :         NULL</a>
<a name="4368"><span class="lineNum">    4368 </span>            : };</a>
<a name="4369"><span class="lineNum">    4369 </span>            : </a>
<a name="4370"><span class="lineNum">    4370 </span>            : static struct attribute *slm_format_attr[] = {</a>
<a name="4371"><span class="lineNum">    4371 </span>            :         &amp;format_attr_offcore_rsp.attr,</a>
<a name="4372"><span class="lineNum">    4372 </span>            :         NULL</a>
<a name="4373"><span class="lineNum">    4373 </span>            : };</a>
<a name="4374"><span class="lineNum">    4374 </span>            : </a>
<a name="4375"><span class="lineNum">    4375 </span>            : static struct attribute *skl_format_attr[] = {</a>
<a name="4376"><span class="lineNum">    4376 </span>            :         &amp;format_attr_frontend.attr,</a>
<a name="4377"><span class="lineNum">    4377 </span>            :         NULL,</a>
<a name="4378"><span class="lineNum">    4378 </span>            : };</a>
<a name="4379"><span class="lineNum">    4379 </span>            : </a>
<a name="4380"><span class="lineNum">    4380 </span>            : static __initconst const struct x86_pmu core_pmu = {</a>
<a name="4381"><span class="lineNum">    4381 </span>            :         .name                   = &quot;core&quot;,</a>
<a name="4382"><span class="lineNum">    4382 </span>            :         .handle_irq             = x86_pmu_handle_irq,</a>
<a name="4383"><span class="lineNum">    4383 </span>            :         .disable_all            = x86_pmu_disable_all,</a>
<a name="4384"><span class="lineNum">    4384 </span>            :         .enable_all             = core_pmu_enable_all,</a>
<a name="4385"><span class="lineNum">    4385 </span>            :         .enable                 = core_pmu_enable_event,</a>
<a name="4386"><span class="lineNum">    4386 </span>            :         .disable                = x86_pmu_disable_event,</a>
<a name="4387"><span class="lineNum">    4387 </span>            :         .hw_config              = core_pmu_hw_config,</a>
<a name="4388"><span class="lineNum">    4388 </span>            :         .schedule_events        = x86_schedule_events,</a>
<a name="4389"><span class="lineNum">    4389 </span>            :         .eventsel               = MSR_ARCH_PERFMON_EVENTSEL0,</a>
<a name="4390"><span class="lineNum">    4390 </span>            :         .perfctr                = MSR_ARCH_PERFMON_PERFCTR0,</a>
<a name="4391"><span class="lineNum">    4391 </span>            :         .event_map              = intel_pmu_event_map,</a>
<a name="4392"><span class="lineNum">    4392 </span>            :         .max_events             = ARRAY_SIZE(intel_perfmon_event_map),</a>
<a name="4393"><span class="lineNum">    4393 </span>            :         .apic                   = 1,</a>
<a name="4394"><span class="lineNum">    4394 </span>            :         .large_pebs_flags       = LARGE_PEBS_FLAGS,</a>
<a name="4395"><span class="lineNum">    4395 </span>            : </a>
<a name="4396"><span class="lineNum">    4396 </span>            :         /*</a>
<a name="4397"><span class="lineNum">    4397 </span>            :          * Intel PMCs cannot be accessed sanely above 32-bit width,</a>
<a name="4398"><span class="lineNum">    4398 </span>            :          * so we install an artificial 1&lt;&lt;31 period regardless of</a>
<a name="4399"><span class="lineNum">    4399 </span>            :          * the generic event period:</a>
<a name="4400"><span class="lineNum">    4400 </span>            :          */</a>
<a name="4401"><span class="lineNum">    4401 </span>            :         .max_period             = (1ULL&lt;&lt;31) - 1,</a>
<a name="4402"><span class="lineNum">    4402 </span>            :         .get_event_constraints  = intel_get_event_constraints,</a>
<a name="4403"><span class="lineNum">    4403 </span>            :         .put_event_constraints  = intel_put_event_constraints,</a>
<a name="4404"><span class="lineNum">    4404 </span>            :         .event_constraints      = intel_core_event_constraints,</a>
<a name="4405"><span class="lineNum">    4405 </span>            :         .guest_get_msrs         = core_guest_get_msrs,</a>
<a name="4406"><span class="lineNum">    4406 </span>            :         .format_attrs           = intel_arch_formats_attr,</a>
<a name="4407"><span class="lineNum">    4407 </span>            :         .events_sysfs_show      = intel_event_sysfs_show,</a>
<a name="4408"><span class="lineNum">    4408 </span>            : </a>
<a name="4409"><span class="lineNum">    4409 </span>            :         /*</a>
<a name="4410"><span class="lineNum">    4410 </span>            :          * Virtual (or funny metal) CPU can define x86_pmu.extra_regs</a>
<a name="4411"><span class="lineNum">    4411 </span>            :          * together with PMU version 1 and thus be using core_pmu with</a>
<a name="4412"><span class="lineNum">    4412 </span>            :          * shared_regs. We need following callbacks here to allocate</a>
<a name="4413"><span class="lineNum">    4413 </span>            :          * it properly.</a>
<a name="4414"><span class="lineNum">    4414 </span>            :          */</a>
<a name="4415"><span class="lineNum">    4415 </span>            :         .cpu_prepare            = intel_pmu_cpu_prepare,</a>
<a name="4416"><span class="lineNum">    4416 </span>            :         .cpu_starting           = intel_pmu_cpu_starting,</a>
<a name="4417"><span class="lineNum">    4417 </span>            :         .cpu_dying              = intel_pmu_cpu_dying,</a>
<a name="4418"><span class="lineNum">    4418 </span>            :         .cpu_dead               = intel_pmu_cpu_dead,</a>
<a name="4419"><span class="lineNum">    4419 </span>            : </a>
<a name="4420"><span class="lineNum">    4420 </span>            :         .check_period           = intel_pmu_check_period,</a>
<a name="4421"><span class="lineNum">    4421 </span>            : </a>
<a name="4422"><span class="lineNum">    4422 </span>            :         .lbr_reset              = intel_pmu_lbr_reset_64,</a>
<a name="4423"><span class="lineNum">    4423 </span>            :         .lbr_read               = intel_pmu_lbr_read_64,</a>
<a name="4424"><span class="lineNum">    4424 </span>            :         .lbr_save               = intel_pmu_lbr_save,</a>
<a name="4425"><span class="lineNum">    4425 </span>            :         .lbr_restore            = intel_pmu_lbr_restore,</a>
<a name="4426"><span class="lineNum">    4426 </span>            : };</a>
<a name="4427"><span class="lineNum">    4427 </span>            : </a>
<a name="4428"><span class="lineNum">    4428 </span>            : static __initconst const struct x86_pmu intel_pmu = {</a>
<a name="4429"><span class="lineNum">    4429 </span>            :         .name                   = &quot;Intel&quot;,</a>
<a name="4430"><span class="lineNum">    4430 </span>            :         .handle_irq             = intel_pmu_handle_irq,</a>
<a name="4431"><span class="lineNum">    4431 </span>            :         .disable_all            = intel_pmu_disable_all,</a>
<a name="4432"><span class="lineNum">    4432 </span>            :         .enable_all             = intel_pmu_enable_all,</a>
<a name="4433"><span class="lineNum">    4433 </span>            :         .enable                 = intel_pmu_enable_event,</a>
<a name="4434"><span class="lineNum">    4434 </span>            :         .disable                = intel_pmu_disable_event,</a>
<a name="4435"><span class="lineNum">    4435 </span>            :         .add                    = intel_pmu_add_event,</a>
<a name="4436"><span class="lineNum">    4436 </span>            :         .del                    = intel_pmu_del_event,</a>
<a name="4437"><span class="lineNum">    4437 </span>            :         .read                   = intel_pmu_read_event,</a>
<a name="4438"><span class="lineNum">    4438 </span>            :         .hw_config              = intel_pmu_hw_config,</a>
<a name="4439"><span class="lineNum">    4439 </span>            :         .schedule_events        = x86_schedule_events,</a>
<a name="4440"><span class="lineNum">    4440 </span>            :         .eventsel               = MSR_ARCH_PERFMON_EVENTSEL0,</a>
<a name="4441"><span class="lineNum">    4441 </span>            :         .perfctr                = MSR_ARCH_PERFMON_PERFCTR0,</a>
<a name="4442"><span class="lineNum">    4442 </span>            :         .event_map              = intel_pmu_event_map,</a>
<a name="4443"><span class="lineNum">    4443 </span>            :         .max_events             = ARRAY_SIZE(intel_perfmon_event_map),</a>
<a name="4444"><span class="lineNum">    4444 </span>            :         .apic                   = 1,</a>
<a name="4445"><span class="lineNum">    4445 </span>            :         .large_pebs_flags       = LARGE_PEBS_FLAGS,</a>
<a name="4446"><span class="lineNum">    4446 </span>            :         /*</a>
<a name="4447"><span class="lineNum">    4447 </span>            :          * Intel PMCs cannot be accessed sanely above 32 bit width,</a>
<a name="4448"><span class="lineNum">    4448 </span>            :          * so we install an artificial 1&lt;&lt;31 period regardless of</a>
<a name="4449"><span class="lineNum">    4449 </span>            :          * the generic event period:</a>
<a name="4450"><span class="lineNum">    4450 </span>            :          */</a>
<a name="4451"><span class="lineNum">    4451 </span>            :         .max_period             = (1ULL &lt;&lt; 31) - 1,</a>
<a name="4452"><span class="lineNum">    4452 </span>            :         .get_event_constraints  = intel_get_event_constraints,</a>
<a name="4453"><span class="lineNum">    4453 </span>            :         .put_event_constraints  = intel_put_event_constraints,</a>
<a name="4454"><span class="lineNum">    4454 </span>            :         .pebs_aliases           = intel_pebs_aliases_core2,</a>
<a name="4455"><span class="lineNum">    4455 </span>            : </a>
<a name="4456"><span class="lineNum">    4456 </span>            :         .format_attrs           = intel_arch3_formats_attr,</a>
<a name="4457"><span class="lineNum">    4457 </span>            :         .events_sysfs_show      = intel_event_sysfs_show,</a>
<a name="4458"><span class="lineNum">    4458 </span>            : </a>
<a name="4459"><span class="lineNum">    4459 </span>            :         .cpu_prepare            = intel_pmu_cpu_prepare,</a>
<a name="4460"><span class="lineNum">    4460 </span>            :         .cpu_starting           = intel_pmu_cpu_starting,</a>
<a name="4461"><span class="lineNum">    4461 </span>            :         .cpu_dying              = intel_pmu_cpu_dying,</a>
<a name="4462"><span class="lineNum">    4462 </span>            :         .cpu_dead               = intel_pmu_cpu_dead,</a>
<a name="4463"><span class="lineNum">    4463 </span>            : </a>
<a name="4464"><span class="lineNum">    4464 </span>            :         .guest_get_msrs         = intel_guest_get_msrs,</a>
<a name="4465"><span class="lineNum">    4465 </span>            :         .sched_task             = intel_pmu_sched_task,</a>
<a name="4466"><span class="lineNum">    4466 </span>            :         .swap_task_ctx          = intel_pmu_swap_task_ctx,</a>
<a name="4467"><span class="lineNum">    4467 </span>            : </a>
<a name="4468"><span class="lineNum">    4468 </span>            :         .check_period           = intel_pmu_check_period,</a>
<a name="4469"><span class="lineNum">    4469 </span>            : </a>
<a name="4470"><span class="lineNum">    4470 </span>            :         .aux_output_match       = intel_pmu_aux_output_match,</a>
<a name="4471"><span class="lineNum">    4471 </span>            : </a>
<a name="4472"><span class="lineNum">    4472 </span>            :         .lbr_reset              = intel_pmu_lbr_reset_64,</a>
<a name="4473"><span class="lineNum">    4473 </span>            :         .lbr_read               = intel_pmu_lbr_read_64,</a>
<a name="4474"><span class="lineNum">    4474 </span>            :         .lbr_save               = intel_pmu_lbr_save,</a>
<a name="4475"><span class="lineNum">    4475 </span>            :         .lbr_restore            = intel_pmu_lbr_restore,</a>
<a name="4476"><span class="lineNum">    4476 </span>            : };</a>
<a name="4477"><span class="lineNum">    4477 </span>            : </a>
<a name="4478"><span class="lineNum">    4478 </span><span class="lineNoCov">          0 : static __init void intel_clovertown_quirk(void)</span></a>
<a name="4479"><span class="lineNum">    4479 </span>            : {</a>
<a name="4480"><span class="lineNum">    4480 </span>            :         /*</a>
<a name="4481"><span class="lineNum">    4481 </span>            :          * PEBS is unreliable due to:</a>
<a name="4482"><span class="lineNum">    4482 </span>            :          *</a>
<a name="4483"><span class="lineNum">    4483 </span>            :          *   AJ67  - PEBS may experience CPL leaks</a>
<a name="4484"><span class="lineNum">    4484 </span>            :          *   AJ68  - PEBS PMI may be delayed by one event</a>
<a name="4485"><span class="lineNum">    4485 </span>            :          *   AJ69  - GLOBAL_STATUS[62] will only be set when DEBUGCTL[12]</a>
<a name="4486"><span class="lineNum">    4486 </span>            :          *   AJ106 - FREEZE_LBRS_ON_PMI doesn't work in combination with PEBS</a>
<a name="4487"><span class="lineNum">    4487 </span>            :          *</a>
<a name="4488"><span class="lineNum">    4488 </span>            :          * AJ67 could be worked around by restricting the OS/USR flags.</a>
<a name="4489"><span class="lineNum">    4489 </span>            :          * AJ69 could be worked around by setting PMU_FREEZE_ON_PMI.</a>
<a name="4490"><span class="lineNum">    4490 </span>            :          *</a>
<a name="4491"><span class="lineNum">    4491 </span>            :          * AJ106 could possibly be worked around by not allowing LBR</a>
<a name="4492"><span class="lineNum">    4492 </span>            :          *       usage from PEBS, including the fixup.</a>
<a name="4493"><span class="lineNum">    4493 </span>            :          * AJ68  could possibly be worked around by always programming</a>
<a name="4494"><span class="lineNum">    4494 </span>            :          *       a pebs_event_reset[0] value and coping with the lost events.</a>
<a name="4495"><span class="lineNum">    4495 </span>            :          *</a>
<a name="4496"><span class="lineNum">    4496 </span>            :          * But taken together it might just make sense to not enable PEBS on</a>
<a name="4497"><span class="lineNum">    4497 </span>            :          * these chips.</a>
<a name="4498"><span class="lineNum">    4498 </span>            :          */</a>
<a name="4499"><span class="lineNum">    4499 </span><span class="lineNoCov">          0 :         pr_warn(&quot;PEBS disabled due to CPU errata\n&quot;);</span></a>
<a name="4500"><span class="lineNum">    4500 </span><span class="lineNoCov">          0 :         x86_pmu.pebs = 0;</span></a>
<a name="4501"><span class="lineNum">    4501 </span><span class="lineNoCov">          0 :         x86_pmu.pebs_constraints = NULL;</span></a>
<a name="4502"><span class="lineNum">    4502 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4503"><span class="lineNum">    4503 </span>            : </a>
<a name="4504"><span class="lineNum">    4504 </span>            : static const struct x86_cpu_desc isolation_ucodes[] = {</a>
<a name="4505"><span class="lineNum">    4505 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_HASWELL,               3, 0x0000001f),</a>
<a name="4506"><span class="lineNum">    4506 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_HASWELL_L,             1, 0x0000001e),</a>
<a name="4507"><span class="lineNum">    4507 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_HASWELL_G,             1, 0x00000015),</a>
<a name="4508"><span class="lineNum">    4508 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_HASWELL_X,             2, 0x00000037),</a>
<a name="4509"><span class="lineNum">    4509 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_HASWELL_X,             4, 0x0000000a),</a>
<a name="4510"><span class="lineNum">    4510 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_BROADWELL,             4, 0x00000023),</a>
<a name="4511"><span class="lineNum">    4511 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_G,           1, 0x00000014),</a>
<a name="4512"><span class="lineNum">    4512 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_D,           2, 0x00000010),</a>
<a name="4513"><span class="lineNum">    4513 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_D,           3, 0x07000009),</a>
<a name="4514"><span class="lineNum">    4514 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_D,           4, 0x0f000009),</a>
<a name="4515"><span class="lineNum">    4515 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_D,           5, 0x0e000002),</a>
<a name="4516"><span class="lineNum">    4516 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_X,           2, 0x0b000014),</a>
<a name="4517"><span class="lineNum">    4517 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_X,             3, 0x00000021),</a>
<a name="4518"><span class="lineNum">    4518 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_X,             4, 0x00000000),</a>
<a name="4519"><span class="lineNum">    4519 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_X,             5, 0x00000000),</a>
<a name="4520"><span class="lineNum">    4520 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_X,             6, 0x00000000),</a>
<a name="4521"><span class="lineNum">    4521 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_X,             7, 0x00000000),</a>
<a name="4522"><span class="lineNum">    4522 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_L,             3, 0x0000007c),</a>
<a name="4523"><span class="lineNum">    4523 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE,               3, 0x0000007c),</a>
<a name="4524"><span class="lineNum">    4524 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,              9, 0x0000004e),</a>
<a name="4525"><span class="lineNum">    4525 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,            9, 0x0000004e),</a>
<a name="4526"><span class="lineNum">    4526 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,           10, 0x0000004e),</a>
<a name="4527"><span class="lineNum">    4527 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,           11, 0x0000004e),</a>
<a name="4528"><span class="lineNum">    4528 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,           12, 0x0000004e),</a>
<a name="4529"><span class="lineNum">    4529 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,             10, 0x0000004e),</a>
<a name="4530"><span class="lineNum">    4530 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,             11, 0x0000004e),</a>
<a name="4531"><span class="lineNum">    4531 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,             12, 0x0000004e),</a>
<a name="4532"><span class="lineNum">    4532 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,             13, 0x0000004e),</a>
<a name="4533"><span class="lineNum">    4533 </span>            :         {}</a>
<a name="4534"><span class="lineNum">    4534 </span>            : };</a>
<a name="4535"><span class="lineNum">    4535 </span>            : </a>
<a name="4536"><span class="lineNum">    4536 </span><span class="lineCov">          1 : static void intel_check_pebs_isolation(void)</span></a>
<a name="4537"><span class="lineNum">    4537 </span>            : {</a>
<a name="4538"><span class="lineNum">    4538 </span><span class="lineCov">          1 :         x86_pmu.pebs_no_isolation = !x86_cpu_has_min_microcode_rev(isolation_ucodes);</span></a>
<a name="4539"><span class="lineNum">    4539 </span><span class="lineCov">          1 : }</span></a>
<a name="4540"><span class="lineNum">    4540 </span>            : </a>
<a name="4541"><span class="lineNum">    4541 </span><span class="lineCov">          1 : static __init void intel_pebs_isolation_quirk(void)</span></a>
<a name="4542"><span class="lineNum">    4542 </span>            : {</a>
<a name="4543"><span class="lineNum">    4543 </span><span class="lineCov">          1 :         WARN_ON_ONCE(x86_pmu.check_microcode);</span></a>
<a name="4544"><span class="lineNum">    4544 </span><span class="lineCov">          1 :         x86_pmu.check_microcode = intel_check_pebs_isolation;</span></a>
<a name="4545"><span class="lineNum">    4545 </span><span class="lineCov">          1 :         intel_check_pebs_isolation();</span></a>
<a name="4546"><span class="lineNum">    4546 </span><span class="lineCov">          1 : }</span></a>
<a name="4547"><span class="lineNum">    4547 </span>            : </a>
<a name="4548"><span class="lineNum">    4548 </span>            : static const struct x86_cpu_desc pebs_ucodes[] = {</a>
<a name="4549"><span class="lineNum">    4549 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SANDYBRIDGE,          7, 0x00000028),</a>
<a name="4550"><span class="lineNum">    4550 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SANDYBRIDGE_X,        6, 0x00000618),</a>
<a name="4551"><span class="lineNum">    4551 </span>            :         INTEL_CPU_DESC(INTEL_FAM6_SANDYBRIDGE_X,        7, 0x0000070c),</a>
<a name="4552"><span class="lineNum">    4552 </span>            :         {}</a>
<a name="4553"><span class="lineNum">    4553 </span>            : };</a>
<a name="4554"><span class="lineNum">    4554 </span>            : </a>
<a name="4555"><span class="lineNum">    4555 </span><span class="lineNoCov">          0 : static bool intel_snb_pebs_broken(void)</span></a>
<a name="4556"><span class="lineNum">    4556 </span>            : {</a>
<a name="4557"><span class="lineNum">    4557 </span><span class="lineNoCov">          0 :         return !x86_cpu_has_min_microcode_rev(pebs_ucodes);</span></a>
<a name="4558"><span class="lineNum">    4558 </span>            : }</a>
<a name="4559"><span class="lineNum">    4559 </span>            : </a>
<a name="4560"><span class="lineNum">    4560 </span><span class="lineNoCov">          0 : static void intel_snb_check_microcode(void)</span></a>
<a name="4561"><span class="lineNum">    4561 </span>            : {</a>
<a name="4562"><span class="lineNum">    4562 </span><span class="lineNoCov">          0 :         if (intel_snb_pebs_broken() == x86_pmu.pebs_broken)</span></a>
<a name="4563"><span class="lineNum">    4563 </span>            :                 return;</a>
<a name="4564"><span class="lineNum">    4564 </span>            : </a>
<a name="4565"><span class="lineNum">    4565 </span>            :         /*</a>
<a name="4566"><span class="lineNum">    4566 </span>            :          * Serialized by the microcode lock..</a>
<a name="4567"><span class="lineNum">    4567 </span>            :          */</a>
<a name="4568"><span class="lineNum">    4568 </span><span class="lineNoCov">          0 :         if (x86_pmu.pebs_broken) {</span></a>
<a name="4569"><span class="lineNum">    4569 </span><span class="lineNoCov">          0 :                 pr_info(&quot;PEBS enabled due to microcode update\n&quot;);</span></a>
<a name="4570"><span class="lineNum">    4570 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_broken = 0;</span></a>
<a name="4571"><span class="lineNum">    4571 </span>            :         } else {</a>
<a name="4572"><span class="lineNum">    4572 </span><span class="lineNoCov">          0 :                 pr_info(&quot;PEBS disabled due to CPU errata, please upgrade microcode\n&quot;);</span></a>
<a name="4573"><span class="lineNum">    4573 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_broken = 1;</span></a>
<a name="4574"><span class="lineNum">    4574 </span>            :         }</a>
<a name="4575"><span class="lineNum">    4575 </span>            : }</a>
<a name="4576"><span class="lineNum">    4576 </span>            : </a>
<a name="4577"><span class="lineNum">    4577 </span><span class="lineNoCov">          0 : static bool is_lbr_from(unsigned long msr)</span></a>
<a name="4578"><span class="lineNum">    4578 </span>            : {</a>
<a name="4579"><span class="lineNum">    4579 </span><span class="lineNoCov">          0 :         unsigned long lbr_from_nr = x86_pmu.lbr_from + x86_pmu.lbr_nr;</span></a>
<a name="4580"><span class="lineNum">    4580 </span>            : </a>
<a name="4581"><span class="lineNum">    4581 </span><span class="lineNoCov">          0 :         return x86_pmu.lbr_from &lt;= msr &amp;&amp; msr &lt; lbr_from_nr;</span></a>
<a name="4582"><span class="lineNum">    4582 </span>            : }</a>
<a name="4583"><span class="lineNum">    4583 </span>            : </a>
<a name="4584"><span class="lineNum">    4584 </span>            : /*</a>
<a name="4585"><span class="lineNum">    4585 </span>            :  * Under certain circumstances, access certain MSR may cause #GP.</a>
<a name="4586"><span class="lineNum">    4586 </span>            :  * The function tests if the input MSR can be safely accessed.</a>
<a name="4587"><span class="lineNum">    4587 </span>            :  */</a>
<a name="4588"><span class="lineNum">    4588 </span><span class="lineCov">          4 : static bool check_msr(unsigned long msr, u64 mask)</span></a>
<a name="4589"><span class="lineNum">    4589 </span>            : {</a>
<a name="4590"><span class="lineNum">    4590 </span><span class="lineCov">          4 :         u64 val_old, val_new, val_tmp;</span></a>
<a name="4591"><span class="lineNum">    4591 </span>            : </a>
<a name="4592"><span class="lineNum">    4592 </span>            :         /*</a>
<a name="4593"><span class="lineNum">    4593 </span>            :          * Disable the check for real HW, so we don't</a>
<a name="4594"><span class="lineNum">    4594 </span>            :          * mess with potentionaly enabled registers:</a>
<a name="4595"><span class="lineNum">    4595 </span>            :          */</a>
<a name="4596"><span class="lineNum">    4596 </span><span class="lineCov">          4 :         if (!boot_cpu_has(X86_FEATURE_HYPERVISOR))</span></a>
<a name="4597"><span class="lineNum">    4597 </span>            :                 return true;</a>
<a name="4598"><span class="lineNum">    4598 </span>            : </a>
<a name="4599"><span class="lineNum">    4599 </span>            :         /*</a>
<a name="4600"><span class="lineNum">    4600 </span>            :          * Read the current value, change it and read it back to see if it</a>
<a name="4601"><span class="lineNum">    4601 </span>            :          * matches, this is needed to detect certain hardware emulators</a>
<a name="4602"><span class="lineNum">    4602 </span>            :          * (qemu/kvm) that don't trap on the MSR access and always return 0s.</a>
<a name="4603"><span class="lineNum">    4603 </span>            :          */</a>
<a name="4604"><span class="lineNum">    4604 </span><span class="lineCov">          4 :         if (rdmsrl_safe(msr, &amp;val_old))</span></a>
<a name="4605"><span class="lineNum">    4605 </span>            :                 return false;</a>
<a name="4606"><span class="lineNum">    4606 </span>            : </a>
<a name="4607"><span class="lineNum">    4607 </span>            :         /*</a>
<a name="4608"><span class="lineNum">    4608 </span>            :          * Only change the bits which can be updated by wrmsrl.</a>
<a name="4609"><span class="lineNum">    4609 </span>            :          */</a>
<a name="4610"><span class="lineNum">    4610 </span><span class="lineNoCov">          0 :         val_tmp = val_old ^ mask;</span></a>
<a name="4611"><span class="lineNum">    4611 </span>            : </a>
<a name="4612"><span class="lineNum">    4612 </span><span class="lineNoCov">          0 :         if (is_lbr_from(msr))</span></a>
<a name="4613"><span class="lineNum">    4613 </span><span class="lineNoCov">          0 :                 val_tmp = lbr_from_signext_quirk_wr(val_tmp);</span></a>
<a name="4614"><span class="lineNum">    4614 </span>            : </a>
<a name="4615"><span class="lineNum">    4615 </span><span class="lineNoCov">          0 :         if (wrmsrl_safe(msr, val_tmp) ||</span></a>
<a name="4616"><span class="lineNum">    4616 </span><span class="lineNoCov">          0 :             rdmsrl_safe(msr, &amp;val_new))</span></a>
<a name="4617"><span class="lineNum">    4617 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="4618"><span class="lineNum">    4618 </span>            : </a>
<a name="4619"><span class="lineNum">    4619 </span>            :         /*</a>
<a name="4620"><span class="lineNum">    4620 </span>            :          * Quirk only affects validation in wrmsr(), so wrmsrl()'s value</a>
<a name="4621"><span class="lineNum">    4621 </span>            :          * should equal rdmsrl()'s even with the quirk.</a>
<a name="4622"><span class="lineNum">    4622 </span>            :          */</a>
<a name="4623"><span class="lineNum">    4623 </span><span class="lineNoCov">          0 :         if (val_new != val_tmp)</span></a>
<a name="4624"><span class="lineNum">    4624 </span>            :                 return false;</a>
<a name="4625"><span class="lineNum">    4625 </span>            : </a>
<a name="4626"><span class="lineNum">    4626 </span><span class="lineNoCov">          0 :         if (is_lbr_from(msr))</span></a>
<a name="4627"><span class="lineNum">    4627 </span><span class="lineNoCov">          0 :                 val_old = lbr_from_signext_quirk_wr(val_old);</span></a>
<a name="4628"><span class="lineNum">    4628 </span>            : </a>
<a name="4629"><span class="lineNum">    4629 </span>            :         /* Here it's sure that the MSR can be safely accessed.</a>
<a name="4630"><span class="lineNum">    4630 </span>            :          * Restore the old value and return.</a>
<a name="4631"><span class="lineNum">    4631 </span>            :          */</a>
<a name="4632"><span class="lineNum">    4632 </span><span class="lineNoCov">          0 :         wrmsrl(msr, val_old);</span></a>
<a name="4633"><span class="lineNum">    4633 </span>            : </a>
<a name="4634"><span class="lineNum">    4634 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="4635"><span class="lineNum">    4635 </span>            : }</a>
<a name="4636"><span class="lineNum">    4636 </span>            : </a>
<a name="4637"><span class="lineNum">    4637 </span><span class="lineNoCov">          0 : static __init void intel_sandybridge_quirk(void)</span></a>
<a name="4638"><span class="lineNum">    4638 </span>            : {</a>
<a name="4639"><span class="lineNum">    4639 </span><span class="lineNoCov">          0 :         x86_pmu.check_microcode = intel_snb_check_microcode;</span></a>
<a name="4640"><span class="lineNum">    4640 </span><span class="lineNoCov">          0 :         cpus_read_lock();</span></a>
<a name="4641"><span class="lineNum">    4641 </span><span class="lineNoCov">          0 :         intel_snb_check_microcode();</span></a>
<a name="4642"><span class="lineNum">    4642 </span><span class="lineNoCov">          0 :         cpus_read_unlock();</span></a>
<a name="4643"><span class="lineNum">    4643 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4644"><span class="lineNum">    4644 </span>            : </a>
<a name="4645"><span class="lineNum">    4645 </span>            : static const struct { int id; char *name; } intel_arch_events_map[] __initconst = {</a>
<a name="4646"><span class="lineNum">    4646 </span>            :         { PERF_COUNT_HW_CPU_CYCLES, &quot;cpu cycles&quot; },</a>
<a name="4647"><span class="lineNum">    4647 </span>            :         { PERF_COUNT_HW_INSTRUCTIONS, &quot;instructions&quot; },</a>
<a name="4648"><span class="lineNum">    4648 </span>            :         { PERF_COUNT_HW_BUS_CYCLES, &quot;bus cycles&quot; },</a>
<a name="4649"><span class="lineNum">    4649 </span>            :         { PERF_COUNT_HW_CACHE_REFERENCES, &quot;cache references&quot; },</a>
<a name="4650"><span class="lineNum">    4650 </span>            :         { PERF_COUNT_HW_CACHE_MISSES, &quot;cache misses&quot; },</a>
<a name="4651"><span class="lineNum">    4651 </span>            :         { PERF_COUNT_HW_BRANCH_INSTRUCTIONS, &quot;branch instructions&quot; },</a>
<a name="4652"><span class="lineNum">    4652 </span>            :         { PERF_COUNT_HW_BRANCH_MISSES, &quot;branch misses&quot; },</a>
<a name="4653"><span class="lineNum">    4653 </span>            : };</a>
<a name="4654"><span class="lineNum">    4654 </span>            : </a>
<a name="4655"><span class="lineNum">    4655 </span><span class="lineCov">          1 : static __init void intel_arch_events_quirk(void)</span></a>
<a name="4656"><span class="lineNum">    4656 </span>            : {</a>
<a name="4657"><span class="lineNum">    4657 </span><span class="lineCov">          1 :         int bit;</span></a>
<a name="4658"><span class="lineNum">    4658 </span>            : </a>
<a name="4659"><span class="lineNum">    4659 </span>            :         /* disable event that reported as not presend by cpuid */</a>
<a name="4660"><span class="lineNum">    4660 </span><span class="lineCov">          1 :         for_each_set_bit(bit, x86_pmu.events_mask, ARRAY_SIZE(intel_arch_events_map)) {</span></a>
<a name="4661"><span class="lineNum">    4661 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[intel_arch_events_map[bit].id] = 0;</span></a>
<a name="4662"><span class="lineNum">    4662 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;CPUID marked event: \'%s\' unavailable\n&quot;,</span></a>
<a name="4663"><span class="lineNum">    4663 </span>            :                         intel_arch_events_map[bit].name);</a>
<a name="4664"><span class="lineNum">    4664 </span>            :         }</a>
<a name="4665"><span class="lineNum">    4665 </span><span class="lineCov">          1 : }</span></a>
<a name="4666"><span class="lineNum">    4666 </span>            : </a>
<a name="4667"><span class="lineNum">    4667 </span><span class="lineNoCov">          0 : static __init void intel_nehalem_quirk(void)</span></a>
<a name="4668"><span class="lineNum">    4668 </span>            : {</a>
<a name="4669"><span class="lineNum">    4669 </span><span class="lineNoCov">          0 :         union cpuid10_ebx ebx;</span></a>
<a name="4670"><span class="lineNum">    4670 </span>            : </a>
<a name="4671"><span class="lineNum">    4671 </span><span class="lineNoCov">          0 :         ebx.full = x86_pmu.events_maskl;</span></a>
<a name="4672"><span class="lineNum">    4672 </span><span class="lineNoCov">          0 :         if (ebx.split.no_branch_misses_retired) {</span></a>
<a name="4673"><span class="lineNum">    4673 </span>            :                 /*</a>
<a name="4674"><span class="lineNum">    4674 </span>            :                  * Erratum AAJ80 detected, we work it around by using</a>
<a name="4675"><span class="lineNum">    4675 </span>            :                  * the BR_MISP_EXEC.ANY event. This will over-count</a>
<a name="4676"><span class="lineNum">    4676 </span>            :                  * branch-misses, but it's still much better than the</a>
<a name="4677"><span class="lineNum">    4677 </span>            :                  * architectural event which is often completely bogus:</a>
<a name="4678"><span class="lineNum">    4678 </span>            :                  */</a>
<a name="4679"><span class="lineNum">    4679 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_BRANCH_MISSES] = 0x7f89;</span></a>
<a name="4680"><span class="lineNum">    4680 </span><span class="lineNoCov">          0 :                 ebx.split.no_branch_misses_retired = 0;</span></a>
<a name="4681"><span class="lineNum">    4681 </span><span class="lineNoCov">          0 :                 x86_pmu.events_maskl = ebx.full;</span></a>
<a name="4682"><span class="lineNum">    4682 </span><span class="lineNoCov">          0 :                 pr_info(&quot;CPU erratum AAJ80 worked around\n&quot;);</span></a>
<a name="4683"><span class="lineNum">    4683 </span>            :         }</a>
<a name="4684"><span class="lineNum">    4684 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4685"><span class="lineNum">    4685 </span>            : </a>
<a name="4686"><span class="lineNum">    4686 </span>            : /*</a>
<a name="4687"><span class="lineNum">    4687 </span>            :  * enable software workaround for errata:</a>
<a name="4688"><span class="lineNum">    4688 </span>            :  * SNB: BJ122</a>
<a name="4689"><span class="lineNum">    4689 </span>            :  * IVB: BV98</a>
<a name="4690"><span class="lineNum">    4690 </span>            :  * HSW: HSD29</a>
<a name="4691"><span class="lineNum">    4691 </span>            :  *</a>
<a name="4692"><span class="lineNum">    4692 </span>            :  * Only needed when HT is enabled. However detecting</a>
<a name="4693"><span class="lineNum">    4693 </span>            :  * if HT is enabled is difficult (model specific). So instead,</a>
<a name="4694"><span class="lineNum">    4694 </span>            :  * we enable the workaround in the early boot, and verify if</a>
<a name="4695"><span class="lineNum">    4695 </span>            :  * it is needed in a later initcall phase once we have valid</a>
<a name="4696"><span class="lineNum">    4696 </span>            :  * topology information to check if HT is actually enabled</a>
<a name="4697"><span class="lineNum">    4697 </span>            :  */</a>
<a name="4698"><span class="lineNum">    4698 </span><span class="lineCov">          1 : static __init void intel_ht_bug(void)</span></a>
<a name="4699"><span class="lineNum">    4699 </span>            : {</a>
<a name="4700"><span class="lineNum">    4700 </span><span class="lineCov">          1 :         x86_pmu.flags |= PMU_FL_EXCL_CNTRS | PMU_FL_EXCL_ENABLED;</span></a>
<a name="4701"><span class="lineNum">    4701 </span>            : </a>
<a name="4702"><span class="lineNum">    4702 </span><span class="lineCov">          1 :         x86_pmu.start_scheduling = intel_start_scheduling;</span></a>
<a name="4703"><span class="lineNum">    4703 </span><span class="lineCov">          1 :         x86_pmu.commit_scheduling = intel_commit_scheduling;</span></a>
<a name="4704"><span class="lineNum">    4704 </span><span class="lineCov">          1 :         x86_pmu.stop_scheduling = intel_stop_scheduling;</span></a>
<a name="4705"><span class="lineNum">    4705 </span><span class="lineCov">          1 : }</span></a>
<a name="4706"><span class="lineNum">    4706 </span>            : </a>
<a name="4707"><span class="lineNum">    4707 </span>            : EVENT_ATTR_STR(mem-loads,       mem_ld_hsw,     &quot;event=0xcd,umask=0x1,ldlat=3&quot;);</a>
<a name="4708"><span class="lineNum">    4708 </span>            : EVENT_ATTR_STR(mem-stores,      mem_st_hsw,     &quot;event=0xd0,umask=0x82&quot;)</a>
<a name="4709"><span class="lineNum">    4709 </span>            : </a>
<a name="4710"><span class="lineNum">    4710 </span>            : /* Haswell special events */</a>
<a name="4711"><span class="lineNum">    4711 </span>            : EVENT_ATTR_STR(tx-start,        tx_start,       &quot;event=0xc9,umask=0x1&quot;);</a>
<a name="4712"><span class="lineNum">    4712 </span>            : EVENT_ATTR_STR(tx-commit,       tx_commit,      &quot;event=0xc9,umask=0x2&quot;);</a>
<a name="4713"><span class="lineNum">    4713 </span>            : EVENT_ATTR_STR(tx-abort,        tx_abort,       &quot;event=0xc9,umask=0x4&quot;);</a>
<a name="4714"><span class="lineNum">    4714 </span>            : EVENT_ATTR_STR(tx-capacity,     tx_capacity,    &quot;event=0x54,umask=0x2&quot;);</a>
<a name="4715"><span class="lineNum">    4715 </span>            : EVENT_ATTR_STR(tx-conflict,     tx_conflict,    &quot;event=0x54,umask=0x1&quot;);</a>
<a name="4716"><span class="lineNum">    4716 </span>            : EVENT_ATTR_STR(el-start,        el_start,       &quot;event=0xc8,umask=0x1&quot;);</a>
<a name="4717"><span class="lineNum">    4717 </span>            : EVENT_ATTR_STR(el-commit,       el_commit,      &quot;event=0xc8,umask=0x2&quot;);</a>
<a name="4718"><span class="lineNum">    4718 </span>            : EVENT_ATTR_STR(el-abort,        el_abort,       &quot;event=0xc8,umask=0x4&quot;);</a>
<a name="4719"><span class="lineNum">    4719 </span>            : EVENT_ATTR_STR(el-capacity,     el_capacity,    &quot;event=0x54,umask=0x2&quot;);</a>
<a name="4720"><span class="lineNum">    4720 </span>            : EVENT_ATTR_STR(el-conflict,     el_conflict,    &quot;event=0x54,umask=0x1&quot;);</a>
<a name="4721"><span class="lineNum">    4721 </span>            : EVENT_ATTR_STR(cycles-t,        cycles_t,       &quot;event=0x3c,in_tx=1&quot;);</a>
<a name="4722"><span class="lineNum">    4722 </span>            : EVENT_ATTR_STR(cycles-ct,       cycles_ct,      &quot;event=0x3c,in_tx=1,in_tx_cp=1&quot;);</a>
<a name="4723"><span class="lineNum">    4723 </span>            : </a>
<a name="4724"><span class="lineNum">    4724 </span>            : static struct attribute *hsw_events_attrs[] = {</a>
<a name="4725"><span class="lineNum">    4725 </span>            :         EVENT_PTR(td_slots_issued),</a>
<a name="4726"><span class="lineNum">    4726 </span>            :         EVENT_PTR(td_slots_retired),</a>
<a name="4727"><span class="lineNum">    4727 </span>            :         EVENT_PTR(td_fetch_bubbles),</a>
<a name="4728"><span class="lineNum">    4728 </span>            :         EVENT_PTR(td_total_slots),</a>
<a name="4729"><span class="lineNum">    4729 </span>            :         EVENT_PTR(td_total_slots_scale),</a>
<a name="4730"><span class="lineNum">    4730 </span>            :         EVENT_PTR(td_recovery_bubbles),</a>
<a name="4731"><span class="lineNum">    4731 </span>            :         EVENT_PTR(td_recovery_bubbles_scale),</a>
<a name="4732"><span class="lineNum">    4732 </span>            :         NULL</a>
<a name="4733"><span class="lineNum">    4733 </span>            : };</a>
<a name="4734"><span class="lineNum">    4734 </span>            : </a>
<a name="4735"><span class="lineNum">    4735 </span>            : static struct attribute *hsw_mem_events_attrs[] = {</a>
<a name="4736"><span class="lineNum">    4736 </span>            :         EVENT_PTR(mem_ld_hsw),</a>
<a name="4737"><span class="lineNum">    4737 </span>            :         EVENT_PTR(mem_st_hsw),</a>
<a name="4738"><span class="lineNum">    4738 </span>            :         NULL,</a>
<a name="4739"><span class="lineNum">    4739 </span>            : };</a>
<a name="4740"><span class="lineNum">    4740 </span>            : </a>
<a name="4741"><span class="lineNum">    4741 </span>            : static struct attribute *hsw_tsx_events_attrs[] = {</a>
<a name="4742"><span class="lineNum">    4742 </span>            :         EVENT_PTR(tx_start),</a>
<a name="4743"><span class="lineNum">    4743 </span>            :         EVENT_PTR(tx_commit),</a>
<a name="4744"><span class="lineNum">    4744 </span>            :         EVENT_PTR(tx_abort),</a>
<a name="4745"><span class="lineNum">    4745 </span>            :         EVENT_PTR(tx_capacity),</a>
<a name="4746"><span class="lineNum">    4746 </span>            :         EVENT_PTR(tx_conflict),</a>
<a name="4747"><span class="lineNum">    4747 </span>            :         EVENT_PTR(el_start),</a>
<a name="4748"><span class="lineNum">    4748 </span>            :         EVENT_PTR(el_commit),</a>
<a name="4749"><span class="lineNum">    4749 </span>            :         EVENT_PTR(el_abort),</a>
<a name="4750"><span class="lineNum">    4750 </span>            :         EVENT_PTR(el_capacity),</a>
<a name="4751"><span class="lineNum">    4751 </span>            :         EVENT_PTR(el_conflict),</a>
<a name="4752"><span class="lineNum">    4752 </span>            :         EVENT_PTR(cycles_t),</a>
<a name="4753"><span class="lineNum">    4753 </span>            :         EVENT_PTR(cycles_ct),</a>
<a name="4754"><span class="lineNum">    4754 </span>            :         NULL</a>
<a name="4755"><span class="lineNum">    4755 </span>            : };</a>
<a name="4756"><span class="lineNum">    4756 </span>            : </a>
<a name="4757"><span class="lineNum">    4757 </span>            : EVENT_ATTR_STR(tx-capacity-read,  tx_capacity_read,  &quot;event=0x54,umask=0x80&quot;);</a>
<a name="4758"><span class="lineNum">    4758 </span>            : EVENT_ATTR_STR(tx-capacity-write, tx_capacity_write, &quot;event=0x54,umask=0x2&quot;);</a>
<a name="4759"><span class="lineNum">    4759 </span>            : EVENT_ATTR_STR(el-capacity-read,  el_capacity_read,  &quot;event=0x54,umask=0x80&quot;);</a>
<a name="4760"><span class="lineNum">    4760 </span>            : EVENT_ATTR_STR(el-capacity-write, el_capacity_write, &quot;event=0x54,umask=0x2&quot;);</a>
<a name="4761"><span class="lineNum">    4761 </span>            : </a>
<a name="4762"><span class="lineNum">    4762 </span>            : static struct attribute *icl_events_attrs[] = {</a>
<a name="4763"><span class="lineNum">    4763 </span>            :         EVENT_PTR(mem_ld_hsw),</a>
<a name="4764"><span class="lineNum">    4764 </span>            :         EVENT_PTR(mem_st_hsw),</a>
<a name="4765"><span class="lineNum">    4765 </span>            :         NULL,</a>
<a name="4766"><span class="lineNum">    4766 </span>            : };</a>
<a name="4767"><span class="lineNum">    4767 </span>            : </a>
<a name="4768"><span class="lineNum">    4768 </span>            : static struct attribute *icl_td_events_attrs[] = {</a>
<a name="4769"><span class="lineNum">    4769 </span>            :         EVENT_PTR(slots),</a>
<a name="4770"><span class="lineNum">    4770 </span>            :         EVENT_PTR(td_retiring),</a>
<a name="4771"><span class="lineNum">    4771 </span>            :         EVENT_PTR(td_bad_spec),</a>
<a name="4772"><span class="lineNum">    4772 </span>            :         EVENT_PTR(td_fe_bound),</a>
<a name="4773"><span class="lineNum">    4773 </span>            :         EVENT_PTR(td_be_bound),</a>
<a name="4774"><span class="lineNum">    4774 </span>            :         NULL,</a>
<a name="4775"><span class="lineNum">    4775 </span>            : };</a>
<a name="4776"><span class="lineNum">    4776 </span>            : </a>
<a name="4777"><span class="lineNum">    4777 </span>            : static struct attribute *icl_tsx_events_attrs[] = {</a>
<a name="4778"><span class="lineNum">    4778 </span>            :         EVENT_PTR(tx_start),</a>
<a name="4779"><span class="lineNum">    4779 </span>            :         EVENT_PTR(tx_abort),</a>
<a name="4780"><span class="lineNum">    4780 </span>            :         EVENT_PTR(tx_commit),</a>
<a name="4781"><span class="lineNum">    4781 </span>            :         EVENT_PTR(tx_capacity_read),</a>
<a name="4782"><span class="lineNum">    4782 </span>            :         EVENT_PTR(tx_capacity_write),</a>
<a name="4783"><span class="lineNum">    4783 </span>            :         EVENT_PTR(tx_conflict),</a>
<a name="4784"><span class="lineNum">    4784 </span>            :         EVENT_PTR(el_start),</a>
<a name="4785"><span class="lineNum">    4785 </span>            :         EVENT_PTR(el_abort),</a>
<a name="4786"><span class="lineNum">    4786 </span>            :         EVENT_PTR(el_commit),</a>
<a name="4787"><span class="lineNum">    4787 </span>            :         EVENT_PTR(el_capacity_read),</a>
<a name="4788"><span class="lineNum">    4788 </span>            :         EVENT_PTR(el_capacity_write),</a>
<a name="4789"><span class="lineNum">    4789 </span>            :         EVENT_PTR(el_conflict),</a>
<a name="4790"><span class="lineNum">    4790 </span>            :         EVENT_PTR(cycles_t),</a>
<a name="4791"><span class="lineNum">    4791 </span>            :         EVENT_PTR(cycles_ct),</a>
<a name="4792"><span class="lineNum">    4792 </span>            :         NULL,</a>
<a name="4793"><span class="lineNum">    4793 </span>            : };</a>
<a name="4794"><span class="lineNum">    4794 </span>            : </a>
<a name="4795"><span class="lineNum">    4795 </span>            : </a>
<a name="4796"><span class="lineNum">    4796 </span>            : EVENT_ATTR_STR(mem-stores,      mem_st_spr,     &quot;event=0xcd,umask=0x2&quot;);</a>
<a name="4797"><span class="lineNum">    4797 </span>            : EVENT_ATTR_STR(mem-loads-aux,   mem_ld_aux,     &quot;event=0x03,umask=0x82&quot;);</a>
<a name="4798"><span class="lineNum">    4798 </span>            : </a>
<a name="4799"><span class="lineNum">    4799 </span>            : static struct attribute *spr_events_attrs[] = {</a>
<a name="4800"><span class="lineNum">    4800 </span>            :         EVENT_PTR(mem_ld_hsw),</a>
<a name="4801"><span class="lineNum">    4801 </span>            :         EVENT_PTR(mem_st_spr),</a>
<a name="4802"><span class="lineNum">    4802 </span>            :         EVENT_PTR(mem_ld_aux),</a>
<a name="4803"><span class="lineNum">    4803 </span>            :         NULL,</a>
<a name="4804"><span class="lineNum">    4804 </span>            : };</a>
<a name="4805"><span class="lineNum">    4805 </span>            : </a>
<a name="4806"><span class="lineNum">    4806 </span>            : static struct attribute *spr_td_events_attrs[] = {</a>
<a name="4807"><span class="lineNum">    4807 </span>            :         EVENT_PTR(slots),</a>
<a name="4808"><span class="lineNum">    4808 </span>            :         EVENT_PTR(td_retiring),</a>
<a name="4809"><span class="lineNum">    4809 </span>            :         EVENT_PTR(td_bad_spec),</a>
<a name="4810"><span class="lineNum">    4810 </span>            :         EVENT_PTR(td_fe_bound),</a>
<a name="4811"><span class="lineNum">    4811 </span>            :         EVENT_PTR(td_be_bound),</a>
<a name="4812"><span class="lineNum">    4812 </span>            :         EVENT_PTR(td_heavy_ops),</a>
<a name="4813"><span class="lineNum">    4813 </span>            :         EVENT_PTR(td_br_mispredict),</a>
<a name="4814"><span class="lineNum">    4814 </span>            :         EVENT_PTR(td_fetch_lat),</a>
<a name="4815"><span class="lineNum">    4815 </span>            :         EVENT_PTR(td_mem_bound),</a>
<a name="4816"><span class="lineNum">    4816 </span>            :         NULL,</a>
<a name="4817"><span class="lineNum">    4817 </span>            : };</a>
<a name="4818"><span class="lineNum">    4818 </span>            : </a>
<a name="4819"><span class="lineNum">    4819 </span>            : static struct attribute *spr_tsx_events_attrs[] = {</a>
<a name="4820"><span class="lineNum">    4820 </span>            :         EVENT_PTR(tx_start),</a>
<a name="4821"><span class="lineNum">    4821 </span>            :         EVENT_PTR(tx_abort),</a>
<a name="4822"><span class="lineNum">    4822 </span>            :         EVENT_PTR(tx_commit),</a>
<a name="4823"><span class="lineNum">    4823 </span>            :         EVENT_PTR(tx_capacity_read),</a>
<a name="4824"><span class="lineNum">    4824 </span>            :         EVENT_PTR(tx_capacity_write),</a>
<a name="4825"><span class="lineNum">    4825 </span>            :         EVENT_PTR(tx_conflict),</a>
<a name="4826"><span class="lineNum">    4826 </span>            :         EVENT_PTR(cycles_t),</a>
<a name="4827"><span class="lineNum">    4827 </span>            :         EVENT_PTR(cycles_ct),</a>
<a name="4828"><span class="lineNum">    4828 </span>            :         NULL,</a>
<a name="4829"><span class="lineNum">    4829 </span>            : };</a>
<a name="4830"><span class="lineNum">    4830 </span>            : </a>
<a name="4831"><span class="lineNum">    4831 </span><span class="lineNoCov">          0 : static ssize_t freeze_on_smi_show(struct device *cdev,</span></a>
<a name="4832"><span class="lineNum">    4832 </span>            :                                   struct device_attribute *attr,</a>
<a name="4833"><span class="lineNum">    4833 </span>            :                                   char *buf)</a>
<a name="4834"><span class="lineNum">    4834 </span>            : {</a>
<a name="4835"><span class="lineNum">    4835 </span><span class="lineNoCov">          0 :         return sprintf(buf, &quot;%lu\n&quot;, x86_pmu.attr_freeze_on_smi);</span></a>
<a name="4836"><span class="lineNum">    4836 </span>            : }</a>
<a name="4837"><span class="lineNum">    4837 </span>            : </a>
<a name="4838"><span class="lineNum">    4838 </span>            : static DEFINE_MUTEX(freeze_on_smi_mutex);</a>
<a name="4839"><span class="lineNum">    4839 </span>            : </a>
<a name="4840"><span class="lineNum">    4840 </span><span class="lineNoCov">          0 : static ssize_t freeze_on_smi_store(struct device *cdev,</span></a>
<a name="4841"><span class="lineNum">    4841 </span>            :                                    struct device_attribute *attr,</a>
<a name="4842"><span class="lineNum">    4842 </span>            :                                    const char *buf, size_t count)</a>
<a name="4843"><span class="lineNum">    4843 </span>            : {</a>
<a name="4844"><span class="lineNum">    4844 </span><span class="lineNoCov">          0 :         unsigned long val;</span></a>
<a name="4845"><span class="lineNum">    4845 </span><span class="lineNoCov">          0 :         ssize_t ret;</span></a>
<a name="4846"><span class="lineNum">    4846 </span>            : </a>
<a name="4847"><span class="lineNum">    4847 </span><span class="lineNoCov">          0 :         ret = kstrtoul(buf, 0, &amp;val);</span></a>
<a name="4848"><span class="lineNum">    4848 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="4849"><span class="lineNum">    4849 </span>            :                 return ret;</a>
<a name="4850"><span class="lineNum">    4850 </span>            : </a>
<a name="4851"><span class="lineNum">    4851 </span><span class="lineNoCov">          0 :         if (val &gt; 1)</span></a>
<a name="4852"><span class="lineNum">    4852 </span>            :                 return -EINVAL;</a>
<a name="4853"><span class="lineNum">    4853 </span>            : </a>
<a name="4854"><span class="lineNum">    4854 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;freeze_on_smi_mutex);</span></a>
<a name="4855"><span class="lineNum">    4855 </span>            : </a>
<a name="4856"><span class="lineNum">    4856 </span><span class="lineNoCov">          0 :         if (x86_pmu.attr_freeze_on_smi == val)</span></a>
<a name="4857"><span class="lineNum">    4857 </span><span class="lineNoCov">          0 :                 goto done;</span></a>
<a name="4858"><span class="lineNum">    4858 </span>            : </a>
<a name="4859"><span class="lineNum">    4859 </span><span class="lineNoCov">          0 :         x86_pmu.attr_freeze_on_smi = val;</span></a>
<a name="4860"><span class="lineNum">    4860 </span>            : </a>
<a name="4861"><span class="lineNum">    4861 </span><span class="lineNoCov">          0 :         get_online_cpus();</span></a>
<a name="4862"><span class="lineNum">    4862 </span><span class="lineNoCov">          0 :         on_each_cpu(flip_smm_bit, &amp;val, 1);</span></a>
<a name="4863"><span class="lineNum">    4863 </span><span class="lineNoCov">          0 :         put_online_cpus();</span></a>
<a name="4864"><span class="lineNum">    4864 </span><span class="lineNoCov">          0 : done:</span></a>
<a name="4865"><span class="lineNum">    4865 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;freeze_on_smi_mutex);</span></a>
<a name="4866"><span class="lineNum">    4866 </span>            : </a>
<a name="4867"><span class="lineNum">    4867 </span><span class="lineNoCov">          0 :         return count;</span></a>
<a name="4868"><span class="lineNum">    4868 </span>            : }</a>
<a name="4869"><span class="lineNum">    4869 </span>            : </a>
<a name="4870"><span class="lineNum">    4870 </span><span class="lineNoCov">          0 : static void update_tfa_sched(void *ignored)</span></a>
<a name="4871"><span class="lineNum">    4871 </span>            : {</a>
<a name="4872"><span class="lineNum">    4872 </span><span class="lineNoCov">          0 :         struct cpu_hw_events *cpuc = this_cpu_ptr(&amp;cpu_hw_events);</span></a>
<a name="4873"><span class="lineNum">    4873 </span>            : </a>
<a name="4874"><span class="lineNum">    4874 </span>            :         /*</a>
<a name="4875"><span class="lineNum">    4875 </span>            :          * check if PMC3 is used</a>
<a name="4876"><span class="lineNum">    4876 </span>            :          * and if so force schedule out for all event types all contexts</a>
<a name="4877"><span class="lineNum">    4877 </span>            :          */</a>
<a name="4878"><span class="lineNum">    4878 </span><span class="lineNoCov">          0 :         if (test_bit(3, cpuc-&gt;active_mask))</span></a>
<a name="4879"><span class="lineNum">    4879 </span><span class="lineNoCov">          0 :                 perf_pmu_resched(x86_get_pmu());</span></a>
<a name="4880"><span class="lineNum">    4880 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4881"><span class="lineNum">    4881 </span>            : </a>
<a name="4882"><span class="lineNum">    4882 </span><span class="lineNoCov">          0 : static ssize_t show_sysctl_tfa(struct device *cdev,</span></a>
<a name="4883"><span class="lineNum">    4883 </span>            :                               struct device_attribute *attr,</a>
<a name="4884"><span class="lineNum">    4884 </span>            :                               char *buf)</a>
<a name="4885"><span class="lineNum">    4885 </span>            : {</a>
<a name="4886"><span class="lineNum">    4886 </span><span class="lineNoCov">          0 :         return snprintf(buf, 40, &quot;%d\n&quot;, allow_tsx_force_abort);</span></a>
<a name="4887"><span class="lineNum">    4887 </span>            : }</a>
<a name="4888"><span class="lineNum">    4888 </span>            : </a>
<a name="4889"><span class="lineNum">    4889 </span><span class="lineNoCov">          0 : static ssize_t set_sysctl_tfa(struct device *cdev,</span></a>
<a name="4890"><span class="lineNum">    4890 </span>            :                               struct device_attribute *attr,</a>
<a name="4891"><span class="lineNum">    4891 </span>            :                               const char *buf, size_t count)</a>
<a name="4892"><span class="lineNum">    4892 </span>            : {</a>
<a name="4893"><span class="lineNum">    4893 </span><span class="lineNoCov">          0 :         bool val;</span></a>
<a name="4894"><span class="lineNum">    4894 </span><span class="lineNoCov">          0 :         ssize_t ret;</span></a>
<a name="4895"><span class="lineNum">    4895 </span>            : </a>
<a name="4896"><span class="lineNum">    4896 </span><span class="lineNoCov">          0 :         ret = kstrtobool(buf, &amp;val);</span></a>
<a name="4897"><span class="lineNum">    4897 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="4898"><span class="lineNum">    4898 </span>            :                 return ret;</a>
<a name="4899"><span class="lineNum">    4899 </span>            : </a>
<a name="4900"><span class="lineNum">    4900 </span>            :         /* no change */</a>
<a name="4901"><span class="lineNum">    4901 </span><span class="lineNoCov">          0 :         if (val == allow_tsx_force_abort)</span></a>
<a name="4902"><span class="lineNum">    4902 </span><span class="lineNoCov">          0 :                 return count;</span></a>
<a name="4903"><span class="lineNum">    4903 </span>            : </a>
<a name="4904"><span class="lineNum">    4904 </span><span class="lineNoCov">          0 :         allow_tsx_force_abort = val;</span></a>
<a name="4905"><span class="lineNum">    4905 </span>            : </a>
<a name="4906"><span class="lineNum">    4906 </span><span class="lineNoCov">          0 :         get_online_cpus();</span></a>
<a name="4907"><span class="lineNum">    4907 </span><span class="lineNoCov">          0 :         on_each_cpu(update_tfa_sched, NULL, 1);</span></a>
<a name="4908"><span class="lineNum">    4908 </span><span class="lineNoCov">          0 :         put_online_cpus();</span></a>
<a name="4909"><span class="lineNum">    4909 </span>            : </a>
<a name="4910"><span class="lineNum">    4910 </span><span class="lineNoCov">          0 :         return count;</span></a>
<a name="4911"><span class="lineNum">    4911 </span>            : }</a>
<a name="4912"><span class="lineNum">    4912 </span>            : </a>
<a name="4913"><span class="lineNum">    4913 </span>            : </a>
<a name="4914"><span class="lineNum">    4914 </span>            : static DEVICE_ATTR_RW(freeze_on_smi);</a>
<a name="4915"><span class="lineNum">    4915 </span>            : </a>
<a name="4916"><span class="lineNum">    4916 </span><span class="lineNoCov">          0 : static ssize_t branches_show(struct device *cdev,</span></a>
<a name="4917"><span class="lineNum">    4917 </span>            :                              struct device_attribute *attr,</a>
<a name="4918"><span class="lineNum">    4918 </span>            :                              char *buf)</a>
<a name="4919"><span class="lineNum">    4919 </span>            : {</a>
<a name="4920"><span class="lineNum">    4920 </span><span class="lineNoCov">          0 :         return snprintf(buf, PAGE_SIZE, &quot;%d\n&quot;, x86_pmu.lbr_nr);</span></a>
<a name="4921"><span class="lineNum">    4921 </span>            : }</a>
<a name="4922"><span class="lineNum">    4922 </span>            : </a>
<a name="4923"><span class="lineNum">    4923 </span>            : static DEVICE_ATTR_RO(branches);</a>
<a name="4924"><span class="lineNum">    4924 </span>            : </a>
<a name="4925"><span class="lineNum">    4925 </span>            : static struct attribute *lbr_attrs[] = {</a>
<a name="4926"><span class="lineNum">    4926 </span>            :         &amp;dev_attr_branches.attr,</a>
<a name="4927"><span class="lineNum">    4927 </span>            :         NULL</a>
<a name="4928"><span class="lineNum">    4928 </span>            : };</a>
<a name="4929"><span class="lineNum">    4929 </span>            : </a>
<a name="4930"><span class="lineNum">    4930 </span>            : static char pmu_name_str[30];</a>
<a name="4931"><span class="lineNum">    4931 </span>            : </a>
<a name="4932"><span class="lineNum">    4932 </span><span class="lineNoCov">          0 : static ssize_t pmu_name_show(struct device *cdev,</span></a>
<a name="4933"><span class="lineNum">    4933 </span>            :                              struct device_attribute *attr,</a>
<a name="4934"><span class="lineNum">    4934 </span>            :                              char *buf)</a>
<a name="4935"><span class="lineNum">    4935 </span>            : {</a>
<a name="4936"><span class="lineNum">    4936 </span><span class="lineNoCov">          0 :         return snprintf(buf, PAGE_SIZE, &quot;%s\n&quot;, pmu_name_str);</span></a>
<a name="4937"><span class="lineNum">    4937 </span>            : }</a>
<a name="4938"><span class="lineNum">    4938 </span>            : </a>
<a name="4939"><span class="lineNum">    4939 </span>            : static DEVICE_ATTR_RO(pmu_name);</a>
<a name="4940"><span class="lineNum">    4940 </span>            : </a>
<a name="4941"><span class="lineNum">    4941 </span>            : static struct attribute *intel_pmu_caps_attrs[] = {</a>
<a name="4942"><span class="lineNum">    4942 </span>            :        &amp;dev_attr_pmu_name.attr,</a>
<a name="4943"><span class="lineNum">    4943 </span>            :        NULL</a>
<a name="4944"><span class="lineNum">    4944 </span>            : };</a>
<a name="4945"><span class="lineNum">    4945 </span>            : </a>
<a name="4946"><span class="lineNum">    4946 </span>            : static DEVICE_ATTR(allow_tsx_force_abort, 0644,</a>
<a name="4947"><span class="lineNum">    4947 </span>            :                    show_sysctl_tfa,</a>
<a name="4948"><span class="lineNum">    4948 </span>            :                    set_sysctl_tfa);</a>
<a name="4949"><span class="lineNum">    4949 </span>            : </a>
<a name="4950"><span class="lineNum">    4950 </span>            : static struct attribute *intel_pmu_attrs[] = {</a>
<a name="4951"><span class="lineNum">    4951 </span>            :         &amp;dev_attr_freeze_on_smi.attr,</a>
<a name="4952"><span class="lineNum">    4952 </span>            :         &amp;dev_attr_allow_tsx_force_abort.attr,</a>
<a name="4953"><span class="lineNum">    4953 </span>            :         NULL,</a>
<a name="4954"><span class="lineNum">    4954 </span>            : };</a>
<a name="4955"><span class="lineNum">    4955 </span>            : </a>
<a name="4956"><span class="lineNum">    4956 </span>            : static umode_t</a>
<a name="4957"><span class="lineNum">    4957 </span><span class="lineCov">         12 : tsx_is_visible(struct kobject *kobj, struct attribute *attr, int i)</span></a>
<a name="4958"><span class="lineNum">    4958 </span>            : {</a>
<a name="4959"><span class="lineNum">    4959 </span><span class="lineCov">         12 :         return boot_cpu_has(X86_FEATURE_RTM) ? attr-&gt;mode : 0;</span></a>
<a name="4960"><span class="lineNum">    4960 </span>            : }</a>
<a name="4961"><span class="lineNum">    4961 </span>            : </a>
<a name="4962"><span class="lineNum">    4962 </span>            : static umode_t</a>
<a name="4963"><span class="lineNum">    4963 </span><span class="lineCov">          2 : pebs_is_visible(struct kobject *kobj, struct attribute *attr, int i)</span></a>
<a name="4964"><span class="lineNum">    4964 </span>            : {</a>
<a name="4965"><span class="lineNum">    4965 </span><span class="lineCov">          2 :         return x86_pmu.pebs ? attr-&gt;mode : 0;</span></a>
<a name="4966"><span class="lineNum">    4966 </span>            : }</a>
<a name="4967"><span class="lineNum">    4967 </span>            : </a>
<a name="4968"><span class="lineNum">    4968 </span>            : static umode_t</a>
<a name="4969"><span class="lineNum">    4969 </span><span class="lineCov">          1 : lbr_is_visible(struct kobject *kobj, struct attribute *attr, int i)</span></a>
<a name="4970"><span class="lineNum">    4970 </span>            : {</a>
<a name="4971"><span class="lineNum">    4971 </span><span class="lineCov">          1 :         return x86_pmu.lbr_nr ? attr-&gt;mode : 0;</span></a>
<a name="4972"><span class="lineNum">    4972 </span>            : }</a>
<a name="4973"><span class="lineNum">    4973 </span>            : </a>
<a name="4974"><span class="lineNum">    4974 </span>            : static umode_t</a>
<a name="4975"><span class="lineNum">    4975 </span><span class="lineCov">          2 : exra_is_visible(struct kobject *kobj, struct attribute *attr, int i)</span></a>
<a name="4976"><span class="lineNum">    4976 </span>            : {</a>
<a name="4977"><span class="lineNum">    4977 </span><span class="lineCov">          2 :         return x86_pmu.version &gt;= 2 ? attr-&gt;mode : 0;</span></a>
<a name="4978"><span class="lineNum">    4978 </span>            : }</a>
<a name="4979"><span class="lineNum">    4979 </span>            : </a>
<a name="4980"><span class="lineNum">    4980 </span>            : static umode_t</a>
<a name="4981"><span class="lineNum">    4981 </span><span class="lineCov">          2 : default_is_visible(struct kobject *kobj, struct attribute *attr, int i)</span></a>
<a name="4982"><span class="lineNum">    4982 </span>            : {</a>
<a name="4983"><span class="lineNum">    4983 </span><span class="lineCov">          2 :         if (attr == &amp;dev_attr_allow_tsx_force_abort.attr)</span></a>
<a name="4984"><span class="lineNum">    4984 </span><span class="lineCov">          1 :                 return x86_pmu.flags &amp; PMU_FL_TFA ? attr-&gt;mode : 0;</span></a>
<a name="4985"><span class="lineNum">    4985 </span>            : </a>
<a name="4986"><span class="lineNum">    4986 </span><span class="lineCov">          1 :         return attr-&gt;mode;</span></a>
<a name="4987"><span class="lineNum">    4987 </span>            : }</a>
<a name="4988"><span class="lineNum">    4988 </span>            : </a>
<a name="4989"><span class="lineNum">    4989 </span>            : static struct attribute_group group_events_td  = {</a>
<a name="4990"><span class="lineNum">    4990 </span>            :         .name = &quot;events&quot;,</a>
<a name="4991"><span class="lineNum">    4991 </span>            : };</a>
<a name="4992"><span class="lineNum">    4992 </span>            : </a>
<a name="4993"><span class="lineNum">    4993 </span>            : static struct attribute_group group_events_mem = {</a>
<a name="4994"><span class="lineNum">    4994 </span>            :         .name       = &quot;events&quot;,</a>
<a name="4995"><span class="lineNum">    4995 </span>            :         .is_visible = pebs_is_visible,</a>
<a name="4996"><span class="lineNum">    4996 </span>            : };</a>
<a name="4997"><span class="lineNum">    4997 </span>            : </a>
<a name="4998"><span class="lineNum">    4998 </span>            : static struct attribute_group group_events_tsx = {</a>
<a name="4999"><span class="lineNum">    4999 </span>            :         .name       = &quot;events&quot;,</a>
<a name="5000"><span class="lineNum">    5000 </span>            :         .is_visible = tsx_is_visible,</a>
<a name="5001"><span class="lineNum">    5001 </span>            : };</a>
<a name="5002"><span class="lineNum">    5002 </span>            : </a>
<a name="5003"><span class="lineNum">    5003 </span>            : static struct attribute_group group_caps_gen = {</a>
<a name="5004"><span class="lineNum">    5004 </span>            :         .name  = &quot;caps&quot;,</a>
<a name="5005"><span class="lineNum">    5005 </span>            :         .attrs = intel_pmu_caps_attrs,</a>
<a name="5006"><span class="lineNum">    5006 </span>            : };</a>
<a name="5007"><span class="lineNum">    5007 </span>            : </a>
<a name="5008"><span class="lineNum">    5008 </span>            : static struct attribute_group group_caps_lbr = {</a>
<a name="5009"><span class="lineNum">    5009 </span>            :         .name       = &quot;caps&quot;,</a>
<a name="5010"><span class="lineNum">    5010 </span>            :         .attrs      = lbr_attrs,</a>
<a name="5011"><span class="lineNum">    5011 </span>            :         .is_visible = lbr_is_visible,</a>
<a name="5012"><span class="lineNum">    5012 </span>            : };</a>
<a name="5013"><span class="lineNum">    5013 </span>            : </a>
<a name="5014"><span class="lineNum">    5014 </span>            : static struct attribute_group group_format_extra = {</a>
<a name="5015"><span class="lineNum">    5015 </span>            :         .name       = &quot;format&quot;,</a>
<a name="5016"><span class="lineNum">    5016 </span>            :         .is_visible = exra_is_visible,</a>
<a name="5017"><span class="lineNum">    5017 </span>            : };</a>
<a name="5018"><span class="lineNum">    5018 </span>            : </a>
<a name="5019"><span class="lineNum">    5019 </span>            : static struct attribute_group group_format_extra_skl = {</a>
<a name="5020"><span class="lineNum">    5020 </span>            :         .name       = &quot;format&quot;,</a>
<a name="5021"><span class="lineNum">    5021 </span>            :         .is_visible = exra_is_visible,</a>
<a name="5022"><span class="lineNum">    5022 </span>            : };</a>
<a name="5023"><span class="lineNum">    5023 </span>            : </a>
<a name="5024"><span class="lineNum">    5024 </span>            : static struct attribute_group group_default = {</a>
<a name="5025"><span class="lineNum">    5025 </span>            :         .attrs      = intel_pmu_attrs,</a>
<a name="5026"><span class="lineNum">    5026 </span>            :         .is_visible = default_is_visible,</a>
<a name="5027"><span class="lineNum">    5027 </span>            : };</a>
<a name="5028"><span class="lineNum">    5028 </span>            : </a>
<a name="5029"><span class="lineNum">    5029 </span>            : static const struct attribute_group *attr_update[] = {</a>
<a name="5030"><span class="lineNum">    5030 </span>            :         &amp;group_events_td,</a>
<a name="5031"><span class="lineNum">    5031 </span>            :         &amp;group_events_mem,</a>
<a name="5032"><span class="lineNum">    5032 </span>            :         &amp;group_events_tsx,</a>
<a name="5033"><span class="lineNum">    5033 </span>            :         &amp;group_caps_gen,</a>
<a name="5034"><span class="lineNum">    5034 </span>            :         &amp;group_caps_lbr,</a>
<a name="5035"><span class="lineNum">    5035 </span>            :         &amp;group_format_extra,</a>
<a name="5036"><span class="lineNum">    5036 </span>            :         &amp;group_format_extra_skl,</a>
<a name="5037"><span class="lineNum">    5037 </span>            :         &amp;group_default,</a>
<a name="5038"><span class="lineNum">    5038 </span>            :         NULL,</a>
<a name="5039"><span class="lineNum">    5039 </span>            : };</a>
<a name="5040"><span class="lineNum">    5040 </span>            : </a>
<a name="5041"><span class="lineNum">    5041 </span>            : static struct attribute *empty_attrs;</a>
<a name="5042"><span class="lineNum">    5042 </span>            : </a>
<a name="5043"><span class="lineNum">    5043 </span><span class="lineCov">          1 : __init int intel_pmu_init(void)</span></a>
<a name="5044"><span class="lineNum">    5044 </span>            : {</a>
<a name="5045"><span class="lineNum">    5045 </span><span class="lineCov">          1 :         struct attribute **extra_skl_attr = &amp;empty_attrs;</span></a>
<a name="5046"><span class="lineNum">    5046 </span><span class="lineCov">          1 :         struct attribute **extra_attr = &amp;empty_attrs;</span></a>
<a name="5047"><span class="lineNum">    5047 </span><span class="lineCov">          1 :         struct attribute **td_attr    = &amp;empty_attrs;</span></a>
<a name="5048"><span class="lineNum">    5048 </span><span class="lineCov">          1 :         struct attribute **mem_attr   = &amp;empty_attrs;</span></a>
<a name="5049"><span class="lineNum">    5049 </span><span class="lineCov">          1 :         struct attribute **tsx_attr   = &amp;empty_attrs;</span></a>
<a name="5050"><span class="lineNum">    5050 </span><span class="lineCov">          1 :         union cpuid10_edx edx;</span></a>
<a name="5051"><span class="lineNum">    5051 </span><span class="lineCov">          1 :         union cpuid10_eax eax;</span></a>
<a name="5052"><span class="lineNum">    5052 </span><span class="lineCov">          1 :         union cpuid10_ebx ebx;</span></a>
<a name="5053"><span class="lineNum">    5053 </span><span class="lineCov">          1 :         struct event_constraint *c;</span></a>
<a name="5054"><span class="lineNum">    5054 </span><span class="lineCov">          1 :         unsigned int fixed_mask;</span></a>
<a name="5055"><span class="lineNum">    5055 </span><span class="lineCov">          1 :         struct extra_reg *er;</span></a>
<a name="5056"><span class="lineNum">    5056 </span><span class="lineCov">          1 :         bool pmem = false;</span></a>
<a name="5057"><span class="lineNum">    5057 </span><span class="lineCov">          1 :         int version, i;</span></a>
<a name="5058"><span class="lineNum">    5058 </span><span class="lineCov">          1 :         char *name;</span></a>
<a name="5059"><span class="lineNum">    5059 </span>            : </a>
<a name="5060"><span class="lineNum">    5060 </span><span class="lineCov">          1 :         if (!cpu_has(&amp;boot_cpu_data, X86_FEATURE_ARCH_PERFMON)) {</span></a>
<a name="5061"><span class="lineNum">    5061 </span><span class="lineNoCov">          0 :                 switch (boot_cpu_data.x86) {</span></a>
<a name="5062"><span class="lineNum">    5062 </span><span class="lineNoCov">          0 :                 case 0x6:</span></a>
<a name="5063"><span class="lineNum">    5063 </span><span class="lineNoCov">          0 :                         return p6_pmu_init();</span></a>
<a name="5064"><span class="lineNum">    5064 </span><span class="lineNoCov">          0 :                 case 0xb:</span></a>
<a name="5065"><span class="lineNum">    5065 </span><span class="lineNoCov">          0 :                         return knc_pmu_init();</span></a>
<a name="5066"><span class="lineNum">    5066 </span><span class="lineNoCov">          0 :                 case 0xf:</span></a>
<a name="5067"><span class="lineNum">    5067 </span><span class="lineNoCov">          0 :                         return p4_pmu_init();</span></a>
<a name="5068"><span class="lineNum">    5068 </span>            :                 }</a>
<a name="5069"><span class="lineNum">    5069 </span>            :                 return -ENODEV;</a>
<a name="5070"><span class="lineNum">    5070 </span>            :         }</a>
<a name="5071"><span class="lineNum">    5071 </span>            : </a>
<a name="5072"><span class="lineNum">    5072 </span>            :         /*</a>
<a name="5073"><span class="lineNum">    5073 </span>            :          * Check whether the Architectural PerfMon supports</a>
<a name="5074"><span class="lineNum">    5074 </span>            :          * Branch Misses Retired hw_event or not.</a>
<a name="5075"><span class="lineNum">    5075 </span>            :          */</a>
<a name="5076"><span class="lineNum">    5076 </span><span class="lineCov">          1 :         cpuid(10, &amp;eax.full, &amp;ebx.full, &amp;fixed_mask, &amp;edx.full);</span></a>
<a name="5077"><span class="lineNum">    5077 </span><span class="lineCov">          1 :         if (eax.split.mask_length &lt; ARCH_PERFMON_EVENTS_COUNT)</span></a>
<a name="5078"><span class="lineNum">    5078 </span>            :                 return -ENODEV;</a>
<a name="5079"><span class="lineNum">    5079 </span>            : </a>
<a name="5080"><span class="lineNum">    5080 </span><span class="lineCov">          1 :         version = eax.split.version_id;</span></a>
<a name="5081"><span class="lineNum">    5081 </span><span class="lineCov">          1 :         if (version &lt; 2)</span></a>
<a name="5082"><span class="lineNum">    5082 </span><span class="lineNoCov">          0 :                 x86_pmu = core_pmu;</span></a>
<a name="5083"><span class="lineNum">    5083 </span>            :         else</a>
<a name="5084"><span class="lineNum">    5084 </span><span class="lineCov">          1 :                 x86_pmu = intel_pmu;</span></a>
<a name="5085"><span class="lineNum">    5085 </span>            : </a>
<a name="5086"><span class="lineNum">    5086 </span><span class="lineCov">          1 :         x86_pmu.version                 = version;</span></a>
<a name="5087"><span class="lineNum">    5087 </span><span class="lineCov">          1 :         x86_pmu.num_counters            = eax.split.num_counters;</span></a>
<a name="5088"><span class="lineNum">    5088 </span><span class="lineCov">          1 :         x86_pmu.cntval_bits             = eax.split.bit_width;</span></a>
<a name="5089"><span class="lineNum">    5089 </span><span class="lineCov">          1 :         x86_pmu.cntval_mask             = (1ULL &lt;&lt; eax.split.bit_width) - 1;</span></a>
<a name="5090"><span class="lineNum">    5090 </span>            : </a>
<a name="5091"><span class="lineNum">    5091 </span><span class="lineCov">          1 :         x86_pmu.events_maskl            = ebx.full;</span></a>
<a name="5092"><span class="lineNum">    5092 </span><span class="lineCov">          1 :         x86_pmu.events_mask_len         = eax.split.mask_length;</span></a>
<a name="5093"><span class="lineNum">    5093 </span>            : </a>
<a name="5094"><span class="lineNum">    5094 </span><span class="lineCov">          1 :         x86_pmu.max_pebs_events         = min_t(unsigned, MAX_PEBS_EVENTS, x86_pmu.num_counters);</span></a>
<a name="5095"><span class="lineNum">    5095 </span>            : </a>
<a name="5096"><span class="lineNum">    5096 </span>            :         /*</a>
<a name="5097"><span class="lineNum">    5097 </span>            :          * Quirk: v2 perfmon does not report fixed-purpose events, so</a>
<a name="5098"><span class="lineNum">    5098 </span>            :          * assume at least 3 events, when not running in a hypervisor:</a>
<a name="5099"><span class="lineNum">    5099 </span>            :          */</a>
<a name="5100"><span class="lineNum">    5100 </span><span class="lineCov">          1 :         if (version &gt; 1 &amp;&amp; version &lt; 5) {</span></a>
<a name="5101"><span class="lineNum">    5101 </span><span class="lineCov">          1 :                 int assume = 3 * !boot_cpu_has(X86_FEATURE_HYPERVISOR);</span></a>
<a name="5102"><span class="lineNum">    5102 </span>            : </a>
<a name="5103"><span class="lineNum">    5103 </span><span class="lineCov">          1 :                 x86_pmu.num_counters_fixed =</span></a>
<a name="5104"><span class="lineNum">    5104 </span><span class="lineCov">          1 :                         max((int)edx.split.num_counters_fixed, assume);</span></a>
<a name="5105"><span class="lineNum">    5105 </span>            : </a>
<a name="5106"><span class="lineNum">    5106 </span><span class="lineCov">          1 :                 fixed_mask = (1L &lt;&lt; x86_pmu.num_counters_fixed) - 1;</span></a>
<a name="5107"><span class="lineNum">    5107 </span><span class="lineNoCov">          0 :         } else if (version &gt;= 5)</span></a>
<a name="5108"><span class="lineNum">    5108 </span><span class="lineNoCov">          0 :                 x86_pmu.num_counters_fixed = fls(fixed_mask);</span></a>
<a name="5109"><span class="lineNum">    5109 </span>            : </a>
<a name="5110"><span class="lineNum">    5110 </span><span class="lineCov">          1 :         if (boot_cpu_has(X86_FEATURE_PDCM)) {</span></a>
<a name="5111"><span class="lineNum">    5111 </span><span class="lineCov">          1 :                 u64 capabilities;</span></a>
<a name="5112"><span class="lineNum">    5112 </span>            : </a>
<a name="5113"><span class="lineNum">    5113 </span><span class="lineCov">          1 :                 rdmsrl(MSR_IA32_PERF_CAPABILITIES, capabilities);</span></a>
<a name="5114"><span class="lineNum">    5114 </span><span class="lineCov">          1 :                 x86_pmu.intel_cap.capabilities = capabilities;</span></a>
<a name="5115"><span class="lineNum">    5115 </span>            :         }</a>
<a name="5116"><span class="lineNum">    5116 </span>            : </a>
<a name="5117"><span class="lineNum">    5117 </span><span class="lineCov">          1 :         if (x86_pmu.intel_cap.lbr_format == LBR_FORMAT_32) {</span></a>
<a name="5118"><span class="lineNum">    5118 </span><span class="lineCov">          1 :                 x86_pmu.lbr_reset = intel_pmu_lbr_reset_32;</span></a>
<a name="5119"><span class="lineNum">    5119 </span><span class="lineCov">          1 :                 x86_pmu.lbr_read = intel_pmu_lbr_read_32;</span></a>
<a name="5120"><span class="lineNum">    5120 </span>            :         }</a>
<a name="5121"><span class="lineNum">    5121 </span>            : </a>
<a name="5122"><span class="lineNum">    5122 </span><span class="lineCov">          1 :         if (boot_cpu_has(X86_FEATURE_ARCH_LBR))</span></a>
<a name="5123"><span class="lineNum">    5123 </span><span class="lineNoCov">          0 :                 intel_pmu_arch_lbr_init();</span></a>
<a name="5124"><span class="lineNum">    5124 </span>            : </a>
<a name="5125"><span class="lineNum">    5125 </span><span class="lineCov">          1 :         intel_ds_init();</span></a>
<a name="5126"><span class="lineNum">    5126 </span>            : </a>
<a name="5127"><span class="lineNum">    5127 </span><span class="lineCov">          1 :         x86_add_quirk(intel_arch_events_quirk); /* Install first, so it runs last */</span></a>
<a name="5128"><span class="lineNum">    5128 </span>            : </a>
<a name="5129"><span class="lineNum">    5129 </span><span class="lineCov">          1 :         if (version &gt;= 5) {</span></a>
<a name="5130"><span class="lineNum">    5130 </span><span class="lineNoCov">          0 :                 x86_pmu.intel_cap.anythread_deprecated = edx.split.anythread_deprecated;</span></a>
<a name="5131"><span class="lineNum">    5131 </span><span class="lineNoCov">          0 :                 if (x86_pmu.intel_cap.anythread_deprecated)</span></a>
<a name="5132"><span class="lineNum">    5132 </span><span class="lineNoCov">          0 :                         pr_cont(&quot; AnyThread deprecated, &quot;);</span></a>
<a name="5133"><span class="lineNum">    5133 </span>            :         }</a>
<a name="5134"><span class="lineNum">    5134 </span>            : </a>
<a name="5135"><span class="lineNum">    5135 </span>            :         /*</a>
<a name="5136"><span class="lineNum">    5136 </span>            :          * Install the hw-cache-events table:</a>
<a name="5137"><span class="lineNum">    5137 </span>            :          */</a>
<a name="5138"><span class="lineNum">    5138 </span><span class="lineCov">          1 :         switch (boot_cpu_data.x86_model) {</span></a>
<a name="5139"><span class="lineNum">    5139 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_CORE_YONAH:</span></a>
<a name="5140"><span class="lineNum">    5140 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Core events, &quot;);</span></a>
<a name="5141"><span class="lineNum">    5141 </span><span class="lineNoCov">          0 :                 name = &quot;core&quot;;</span></a>
<a name="5142"><span class="lineNum">    5142 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5143"><span class="lineNum">    5143 </span>            : </a>
<a name="5144"><span class="lineNum">    5144 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_CORE2_MEROM:</span></a>
<a name="5145"><span class="lineNum">    5145 </span><span class="lineNoCov">          0 :                 x86_add_quirk(intel_clovertown_quirk);</span></a>
<a name="5146"><span class="lineNum">    5146 </span><span class="lineNoCov">          0 :                 fallthrough;</span></a>
<a name="5147"><span class="lineNum">    5147 </span>            : </a>
<a name="5148"><span class="lineNum">    5148 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_CORE2_MEROM_L:</span></a>
<a name="5149"><span class="lineNum">    5149 </span>            :         case INTEL_FAM6_CORE2_PENRYN:</a>
<a name="5150"><span class="lineNum">    5150 </span>            :         case INTEL_FAM6_CORE2_DUNNINGTON:</a>
<a name="5151"><span class="lineNum">    5151 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, core2_hw_cache_event_ids,</span></a>
<a name="5152"><span class="lineNum">    5152 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5153"><span class="lineNum">    5153 </span>            : </a>
<a name="5154"><span class="lineNum">    5154 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_core();</span></a>
<a name="5155"><span class="lineNum">    5155 </span>            : </a>
<a name="5156"><span class="lineNum">    5156 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_core2_event_constraints;</span></a>
<a name="5157"><span class="lineNum">    5157 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_core2_pebs_event_constraints;</span></a>
<a name="5158"><span class="lineNum">    5158 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Core2 events, &quot;);</span></a>
<a name="5159"><span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                 name = &quot;core2&quot;;</span></a>
<a name="5160"><span class="lineNum">    5160 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5161"><span class="lineNum">    5161 </span>            : </a>
<a name="5162"><span class="lineNum">    5162 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_NEHALEM:</span></a>
<a name="5163"><span class="lineNum">    5163 </span>            :         case INTEL_FAM6_NEHALEM_EP:</a>
<a name="5164"><span class="lineNum">    5164 </span>            :         case INTEL_FAM6_NEHALEM_EX:</a>
<a name="5165"><span class="lineNum">    5165 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, nehalem_hw_cache_event_ids,</span></a>
<a name="5166"><span class="lineNum">    5166 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5167"><span class="lineNum">    5167 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs,</span></a>
<a name="5168"><span class="lineNum">    5168 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5169"><span class="lineNum">    5169 </span>            : </a>
<a name="5170"><span class="lineNum">    5170 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_nhm();</span></a>
<a name="5171"><span class="lineNum">    5171 </span>            : </a>
<a name="5172"><span class="lineNum">    5172 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_nehalem_event_constraints;</span></a>
<a name="5173"><span class="lineNum">    5173 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_nehalem_pebs_event_constraints;</span></a>
<a name="5174"><span class="lineNum">    5174 </span><span class="lineNoCov">          0 :                 x86_pmu.enable_all = intel_pmu_nhm_enable_all;</span></a>
<a name="5175"><span class="lineNum">    5175 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_nehalem_extra_regs;</span></a>
<a name="5176"><span class="lineNum">    5176 </span><span class="lineNoCov">          0 :                 x86_pmu.limit_period = nhm_limit_period;</span></a>
<a name="5177"><span class="lineNum">    5177 </span>            : </a>
<a name="5178"><span class="lineNum">    5178 </span><span class="lineNoCov">          0 :                 mem_attr = nhm_mem_events_attrs;</span></a>
<a name="5179"><span class="lineNum">    5179 </span>            : </a>
<a name="5180"><span class="lineNum">    5180 </span>            :                 /* UOPS_ISSUED.STALLED_CYCLES */</a>
<a name="5181"><span class="lineNum">    5181 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =</span></a>
<a name="5182"><span class="lineNum">    5182 </span>            :                         X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);</a>
<a name="5183"><span class="lineNum">    5183 </span>            :                 /* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */</a>
<a name="5184"><span class="lineNum">    5184 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] =</span></a>
<a name="5185"><span class="lineNum">    5185 </span>            :                         X86_CONFIG(.event=0xb1, .umask=0x3f, .inv=1, .cmask=1);</a>
<a name="5186"><span class="lineNum">    5186 </span>            : </a>
<a name="5187"><span class="lineNum">    5187 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_data_source_nhm();</span></a>
<a name="5188"><span class="lineNum">    5188 </span><span class="lineNoCov">          0 :                 x86_add_quirk(intel_nehalem_quirk);</span></a>
<a name="5189"><span class="lineNum">    5189 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_no_tlb = 1;</span></a>
<a name="5190"><span class="lineNum">    5190 </span><span class="lineNoCov">          0 :                 extra_attr = nhm_format_attr;</span></a>
<a name="5191"><span class="lineNum">    5191 </span>            : </a>
<a name="5192"><span class="lineNum">    5192 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Nehalem events, &quot;);</span></a>
<a name="5193"><span class="lineNum">    5193 </span><span class="lineNoCov">          0 :                 name = &quot;nehalem&quot;;</span></a>
<a name="5194"><span class="lineNum">    5194 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5195"><span class="lineNum">    5195 </span>            : </a>
<a name="5196"><span class="lineNum">    5196 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_ATOM_BONNELL:</span></a>
<a name="5197"><span class="lineNum">    5197 </span>            :         case INTEL_FAM6_ATOM_BONNELL_MID:</a>
<a name="5198"><span class="lineNum">    5198 </span>            :         case INTEL_FAM6_ATOM_SALTWELL:</a>
<a name="5199"><span class="lineNum">    5199 </span>            :         case INTEL_FAM6_ATOM_SALTWELL_MID:</a>
<a name="5200"><span class="lineNum">    5200 </span>            :         case INTEL_FAM6_ATOM_SALTWELL_TABLET:</a>
<a name="5201"><span class="lineNum">    5201 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, atom_hw_cache_event_ids,</span></a>
<a name="5202"><span class="lineNum">    5202 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5203"><span class="lineNum">    5203 </span>            : </a>
<a name="5204"><span class="lineNum">    5204 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_atom();</span></a>
<a name="5205"><span class="lineNum">    5205 </span>            : </a>
<a name="5206"><span class="lineNum">    5206 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_gen_event_constraints;</span></a>
<a name="5207"><span class="lineNum">    5207 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_atom_pebs_event_constraints;</span></a>
<a name="5208"><span class="lineNum">    5208 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = intel_pebs_aliases_core2;</span></a>
<a name="5209"><span class="lineNum">    5209 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Atom events, &quot;);</span></a>
<a name="5210"><span class="lineNum">    5210 </span><span class="lineNoCov">          0 :                 name = &quot;bonnell&quot;;</span></a>
<a name="5211"><span class="lineNum">    5211 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5212"><span class="lineNum">    5212 </span>            : </a>
<a name="5213"><span class="lineNum">    5213 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_ATOM_SILVERMONT:</span></a>
<a name="5214"><span class="lineNum">    5214 </span>            :         case INTEL_FAM6_ATOM_SILVERMONT_D:</a>
<a name="5215"><span class="lineNum">    5215 </span>            :         case INTEL_FAM6_ATOM_SILVERMONT_MID:</a>
<a name="5216"><span class="lineNum">    5216 </span>            :         case INTEL_FAM6_ATOM_AIRMONT:</a>
<a name="5217"><span class="lineNum">    5217 </span>            :         case INTEL_FAM6_ATOM_AIRMONT_MID:</a>
<a name="5218"><span class="lineNum">    5218 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, slm_hw_cache_event_ids,</span></a>
<a name="5219"><span class="lineNum">    5219 </span>            :                         sizeof(hw_cache_event_ids));</a>
<a name="5220"><span class="lineNum">    5220 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, slm_hw_cache_extra_regs,</span></a>
<a name="5221"><span class="lineNum">    5221 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5222"><span class="lineNum">    5222 </span>            : </a>
<a name="5223"><span class="lineNum">    5223 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_slm();</span></a>
<a name="5224"><span class="lineNum">    5224 </span>            : </a>
<a name="5225"><span class="lineNum">    5225 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_slm_event_constraints;</span></a>
<a name="5226"><span class="lineNum">    5226 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_slm_pebs_event_constraints;</span></a>
<a name="5227"><span class="lineNum">    5227 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_slm_extra_regs;</span></a>
<a name="5228"><span class="lineNum">    5228 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5229"><span class="lineNum">    5229 </span><span class="lineNoCov">          0 :                 td_attr = slm_events_attrs;</span></a>
<a name="5230"><span class="lineNum">    5230 </span><span class="lineNoCov">          0 :                 extra_attr = slm_format_attr;</span></a>
<a name="5231"><span class="lineNum">    5231 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Silvermont events, &quot;);</span></a>
<a name="5232"><span class="lineNum">    5232 </span><span class="lineNoCov">          0 :                 name = &quot;silvermont&quot;;</span></a>
<a name="5233"><span class="lineNum">    5233 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5234"><span class="lineNum">    5234 </span>            : </a>
<a name="5235"><span class="lineNum">    5235 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_ATOM_GOLDMONT:</span></a>
<a name="5236"><span class="lineNum">    5236 </span>            :         case INTEL_FAM6_ATOM_GOLDMONT_D:</a>
<a name="5237"><span class="lineNum">    5237 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, glm_hw_cache_event_ids,</span></a>
<a name="5238"><span class="lineNum">    5238 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5239"><span class="lineNum">    5239 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, glm_hw_cache_extra_regs,</span></a>
<a name="5240"><span class="lineNum">    5240 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5241"><span class="lineNum">    5241 </span>            : </a>
<a name="5242"><span class="lineNum">    5242 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_skl();</span></a>
<a name="5243"><span class="lineNum">    5243 </span>            : </a>
<a name="5244"><span class="lineNum">    5244 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_slm_event_constraints;</span></a>
<a name="5245"><span class="lineNum">    5245 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_glm_pebs_event_constraints;</span></a>
<a name="5246"><span class="lineNum">    5246 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_glm_extra_regs;</span></a>
<a name="5247"><span class="lineNum">    5247 </span>            :                 /*</a>
<a name="5248"><span class="lineNum">    5248 </span>            :                  * It's recommended to use CPU_CLK_UNHALTED.CORE_P + NPEBS</a>
<a name="5249"><span class="lineNum">    5249 </span>            :                  * for precise cycles.</a>
<a name="5250"><span class="lineNum">    5250 </span>            :                  * :pp is identical to :ppp</a>
<a name="5251"><span class="lineNum">    5251 </span>            :                  */</a>
<a name="5252"><span class="lineNum">    5252 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = NULL;</span></a>
<a name="5253"><span class="lineNum">    5253 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5254"><span class="lineNum">    5254 </span><span class="lineNoCov">          0 :                 x86_pmu.lbr_pt_coexist = true;</span></a>
<a name="5255"><span class="lineNum">    5255 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5256"><span class="lineNum">    5256 </span><span class="lineNoCov">          0 :                 td_attr = glm_events_attrs;</span></a>
<a name="5257"><span class="lineNum">    5257 </span><span class="lineNoCov">          0 :                 extra_attr = slm_format_attr;</span></a>
<a name="5258"><span class="lineNum">    5258 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Goldmont events, &quot;);</span></a>
<a name="5259"><span class="lineNum">    5259 </span><span class="lineNoCov">          0 :                 name = &quot;goldmont&quot;;</span></a>
<a name="5260"><span class="lineNum">    5260 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5261"><span class="lineNum">    5261 </span>            : </a>
<a name="5262"><span class="lineNum">    5262 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_ATOM_GOLDMONT_PLUS:</span></a>
<a name="5263"><span class="lineNum">    5263 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, glp_hw_cache_event_ids,</span></a>
<a name="5264"><span class="lineNum">    5264 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5265"><span class="lineNum">    5265 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, glp_hw_cache_extra_regs,</span></a>
<a name="5266"><span class="lineNum">    5266 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5267"><span class="lineNum">    5267 </span>            : </a>
<a name="5268"><span class="lineNum">    5268 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_skl();</span></a>
<a name="5269"><span class="lineNum">    5269 </span>            : </a>
<a name="5270"><span class="lineNum">    5270 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_slm_event_constraints;</span></a>
<a name="5271"><span class="lineNum">    5271 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_glm_extra_regs;</span></a>
<a name="5272"><span class="lineNum">    5272 </span>            :                 /*</a>
<a name="5273"><span class="lineNum">    5273 </span>            :                  * It's recommended to use CPU_CLK_UNHALTED.CORE_P + NPEBS</a>
<a name="5274"><span class="lineNum">    5274 </span>            :                  * for precise cycles.</a>
<a name="5275"><span class="lineNum">    5275 </span>            :                  */</a>
<a name="5276"><span class="lineNum">    5276 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = NULL;</span></a>
<a name="5277"><span class="lineNum">    5277 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5278"><span class="lineNum">    5278 </span><span class="lineNoCov">          0 :                 x86_pmu.lbr_pt_coexist = true;</span></a>
<a name="5279"><span class="lineNum">    5279 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5280"><span class="lineNum">    5280 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_PEBS_ALL;</span></a>
<a name="5281"><span class="lineNum">    5281 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = glp_get_event_constraints;</span></a>
<a name="5282"><span class="lineNum">    5282 </span><span class="lineNoCov">          0 :                 td_attr = glm_events_attrs;</span></a>
<a name="5283"><span class="lineNum">    5283 </span>            :                 /* Goldmont Plus has 4-wide pipeline */</a>
<a name="5284"><span class="lineNum">    5284 </span><span class="lineNoCov">          0 :                 event_attr_td_total_slots_scale_glm.event_str = &quot;4&quot;;</span></a>
<a name="5285"><span class="lineNum">    5285 </span><span class="lineNoCov">          0 :                 extra_attr = slm_format_attr;</span></a>
<a name="5286"><span class="lineNum">    5286 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Goldmont plus events, &quot;);</span></a>
<a name="5287"><span class="lineNum">    5287 </span><span class="lineNoCov">          0 :                 name = &quot;goldmont_plus&quot;;</span></a>
<a name="5288"><span class="lineNum">    5288 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5289"><span class="lineNum">    5289 </span>            : </a>
<a name="5290"><span class="lineNum">    5290 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_ATOM_TREMONT_D:</span></a>
<a name="5291"><span class="lineNum">    5291 </span>            :         case INTEL_FAM6_ATOM_TREMONT:</a>
<a name="5292"><span class="lineNum">    5292 </span>            :         case INTEL_FAM6_ATOM_TREMONT_L:</a>
<a name="5293"><span class="lineNum">    5293 </span><span class="lineNoCov">          0 :                 x86_pmu.late_ack = true;</span></a>
<a name="5294"><span class="lineNum">    5294 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, glp_hw_cache_event_ids,</span></a>
<a name="5295"><span class="lineNum">    5295 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5296"><span class="lineNum">    5296 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, tnt_hw_cache_extra_regs,</span></a>
<a name="5297"><span class="lineNum">    5297 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5298"><span class="lineNum">    5298 </span><span class="lineNoCov">          0 :                 hw_cache_event_ids[C(ITLB)][C(OP_READ)][C(RESULT_ACCESS)] = -1;</span></a>
<a name="5299"><span class="lineNum">    5299 </span>            : </a>
<a name="5300"><span class="lineNum">    5300 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_skl();</span></a>
<a name="5301"><span class="lineNum">    5301 </span>            : </a>
<a name="5302"><span class="lineNum">    5302 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_slm_event_constraints;</span></a>
<a name="5303"><span class="lineNum">    5303 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_tnt_extra_regs;</span></a>
<a name="5304"><span class="lineNum">    5304 </span>            :                 /*</a>
<a name="5305"><span class="lineNum">    5305 </span>            :                  * It's recommended to use CPU_CLK_UNHALTED.CORE_P + NPEBS</a>
<a name="5306"><span class="lineNum">    5306 </span>            :                  * for precise cycles.</a>
<a name="5307"><span class="lineNum">    5307 </span>            :                  */</a>
<a name="5308"><span class="lineNum">    5308 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = NULL;</span></a>
<a name="5309"><span class="lineNum">    5309 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5310"><span class="lineNum">    5310 </span><span class="lineNoCov">          0 :                 x86_pmu.lbr_pt_coexist = true;</span></a>
<a name="5311"><span class="lineNum">    5311 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5312"><span class="lineNum">    5312 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = tnt_get_event_constraints;</span></a>
<a name="5313"><span class="lineNum">    5313 </span><span class="lineNoCov">          0 :                 td_attr = tnt_events_attrs;</span></a>
<a name="5314"><span class="lineNum">    5314 </span><span class="lineNoCov">          0 :                 extra_attr = slm_format_attr;</span></a>
<a name="5315"><span class="lineNum">    5315 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Tremont events, &quot;);</span></a>
<a name="5316"><span class="lineNum">    5316 </span><span class="lineNoCov">          0 :                 name = &quot;Tremont&quot;;</span></a>
<a name="5317"><span class="lineNum">    5317 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5318"><span class="lineNum">    5318 </span>            : </a>
<a name="5319"><span class="lineNum">    5319 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_WESTMERE:</span></a>
<a name="5320"><span class="lineNum">    5320 </span>            :         case INTEL_FAM6_WESTMERE_EP:</a>
<a name="5321"><span class="lineNum">    5321 </span>            :         case INTEL_FAM6_WESTMERE_EX:</a>
<a name="5322"><span class="lineNum">    5322 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, westmere_hw_cache_event_ids,</span></a>
<a name="5323"><span class="lineNum">    5323 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5324"><span class="lineNum">    5324 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs,</span></a>
<a name="5325"><span class="lineNum">    5325 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5326"><span class="lineNum">    5326 </span>            : </a>
<a name="5327"><span class="lineNum">    5327 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_nhm();</span></a>
<a name="5328"><span class="lineNum">    5328 </span>            : </a>
<a name="5329"><span class="lineNum">    5329 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_westmere_event_constraints;</span></a>
<a name="5330"><span class="lineNum">    5330 </span><span class="lineNoCov">          0 :                 x86_pmu.enable_all = intel_pmu_nhm_enable_all;</span></a>
<a name="5331"><span class="lineNum">    5331 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_westmere_pebs_event_constraints;</span></a>
<a name="5332"><span class="lineNum">    5332 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_westmere_extra_regs;</span></a>
<a name="5333"><span class="lineNum">    5333 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5334"><span class="lineNum">    5334 </span>            : </a>
<a name="5335"><span class="lineNum">    5335 </span><span class="lineNoCov">          0 :                 mem_attr = nhm_mem_events_attrs;</span></a>
<a name="5336"><span class="lineNum">    5336 </span>            : </a>
<a name="5337"><span class="lineNum">    5337 </span>            :                 /* UOPS_ISSUED.STALLED_CYCLES */</a>
<a name="5338"><span class="lineNum">    5338 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =</span></a>
<a name="5339"><span class="lineNum">    5339 </span>            :                         X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);</a>
<a name="5340"><span class="lineNum">    5340 </span>            :                 /* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */</a>
<a name="5341"><span class="lineNum">    5341 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] =</span></a>
<a name="5342"><span class="lineNum">    5342 </span>            :                         X86_CONFIG(.event=0xb1, .umask=0x3f, .inv=1, .cmask=1);</a>
<a name="5343"><span class="lineNum">    5343 </span>            : </a>
<a name="5344"><span class="lineNum">    5344 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_data_source_nhm();</span></a>
<a name="5345"><span class="lineNum">    5345 </span><span class="lineNoCov">          0 :                 extra_attr = nhm_format_attr;</span></a>
<a name="5346"><span class="lineNum">    5346 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Westmere events, &quot;);</span></a>
<a name="5347"><span class="lineNum">    5347 </span><span class="lineNoCov">          0 :                 name = &quot;westmere&quot;;</span></a>
<a name="5348"><span class="lineNum">    5348 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5349"><span class="lineNum">    5349 </span>            : </a>
<a name="5350"><span class="lineNum">    5350 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_SANDYBRIDGE:</span></a>
<a name="5351"><span class="lineNum">    5351 </span>            :         case INTEL_FAM6_SANDYBRIDGE_X:</a>
<a name="5352"><span class="lineNum">    5352 </span><span class="lineNoCov">          0 :                 x86_add_quirk(intel_sandybridge_quirk);</span></a>
<a name="5353"><span class="lineNum">    5353 </span><span class="lineNoCov">          0 :                 x86_add_quirk(intel_ht_bug);</span></a>
<a name="5354"><span class="lineNum">    5354 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,</span></a>
<a name="5355"><span class="lineNum">    5355 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5356"><span class="lineNum">    5356 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,</span></a>
<a name="5357"><span class="lineNum">    5357 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5358"><span class="lineNum">    5358 </span>            : </a>
<a name="5359"><span class="lineNum">    5359 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_snb();</span></a>
<a name="5360"><span class="lineNum">    5360 </span>            : </a>
<a name="5361"><span class="lineNum">    5361 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_snb_event_constraints;</span></a>
<a name="5362"><span class="lineNum">    5362 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_snb_pebs_event_constraints;</span></a>
<a name="5363"><span class="lineNum">    5363 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = intel_pebs_aliases_snb;</span></a>
<a name="5364"><span class="lineNum">    5364 </span><span class="lineNoCov">          0 :                 if (boot_cpu_data.x86_model == INTEL_FAM6_SANDYBRIDGE_X)</span></a>
<a name="5365"><span class="lineNum">    5365 </span><span class="lineNoCov">          0 :                         x86_pmu.extra_regs = intel_snbep_extra_regs;</span></a>
<a name="5366"><span class="lineNum">    5366 </span>            :                 else</a>
<a name="5367"><span class="lineNum">    5367 </span><span class="lineNoCov">          0 :                         x86_pmu.extra_regs = intel_snb_extra_regs;</span></a>
<a name="5368"><span class="lineNum">    5368 </span>            : </a>
<a name="5369"><span class="lineNum">    5369 </span>            : </a>
<a name="5370"><span class="lineNum">    5370 </span>            :                 /* all extra regs are per-cpu when HT is on */</a>
<a name="5371"><span class="lineNum">    5371 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5372"><span class="lineNum">    5372 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5373"><span class="lineNum">    5373 </span>            : </a>
<a name="5374"><span class="lineNum">    5374 </span><span class="lineNoCov">          0 :                 td_attr  = snb_events_attrs;</span></a>
<a name="5375"><span class="lineNum">    5375 </span><span class="lineNoCov">          0 :                 mem_attr = snb_mem_events_attrs;</span></a>
<a name="5376"><span class="lineNum">    5376 </span>            : </a>
<a name="5377"><span class="lineNum">    5377 </span>            :                 /* UOPS_ISSUED.ANY,c=1,i=1 to count stall cycles */</a>
<a name="5378"><span class="lineNum">    5378 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =</span></a>
<a name="5379"><span class="lineNum">    5379 </span>            :                         X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);</a>
<a name="5380"><span class="lineNum">    5380 </span>            :                 /* UOPS_DISPATCHED.THREAD,c=1,i=1 to count stall cycles*/</a>
<a name="5381"><span class="lineNum">    5381 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] =</span></a>
<a name="5382"><span class="lineNum">    5382 </span>            :                         X86_CONFIG(.event=0xb1, .umask=0x01, .inv=1, .cmask=1);</a>
<a name="5383"><span class="lineNum">    5383 </span>            : </a>
<a name="5384"><span class="lineNum">    5384 </span><span class="lineNoCov">          0 :                 extra_attr = nhm_format_attr;</span></a>
<a name="5385"><span class="lineNum">    5385 </span>            : </a>
<a name="5386"><span class="lineNum">    5386 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;SandyBridge events, &quot;);</span></a>
<a name="5387"><span class="lineNum">    5387 </span><span class="lineNoCov">          0 :                 name = &quot;sandybridge&quot;;</span></a>
<a name="5388"><span class="lineNum">    5388 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5389"><span class="lineNum">    5389 </span>            : </a>
<a name="5390"><span class="lineNum">    5390 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_IVYBRIDGE:</span></a>
<a name="5391"><span class="lineNum">    5391 </span>            :         case INTEL_FAM6_IVYBRIDGE_X:</a>
<a name="5392"><span class="lineNum">    5392 </span><span class="lineNoCov">          0 :                 x86_add_quirk(intel_ht_bug);</span></a>
<a name="5393"><span class="lineNum">    5393 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,</span></a>
<a name="5394"><span class="lineNum">    5394 </span>            :                        sizeof(hw_cache_event_ids));</a>
<a name="5395"><span class="lineNum">    5395 </span>            :                 /* dTLB-load-misses on IVB is different than SNB */</a>
<a name="5396"><span class="lineNum">    5396 </span><span class="lineNoCov">          0 :                 hw_cache_event_ids[C(DTLB)][C(OP_READ)][C(RESULT_MISS)] = 0x8108; /* DTLB_LOAD_MISSES.DEMAND_LD_MISS_CAUSES_A_WALK */</span></a>
<a name="5397"><span class="lineNum">    5397 </span>            : </a>
<a name="5398"><span class="lineNum">    5398 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,</span></a>
<a name="5399"><span class="lineNum">    5399 </span>            :                        sizeof(hw_cache_extra_regs));</a>
<a name="5400"><span class="lineNum">    5400 </span>            : </a>
<a name="5401"><span class="lineNum">    5401 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_snb();</span></a>
<a name="5402"><span class="lineNum">    5402 </span>            : </a>
<a name="5403"><span class="lineNum">    5403 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_ivb_event_constraints;</span></a>
<a name="5404"><span class="lineNum">    5404 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_ivb_pebs_event_constraints;</span></a>
<a name="5405"><span class="lineNum">    5405 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = intel_pebs_aliases_ivb;</span></a>
<a name="5406"><span class="lineNum">    5406 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5407"><span class="lineNum">    5407 </span><span class="lineNoCov">          0 :                 if (boot_cpu_data.x86_model == INTEL_FAM6_IVYBRIDGE_X)</span></a>
<a name="5408"><span class="lineNum">    5408 </span><span class="lineNoCov">          0 :                         x86_pmu.extra_regs = intel_snbep_extra_regs;</span></a>
<a name="5409"><span class="lineNum">    5409 </span>            :                 else</a>
<a name="5410"><span class="lineNum">    5410 </span><span class="lineNoCov">          0 :                         x86_pmu.extra_regs = intel_snb_extra_regs;</span></a>
<a name="5411"><span class="lineNum">    5411 </span>            :                 /* all extra regs are per-cpu when HT is on */</a>
<a name="5412"><span class="lineNum">    5412 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5413"><span class="lineNum">    5413 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5414"><span class="lineNum">    5414 </span>            : </a>
<a name="5415"><span class="lineNum">    5415 </span><span class="lineNoCov">          0 :                 td_attr  = snb_events_attrs;</span></a>
<a name="5416"><span class="lineNum">    5416 </span><span class="lineNoCov">          0 :                 mem_attr = snb_mem_events_attrs;</span></a>
<a name="5417"><span class="lineNum">    5417 </span>            : </a>
<a name="5418"><span class="lineNum">    5418 </span>            :                 /* UOPS_ISSUED.ANY,c=1,i=1 to count stall cycles */</a>
<a name="5419"><span class="lineNum">    5419 </span><span class="lineNoCov">          0 :                 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =</span></a>
<a name="5420"><span class="lineNum">    5420 </span>            :                         X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);</a>
<a name="5421"><span class="lineNum">    5421 </span>            : </a>
<a name="5422"><span class="lineNum">    5422 </span><span class="lineNoCov">          0 :                 extra_attr = nhm_format_attr;</span></a>
<a name="5423"><span class="lineNum">    5423 </span>            : </a>
<a name="5424"><span class="lineNum">    5424 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;IvyBridge events, &quot;);</span></a>
<a name="5425"><span class="lineNum">    5425 </span><span class="lineNoCov">          0 :                 name = &quot;ivybridge&quot;;</span></a>
<a name="5426"><span class="lineNum">    5426 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5427"><span class="lineNum">    5427 </span>            : </a>
<a name="5428"><span class="lineNum">    5428 </span>            : </a>
<a name="5429"><span class="lineNum">    5429 </span><span class="lineCov">          1 :         case INTEL_FAM6_HASWELL:</span></a>
<a name="5430"><span class="lineNum">    5430 </span>            :         case INTEL_FAM6_HASWELL_X:</a>
<a name="5431"><span class="lineNum">    5431 </span>            :         case INTEL_FAM6_HASWELL_L:</a>
<a name="5432"><span class="lineNum">    5432 </span>            :         case INTEL_FAM6_HASWELL_G:</a>
<a name="5433"><span class="lineNum">    5433 </span><span class="lineCov">          1 :                 x86_add_quirk(intel_ht_bug);</span></a>
<a name="5434"><span class="lineNum">    5434 </span><span class="lineCov">          1 :                 x86_add_quirk(intel_pebs_isolation_quirk);</span></a>
<a name="5435"><span class="lineNum">    5435 </span><span class="lineCov">          1 :                 x86_pmu.late_ack = true;</span></a>
<a name="5436"><span class="lineNum">    5436 </span><span class="lineCov">          1 :                 memcpy(hw_cache_event_ids, hsw_hw_cache_event_ids, sizeof(hw_cache_event_ids));</span></a>
<a name="5437"><span class="lineNum">    5437 </span><span class="lineCov">          1 :                 memcpy(hw_cache_extra_regs, hsw_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));</span></a>
<a name="5438"><span class="lineNum">    5438 </span>            : </a>
<a name="5439"><span class="lineNum">    5439 </span><span class="lineCov">          1 :                 intel_pmu_lbr_init_hsw();</span></a>
<a name="5440"><span class="lineNum">    5440 </span>            : </a>
<a name="5441"><span class="lineNum">    5441 </span><span class="lineCov">          1 :                 x86_pmu.event_constraints = intel_hsw_event_constraints;</span></a>
<a name="5442"><span class="lineNum">    5442 </span><span class="lineCov">          1 :                 x86_pmu.pebs_constraints = intel_hsw_pebs_event_constraints;</span></a>
<a name="5443"><span class="lineNum">    5443 </span><span class="lineCov">          1 :                 x86_pmu.extra_regs = intel_snbep_extra_regs;</span></a>
<a name="5444"><span class="lineNum">    5444 </span><span class="lineCov">          1 :                 x86_pmu.pebs_aliases = intel_pebs_aliases_ivb;</span></a>
<a name="5445"><span class="lineNum">    5445 </span><span class="lineCov">          1 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5446"><span class="lineNum">    5446 </span>            :                 /* all extra regs are per-cpu when HT is on */</a>
<a name="5447"><span class="lineNum">    5447 </span><span class="lineCov">          1 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5448"><span class="lineNum">    5448 </span><span class="lineCov">          1 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5449"><span class="lineNum">    5449 </span>            : </a>
<a name="5450"><span class="lineNum">    5450 </span><span class="lineCov">          1 :                 x86_pmu.hw_config = hsw_hw_config;</span></a>
<a name="5451"><span class="lineNum">    5451 </span><span class="lineCov">          1 :                 x86_pmu.get_event_constraints = hsw_get_event_constraints;</span></a>
<a name="5452"><span class="lineNum">    5452 </span><span class="lineCov">          1 :                 x86_pmu.lbr_double_abort = true;</span></a>
<a name="5453"><span class="lineNum">    5453 </span><span class="lineCov">          1 :                 extra_attr = boot_cpu_has(X86_FEATURE_RTM) ?</span></a>
<a name="5454"><span class="lineNum">    5454 </span><span class="lineCov">          1 :                         hsw_format_attr : nhm_format_attr;</span></a>
<a name="5455"><span class="lineNum">    5455 </span><span class="lineCov">          1 :                 td_attr  = hsw_events_attrs;</span></a>
<a name="5456"><span class="lineNum">    5456 </span><span class="lineCov">          1 :                 mem_attr = hsw_mem_events_attrs;</span></a>
<a name="5457"><span class="lineNum">    5457 </span><span class="lineCov">          1 :                 tsx_attr = hsw_tsx_events_attrs;</span></a>
<a name="5458"><span class="lineNum">    5458 </span><span class="lineCov">          1 :                 pr_cont(&quot;Haswell events, &quot;);</span></a>
<a name="5459"><span class="lineNum">    5459 </span><span class="lineCov">          1 :                 name = &quot;haswell&quot;;</span></a>
<a name="5460"><span class="lineNum">    5460 </span><span class="lineCov">          1 :                 break;</span></a>
<a name="5461"><span class="lineNum">    5461 </span>            : </a>
<a name="5462"><span class="lineNum">    5462 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_BROADWELL:</span></a>
<a name="5463"><span class="lineNum">    5463 </span>            :         case INTEL_FAM6_BROADWELL_D:</a>
<a name="5464"><span class="lineNum">    5464 </span>            :         case INTEL_FAM6_BROADWELL_G:</a>
<a name="5465"><span class="lineNum">    5465 </span>            :         case INTEL_FAM6_BROADWELL_X:</a>
<a name="5466"><span class="lineNum">    5466 </span><span class="lineNoCov">          0 :                 x86_add_quirk(intel_pebs_isolation_quirk);</span></a>
<a name="5467"><span class="lineNum">    5467 </span><span class="lineNoCov">          0 :                 x86_pmu.late_ack = true;</span></a>
<a name="5468"><span class="lineNum">    5468 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, hsw_hw_cache_event_ids, sizeof(hw_cache_event_ids));</span></a>
<a name="5469"><span class="lineNum">    5469 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, hsw_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));</span></a>
<a name="5470"><span class="lineNum">    5470 </span>            : </a>
<a name="5471"><span class="lineNum">    5471 </span>            :                 /* L3_MISS_LOCAL_DRAM is BIT(26) in Broadwell */</a>
<a name="5472"><span class="lineNum">    5472 </span><span class="lineNoCov">          0 :                 hw_cache_extra_regs[C(LL)][C(OP_READ)][C(RESULT_MISS)] = HSW_DEMAND_READ |</span></a>
<a name="5473"><span class="lineNum">    5473 </span>            :                                                                          BDW_L3_MISS|HSW_SNOOP_DRAM;</a>
<a name="5474"><span class="lineNum">    5474 </span><span class="lineNoCov">          0 :                 hw_cache_extra_regs[C(LL)][C(OP_WRITE)][C(RESULT_MISS)] = HSW_DEMAND_WRITE|BDW_L3_MISS|</span></a>
<a name="5475"><span class="lineNum">    5475 </span>            :                                                                           HSW_SNOOP_DRAM;</a>
<a name="5476"><span class="lineNum">    5476 </span><span class="lineNoCov">          0 :                 hw_cache_extra_regs[C(NODE)][C(OP_READ)][C(RESULT_ACCESS)] = HSW_DEMAND_READ|</span></a>
<a name="5477"><span class="lineNum">    5477 </span>            :                                                                              BDW_L3_MISS_LOCAL|HSW_SNOOP_DRAM;</a>
<a name="5478"><span class="lineNum">    5478 </span><span class="lineNoCov">          0 :                 hw_cache_extra_regs[C(NODE)][C(OP_WRITE)][C(RESULT_ACCESS)] = HSW_DEMAND_WRITE|</span></a>
<a name="5479"><span class="lineNum">    5479 </span>            :                                                                               BDW_L3_MISS_LOCAL|HSW_SNOOP_DRAM;</a>
<a name="5480"><span class="lineNum">    5480 </span>            : </a>
<a name="5481"><span class="lineNum">    5481 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_hsw();</span></a>
<a name="5482"><span class="lineNum">    5482 </span>            : </a>
<a name="5483"><span class="lineNum">    5483 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_bdw_event_constraints;</span></a>
<a name="5484"><span class="lineNum">    5484 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_bdw_pebs_event_constraints;</span></a>
<a name="5485"><span class="lineNum">    5485 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_snbep_extra_regs;</span></a>
<a name="5486"><span class="lineNum">    5486 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = intel_pebs_aliases_ivb;</span></a>
<a name="5487"><span class="lineNum">    5487 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5488"><span class="lineNum">    5488 </span>            :                 /* all extra regs are per-cpu when HT is on */</a>
<a name="5489"><span class="lineNum">    5489 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5490"><span class="lineNum">    5490 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5491"><span class="lineNum">    5491 </span>            : </a>
<a name="5492"><span class="lineNum">    5492 </span><span class="lineNoCov">          0 :                 x86_pmu.hw_config = hsw_hw_config;</span></a>
<a name="5493"><span class="lineNum">    5493 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = hsw_get_event_constraints;</span></a>
<a name="5494"><span class="lineNum">    5494 </span><span class="lineNoCov">          0 :                 x86_pmu.limit_period = bdw_limit_period;</span></a>
<a name="5495"><span class="lineNum">    5495 </span><span class="lineNoCov">          0 :                 extra_attr = boot_cpu_has(X86_FEATURE_RTM) ?</span></a>
<a name="5496"><span class="lineNum">    5496 </span><span class="lineNoCov">          0 :                         hsw_format_attr : nhm_format_attr;</span></a>
<a name="5497"><span class="lineNum">    5497 </span><span class="lineNoCov">          0 :                 td_attr  = hsw_events_attrs;</span></a>
<a name="5498"><span class="lineNum">    5498 </span><span class="lineNoCov">          0 :                 mem_attr = hsw_mem_events_attrs;</span></a>
<a name="5499"><span class="lineNum">    5499 </span><span class="lineNoCov">          0 :                 tsx_attr = hsw_tsx_events_attrs;</span></a>
<a name="5500"><span class="lineNum">    5500 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Broadwell events, &quot;);</span></a>
<a name="5501"><span class="lineNum">    5501 </span><span class="lineNoCov">          0 :                 name = &quot;broadwell&quot;;</span></a>
<a name="5502"><span class="lineNum">    5502 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5503"><span class="lineNum">    5503 </span>            : </a>
<a name="5504"><span class="lineNum">    5504 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_XEON_PHI_KNL:</span></a>
<a name="5505"><span class="lineNum">    5505 </span>            :         case INTEL_FAM6_XEON_PHI_KNM:</a>
<a name="5506"><span class="lineNum">    5506 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids,</span></a>
<a name="5507"><span class="lineNum">    5507 </span>            :                        slm_hw_cache_event_ids, sizeof(hw_cache_event_ids));</a>
<a name="5508"><span class="lineNum">    5508 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs,</span></a>
<a name="5509"><span class="lineNum">    5509 </span>            :                        knl_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));</a>
<a name="5510"><span class="lineNum">    5510 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_knl();</span></a>
<a name="5511"><span class="lineNum">    5511 </span>            : </a>
<a name="5512"><span class="lineNum">    5512 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_slm_event_constraints;</span></a>
<a name="5513"><span class="lineNum">    5513 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_slm_pebs_event_constraints;</span></a>
<a name="5514"><span class="lineNum">    5514 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_knl_extra_regs;</span></a>
<a name="5515"><span class="lineNum">    5515 </span>            : </a>
<a name="5516"><span class="lineNum">    5516 </span>            :                 /* all extra regs are per-cpu when HT is on */</a>
<a name="5517"><span class="lineNum">    5517 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5518"><span class="lineNum">    5518 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5519"><span class="lineNum">    5519 </span><span class="lineNoCov">          0 :                 extra_attr = slm_format_attr;</span></a>
<a name="5520"><span class="lineNum">    5520 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Knights Landing/Mill events, &quot;);</span></a>
<a name="5521"><span class="lineNum">    5521 </span><span class="lineNoCov">          0 :                 name = &quot;knights-landing&quot;;</span></a>
<a name="5522"><span class="lineNum">    5522 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5523"><span class="lineNum">    5523 </span>            : </a>
<a name="5524"><span class="lineNum">    5524 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_SKYLAKE_X:</span></a>
<a name="5525"><span class="lineNum">    5525 </span><span class="lineNoCov">          0 :                 pmem = true;</span></a>
<a name="5526"><span class="lineNum">    5526 </span><span class="lineNoCov">          0 :                 fallthrough;</span></a>
<a name="5527"><span class="lineNum">    5527 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_SKYLAKE_L:</span></a>
<a name="5528"><span class="lineNum">    5528 </span>            :         case INTEL_FAM6_SKYLAKE:</a>
<a name="5529"><span class="lineNum">    5529 </span>            :         case INTEL_FAM6_KABYLAKE_L:</a>
<a name="5530"><span class="lineNum">    5530 </span>            :         case INTEL_FAM6_KABYLAKE:</a>
<a name="5531"><span class="lineNum">    5531 </span>            :         case INTEL_FAM6_COMETLAKE_L:</a>
<a name="5532"><span class="lineNum">    5532 </span>            :         case INTEL_FAM6_COMETLAKE:</a>
<a name="5533"><span class="lineNum">    5533 </span><span class="lineNoCov">          0 :                 x86_add_quirk(intel_pebs_isolation_quirk);</span></a>
<a name="5534"><span class="lineNum">    5534 </span><span class="lineNoCov">          0 :                 x86_pmu.late_ack = true;</span></a>
<a name="5535"><span class="lineNum">    5535 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, skl_hw_cache_event_ids, sizeof(hw_cache_event_ids));</span></a>
<a name="5536"><span class="lineNum">    5536 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, skl_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));</span></a>
<a name="5537"><span class="lineNum">    5537 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_skl();</span></a>
<a name="5538"><span class="lineNum">    5538 </span>            : </a>
<a name="5539"><span class="lineNum">    5539 </span>            :                 /* INT_MISC.RECOVERY_CYCLES has umask 1 in Skylake */</a>
<a name="5540"><span class="lineNum">    5540 </span><span class="lineNoCov">          0 :                 event_attr_td_recovery_bubbles.event_str_noht =</span></a>
<a name="5541"><span class="lineNum">    5541 </span>            :                         &quot;event=0xd,umask=0x1,cmask=1&quot;;</a>
<a name="5542"><span class="lineNum">    5542 </span><span class="lineNoCov">          0 :                 event_attr_td_recovery_bubbles.event_str_ht =</span></a>
<a name="5543"><span class="lineNum">    5543 </span>            :                         &quot;event=0xd,umask=0x1,cmask=1,any=1&quot;;</a>
<a name="5544"><span class="lineNum">    5544 </span>            : </a>
<a name="5545"><span class="lineNum">    5545 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_skl_event_constraints;</span></a>
<a name="5546"><span class="lineNum">    5546 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_skl_pebs_event_constraints;</span></a>
<a name="5547"><span class="lineNum">    5547 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_skl_extra_regs;</span></a>
<a name="5548"><span class="lineNum">    5548 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = intel_pebs_aliases_skl;</span></a>
<a name="5549"><span class="lineNum">    5549 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5550"><span class="lineNum">    5550 </span>            :                 /* all extra regs are per-cpu when HT is on */</a>
<a name="5551"><span class="lineNum">    5551 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5552"><span class="lineNum">    5552 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5553"><span class="lineNum">    5553 </span>            : </a>
<a name="5554"><span class="lineNum">    5554 </span><span class="lineNoCov">          0 :                 x86_pmu.hw_config = hsw_hw_config;</span></a>
<a name="5555"><span class="lineNum">    5555 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = hsw_get_event_constraints;</span></a>
<a name="5556"><span class="lineNum">    5556 </span><span class="lineNoCov">          0 :                 extra_attr = boot_cpu_has(X86_FEATURE_RTM) ?</span></a>
<a name="5557"><span class="lineNum">    5557 </span><span class="lineNoCov">          0 :                         hsw_format_attr : nhm_format_attr;</span></a>
<a name="5558"><span class="lineNum">    5558 </span><span class="lineNoCov">          0 :                 extra_skl_attr = skl_format_attr;</span></a>
<a name="5559"><span class="lineNum">    5559 </span><span class="lineNoCov">          0 :                 td_attr  = hsw_events_attrs;</span></a>
<a name="5560"><span class="lineNum">    5560 </span><span class="lineNoCov">          0 :                 mem_attr = hsw_mem_events_attrs;</span></a>
<a name="5561"><span class="lineNum">    5561 </span><span class="lineNoCov">          0 :                 tsx_attr = hsw_tsx_events_attrs;</span></a>
<a name="5562"><span class="lineNum">    5562 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_data_source_skl(pmem);</span></a>
<a name="5563"><span class="lineNum">    5563 </span>            : </a>
<a name="5564"><span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                 if (boot_cpu_has(X86_FEATURE_TSX_FORCE_ABORT)) {</span></a>
<a name="5565"><span class="lineNum">    5565 </span><span class="lineNoCov">          0 :                         x86_pmu.flags |= PMU_FL_TFA;</span></a>
<a name="5566"><span class="lineNum">    5566 </span><span class="lineNoCov">          0 :                         x86_pmu.get_event_constraints = tfa_get_event_constraints;</span></a>
<a name="5567"><span class="lineNum">    5567 </span><span class="lineNoCov">          0 :                         x86_pmu.enable_all = intel_tfa_pmu_enable_all;</span></a>
<a name="5568"><span class="lineNum">    5568 </span><span class="lineNoCov">          0 :                         x86_pmu.commit_scheduling = intel_tfa_commit_scheduling;</span></a>
<a name="5569"><span class="lineNum">    5569 </span>            :                 }</a>
<a name="5570"><span class="lineNum">    5570 </span>            : </a>
<a name="5571"><span class="lineNum">    5571 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Skylake events, &quot;);</span></a>
<a name="5572"><span class="lineNum">    5572 </span><span class="lineNoCov">          0 :                 name = &quot;skylake&quot;;</span></a>
<a name="5573"><span class="lineNum">    5573 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5574"><span class="lineNum">    5574 </span>            : </a>
<a name="5575"><span class="lineNum">    5575 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_ICELAKE_X:</span></a>
<a name="5576"><span class="lineNum">    5576 </span>            :         case INTEL_FAM6_ICELAKE_D:</a>
<a name="5577"><span class="lineNum">    5577 </span><span class="lineNoCov">          0 :                 pmem = true;</span></a>
<a name="5578"><span class="lineNum">    5578 </span><span class="lineNoCov">          0 :                 fallthrough;</span></a>
<a name="5579"><span class="lineNum">    5579 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_ICELAKE_L:</span></a>
<a name="5580"><span class="lineNum">    5580 </span>            :         case INTEL_FAM6_ICELAKE:</a>
<a name="5581"><span class="lineNum">    5581 </span>            :         case INTEL_FAM6_TIGERLAKE_L:</a>
<a name="5582"><span class="lineNum">    5582 </span>            :         case INTEL_FAM6_TIGERLAKE:</a>
<a name="5583"><span class="lineNum">    5583 </span>            :         case INTEL_FAM6_ROCKETLAKE:</a>
<a name="5584"><span class="lineNum">    5584 </span><span class="lineNoCov">          0 :                 x86_pmu.late_ack = true;</span></a>
<a name="5585"><span class="lineNum">    5585 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, skl_hw_cache_event_ids, sizeof(hw_cache_event_ids));</span></a>
<a name="5586"><span class="lineNum">    5586 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, skl_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));</span></a>
<a name="5587"><span class="lineNum">    5587 </span><span class="lineNoCov">          0 :                 hw_cache_event_ids[C(ITLB)][C(OP_READ)][C(RESULT_ACCESS)] = -1;</span></a>
<a name="5588"><span class="lineNum">    5588 </span><span class="lineNoCov">          0 :                 intel_pmu_lbr_init_skl();</span></a>
<a name="5589"><span class="lineNum">    5589 </span>            : </a>
<a name="5590"><span class="lineNum">    5590 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_icl_event_constraints;</span></a>
<a name="5591"><span class="lineNum">    5591 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_icl_pebs_event_constraints;</span></a>
<a name="5592"><span class="lineNum">    5592 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_icl_extra_regs;</span></a>
<a name="5593"><span class="lineNum">    5593 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = NULL;</span></a>
<a name="5594"><span class="lineNum">    5594 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5595"><span class="lineNum">    5595 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5596"><span class="lineNum">    5596 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5597"><span class="lineNum">    5597 </span>            : </a>
<a name="5598"><span class="lineNum">    5598 </span><span class="lineNoCov">          0 :                 x86_pmu.hw_config = hsw_hw_config;</span></a>
<a name="5599"><span class="lineNum">    5599 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = icl_get_event_constraints;</span></a>
<a name="5600"><span class="lineNum">    5600 </span><span class="lineNoCov">          0 :                 extra_attr = boot_cpu_has(X86_FEATURE_RTM) ?</span></a>
<a name="5601"><span class="lineNum">    5601 </span><span class="lineNoCov">          0 :                         hsw_format_attr : nhm_format_attr;</span></a>
<a name="5602"><span class="lineNum">    5602 </span><span class="lineNoCov">          0 :                 extra_skl_attr = skl_format_attr;</span></a>
<a name="5603"><span class="lineNum">    5603 </span><span class="lineNoCov">          0 :                 mem_attr = icl_events_attrs;</span></a>
<a name="5604"><span class="lineNum">    5604 </span><span class="lineNoCov">          0 :                 td_attr = icl_td_events_attrs;</span></a>
<a name="5605"><span class="lineNum">    5605 </span><span class="lineNoCov">          0 :                 tsx_attr = icl_tsx_events_attrs;</span></a>
<a name="5606"><span class="lineNum">    5606 </span><span class="lineNoCov">          0 :                 x86_pmu.rtm_abort_event = X86_CONFIG(.event=0xc9, .umask=0x04);</span></a>
<a name="5607"><span class="lineNum">    5607 </span><span class="lineNoCov">          0 :                 x86_pmu.lbr_pt_coexist = true;</span></a>
<a name="5608"><span class="lineNum">    5608 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_data_source_skl(pmem);</span></a>
<a name="5609"><span class="lineNum">    5609 </span><span class="lineNoCov">          0 :                 x86_pmu.num_topdown_events = 4;</span></a>
<a name="5610"><span class="lineNum">    5610 </span><span class="lineNoCov">          0 :                 x86_pmu.update_topdown_event = icl_update_topdown_event;</span></a>
<a name="5611"><span class="lineNum">    5611 </span><span class="lineNoCov">          0 :                 x86_pmu.set_topdown_event_period = icl_set_topdown_event_period;</span></a>
<a name="5612"><span class="lineNum">    5612 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Icelake events, &quot;);</span></a>
<a name="5613"><span class="lineNum">    5613 </span><span class="lineNoCov">          0 :                 name = &quot;icelake&quot;;</span></a>
<a name="5614"><span class="lineNum">    5614 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5615"><span class="lineNum">    5615 </span>            : </a>
<a name="5616"><span class="lineNum">    5616 </span><span class="lineNoCov">          0 :         case INTEL_FAM6_SAPPHIRERAPIDS_X:</span></a>
<a name="5617"><span class="lineNum">    5617 </span><span class="lineNoCov">          0 :                 pmem = true;</span></a>
<a name="5618"><span class="lineNum">    5618 </span><span class="lineNoCov">          0 :                 x86_pmu.late_ack = true;</span></a>
<a name="5619"><span class="lineNum">    5619 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_event_ids, spr_hw_cache_event_ids, sizeof(hw_cache_event_ids));</span></a>
<a name="5620"><span class="lineNum">    5620 </span><span class="lineNoCov">          0 :                 memcpy(hw_cache_extra_regs, spr_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));</span></a>
<a name="5621"><span class="lineNum">    5621 </span>            : </a>
<a name="5622"><span class="lineNum">    5622 </span><span class="lineNoCov">          0 :                 x86_pmu.event_constraints = intel_spr_event_constraints;</span></a>
<a name="5623"><span class="lineNum">    5623 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_constraints = intel_spr_pebs_event_constraints;</span></a>
<a name="5624"><span class="lineNum">    5624 </span><span class="lineNoCov">          0 :                 x86_pmu.extra_regs = intel_spr_extra_regs;</span></a>
<a name="5625"><span class="lineNum">    5625 </span><span class="lineNoCov">          0 :                 x86_pmu.limit_period = spr_limit_period;</span></a>
<a name="5626"><span class="lineNum">    5626 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_aliases = NULL;</span></a>
<a name="5627"><span class="lineNum">    5627 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_prec_dist = true;</span></a>
<a name="5628"><span class="lineNum">    5628 </span><span class="lineNoCov">          0 :                 x86_pmu.pebs_block = true;</span></a>
<a name="5629"><span class="lineNum">    5629 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_HAS_RSP_1;</span></a>
<a name="5630"><span class="lineNum">    5630 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;</span></a>
<a name="5631"><span class="lineNum">    5631 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_PEBS_ALL;</span></a>
<a name="5632"><span class="lineNum">    5632 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_INSTR_LATENCY;</span></a>
<a name="5633"><span class="lineNum">    5633 </span><span class="lineNoCov">          0 :                 x86_pmu.flags |= PMU_FL_MEM_LOADS_AUX;</span></a>
<a name="5634"><span class="lineNum">    5634 </span>            : </a>
<a name="5635"><span class="lineNum">    5635 </span><span class="lineNoCov">          0 :                 x86_pmu.hw_config = hsw_hw_config;</span></a>
<a name="5636"><span class="lineNum">    5636 </span><span class="lineNoCov">          0 :                 x86_pmu.get_event_constraints = spr_get_event_constraints;</span></a>
<a name="5637"><span class="lineNum">    5637 </span><span class="lineNoCov">          0 :                 extra_attr = boot_cpu_has(X86_FEATURE_RTM) ?</span></a>
<a name="5638"><span class="lineNum">    5638 </span><span class="lineNoCov">          0 :                         hsw_format_attr : nhm_format_attr;</span></a>
<a name="5639"><span class="lineNum">    5639 </span><span class="lineNoCov">          0 :                 extra_skl_attr = skl_format_attr;</span></a>
<a name="5640"><span class="lineNum">    5640 </span><span class="lineNoCov">          0 :                 mem_attr = spr_events_attrs;</span></a>
<a name="5641"><span class="lineNum">    5641 </span><span class="lineNoCov">          0 :                 td_attr = spr_td_events_attrs;</span></a>
<a name="5642"><span class="lineNum">    5642 </span><span class="lineNoCov">          0 :                 tsx_attr = spr_tsx_events_attrs;</span></a>
<a name="5643"><span class="lineNum">    5643 </span><span class="lineNoCov">          0 :                 x86_pmu.rtm_abort_event = X86_CONFIG(.event=0xc9, .umask=0x04);</span></a>
<a name="5644"><span class="lineNum">    5644 </span><span class="lineNoCov">          0 :                 x86_pmu.lbr_pt_coexist = true;</span></a>
<a name="5645"><span class="lineNum">    5645 </span><span class="lineNoCov">          0 :                 intel_pmu_pebs_data_source_skl(pmem);</span></a>
<a name="5646"><span class="lineNum">    5646 </span><span class="lineNoCov">          0 :                 x86_pmu.num_topdown_events = 8;</span></a>
<a name="5647"><span class="lineNum">    5647 </span><span class="lineNoCov">          0 :                 x86_pmu.update_topdown_event = icl_update_topdown_event;</span></a>
<a name="5648"><span class="lineNum">    5648 </span><span class="lineNoCov">          0 :                 x86_pmu.set_topdown_event_period = icl_set_topdown_event_period;</span></a>
<a name="5649"><span class="lineNum">    5649 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;Sapphire Rapids events, &quot;);</span></a>
<a name="5650"><span class="lineNum">    5650 </span><span class="lineNoCov">          0 :                 name = &quot;sapphire_rapids&quot;;</span></a>
<a name="5651"><span class="lineNum">    5651 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5652"><span class="lineNum">    5652 </span>            : </a>
<a name="5653"><span class="lineNum">    5653 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="5654"><span class="lineNum">    5654 </span><span class="lineNoCov">          0 :                 switch (x86_pmu.version) {</span></a>
<a name="5655"><span class="lineNum">    5655 </span><span class="lineNoCov">          0 :                 case 1:</span></a>
<a name="5656"><span class="lineNum">    5656 </span><span class="lineNoCov">          0 :                         x86_pmu.event_constraints = intel_v1_event_constraints;</span></a>
<a name="5657"><span class="lineNum">    5657 </span><span class="lineNoCov">          0 :                         pr_cont(&quot;generic architected perfmon v1, &quot;);</span></a>
<a name="5658"><span class="lineNum">    5658 </span><span class="lineNoCov">          0 :                         name = &quot;generic_arch_v1&quot;;</span></a>
<a name="5659"><span class="lineNum">    5659 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5660"><span class="lineNum">    5660 </span><span class="lineNoCov">          0 :                 default:</span></a>
<a name="5661"><span class="lineNum">    5661 </span>            :                         /*</a>
<a name="5662"><span class="lineNum">    5662 </span>            :                          * default constraints for v2 and up</a>
<a name="5663"><span class="lineNum">    5663 </span>            :                          */</a>
<a name="5664"><span class="lineNum">    5664 </span><span class="lineNoCov">          0 :                         x86_pmu.event_constraints = intel_gen_event_constraints;</span></a>
<a name="5665"><span class="lineNum">    5665 </span><span class="lineNoCov">          0 :                         pr_cont(&quot;generic architected perfmon, &quot;);</span></a>
<a name="5666"><span class="lineNum">    5666 </span><span class="lineNoCov">          0 :                         name = &quot;generic_arch_v2+&quot;;</span></a>
<a name="5667"><span class="lineNum">    5667 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5668"><span class="lineNum">    5668 </span>            :                 }</a>
<a name="5669"><span class="lineNum">    5669 </span>            :         }</a>
<a name="5670"><span class="lineNum">    5670 </span>            : </a>
<a name="5671"><span class="lineNum">    5671 </span><span class="lineCov">          1 :         snprintf(pmu_name_str, sizeof(pmu_name_str), &quot;%s&quot;, name);</span></a>
<a name="5672"><span class="lineNum">    5672 </span>            : </a>
<a name="5673"><span class="lineNum">    5673 </span>            : </a>
<a name="5674"><span class="lineNum">    5674 </span><span class="lineCov">          1 :         group_events_td.attrs  = td_attr;</span></a>
<a name="5675"><span class="lineNum">    5675 </span><span class="lineCov">          1 :         group_events_mem.attrs = mem_attr;</span></a>
<a name="5676"><span class="lineNum">    5676 </span><span class="lineCov">          1 :         group_events_tsx.attrs = tsx_attr;</span></a>
<a name="5677"><span class="lineNum">    5677 </span><span class="lineCov">          1 :         group_format_extra.attrs = extra_attr;</span></a>
<a name="5678"><span class="lineNum">    5678 </span><span class="lineCov">          1 :         group_format_extra_skl.attrs = extra_skl_attr;</span></a>
<a name="5679"><span class="lineNum">    5679 </span>            : </a>
<a name="5680"><span class="lineNum">    5680 </span><span class="lineCov">          1 :         x86_pmu.attr_update = attr_update;</span></a>
<a name="5681"><span class="lineNum">    5681 </span>            : </a>
<a name="5682"><span class="lineNum">    5682 </span><span class="lineCov">          1 :         if (x86_pmu.num_counters &gt; INTEL_PMC_MAX_GENERIC) {</span></a>
<a name="5683"><span class="lineNum">    5683 </span><span class="lineNoCov">          0 :                 WARN(1, KERN_ERR &quot;hw perf events %d &gt; max(%d), clipping!&quot;,</span></a>
<a name="5684"><span class="lineNum">    5684 </span>            :                      x86_pmu.num_counters, INTEL_PMC_MAX_GENERIC);</a>
<a name="5685"><span class="lineNum">    5685 </span><span class="lineNoCov">          0 :                 x86_pmu.num_counters = INTEL_PMC_MAX_GENERIC;</span></a>
<a name="5686"><span class="lineNum">    5686 </span>            :         }</a>
<a name="5687"><span class="lineNum">    5687 </span><span class="lineCov">          1 :         x86_pmu.intel_ctrl = (1ULL &lt;&lt; x86_pmu.num_counters) - 1;</span></a>
<a name="5688"><span class="lineNum">    5688 </span>            : </a>
<a name="5689"><span class="lineNum">    5689 </span><span class="lineCov">          1 :         if (x86_pmu.num_counters_fixed &gt; INTEL_PMC_MAX_FIXED) {</span></a>
<a name="5690"><span class="lineNum">    5690 </span><span class="lineNoCov">          0 :                 WARN(1, KERN_ERR &quot;hw perf events fixed %d &gt; max(%d), clipping!&quot;,</span></a>
<a name="5691"><span class="lineNum">    5691 </span>            :                      x86_pmu.num_counters_fixed, INTEL_PMC_MAX_FIXED);</a>
<a name="5692"><span class="lineNum">    5692 </span><span class="lineNoCov">          0 :                 x86_pmu.num_counters_fixed = INTEL_PMC_MAX_FIXED;</span></a>
<a name="5693"><span class="lineNum">    5693 </span>            :         }</a>
<a name="5694"><span class="lineNum">    5694 </span>            : </a>
<a name="5695"><span class="lineNum">    5695 </span><span class="lineCov">          1 :         x86_pmu.intel_ctrl |= (u64)fixed_mask &lt;&lt; INTEL_PMC_IDX_FIXED;</span></a>
<a name="5696"><span class="lineNum">    5696 </span>            : </a>
<a name="5697"><span class="lineNum">    5697 </span>            :         /* AnyThread may be deprecated on arch perfmon v5 or later */</a>
<a name="5698"><span class="lineNum">    5698 </span><span class="lineCov">          1 :         if (x86_pmu.intel_cap.anythread_deprecated)</span></a>
<a name="5699"><span class="lineNum">    5699 </span><span class="lineNoCov">          0 :                 x86_pmu.format_attrs = intel_arch_formats_attr;</span></a>
<a name="5700"><span class="lineNum">    5700 </span>            : </a>
<a name="5701"><span class="lineNum">    5701 </span><span class="lineCov">          1 :         if (x86_pmu.event_constraints) {</span></a>
<a name="5702"><span class="lineNum">    5702 </span>            :                 /*</a>
<a name="5703"><span class="lineNum">    5703 </span>            :                  * event on fixed counter2 (REF_CYCLES) only works on this</a>
<a name="5704"><span class="lineNum">    5704 </span>            :                  * counter, so do not extend mask to generic counters</a>
<a name="5705"><span class="lineNum">    5705 </span>            :                  */</a>
<a name="5706"><span class="lineNum">    5706 </span><span class="lineCov">         14 :                 for_each_event_constraint(c, x86_pmu.event_constraints) {</span></a>
<a name="5707"><span class="lineNum">    5707 </span>            :                         /*</a>
<a name="5708"><span class="lineNum">    5708 </span>            :                          * Don't extend the topdown slots and metrics</a>
<a name="5709"><span class="lineNum">    5709 </span>            :                          * events to the generic counters.</a>
<a name="5710"><span class="lineNum">    5710 </span>            :                          */</a>
<a name="5711"><span class="lineNum">    5711 </span><span class="lineCov">         13 :                         if (c-&gt;idxmsk64 &amp; INTEL_PMC_MSK_TOPDOWN) {</span></a>
<a name="5712"><span class="lineNum">    5712 </span>            :                                 /*</a>
<a name="5713"><span class="lineNum">    5713 </span>            :                                  * Disable topdown slots and metrics events,</a>
<a name="5714"><span class="lineNum">    5714 </span>            :                                  * if slots event is not in CPUID.</a>
<a name="5715"><span class="lineNum">    5715 </span>            :                                  */</a>
<a name="5716"><span class="lineNum">    5716 </span><span class="lineNoCov">          0 :                                 if (!(INTEL_PMC_MSK_FIXED_SLOTS &amp; x86_pmu.intel_ctrl))</span></a>
<a name="5717"><span class="lineNum">    5717 </span><span class="lineNoCov">          0 :                                         c-&gt;idxmsk64 = 0;</span></a>
<a name="5718"><span class="lineNum">    5718 </span><span class="lineNoCov">          0 :                                 c-&gt;weight = hweight64(c-&gt;idxmsk64);</span></a>
<a name="5719"><span class="lineNum">    5719 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="5720"><span class="lineNum">    5720 </span>            :                         }</a>
<a name="5721"><span class="lineNum">    5721 </span>            : </a>
<a name="5722"><span class="lineNum">    5722 </span><span class="lineCov">         13 :                         if (c-&gt;cmask == FIXED_EVENT_FLAGS) {</span></a>
<a name="5723"><span class="lineNum">    5723 </span>            :                                 /* Disabled fixed counters which are not in CPUID */</a>
<a name="5724"><span class="lineNum">    5724 </span><span class="lineCov">          3 :                                 c-&gt;idxmsk64 &amp;= x86_pmu.intel_ctrl;</span></a>
<a name="5725"><span class="lineNum">    5725 </span>            : </a>
<a name="5726"><span class="lineNum">    5726 </span><span class="lineCov">          3 :                                 if (c-&gt;idxmsk64 != INTEL_PMC_MSK_FIXED_REF_CYCLES)</span></a>
<a name="5727"><span class="lineNum">    5727 </span><span class="lineCov">          2 :                                         c-&gt;idxmsk64 |= (1ULL &lt;&lt; x86_pmu.num_counters) - 1;</span></a>
<a name="5728"><span class="lineNum">    5728 </span>            :                         }</a>
<a name="5729"><span class="lineNum">    5729 </span><span class="lineCov">         13 :                         c-&gt;idxmsk64 &amp;=</span></a>
<a name="5730"><span class="lineNum">    5730 </span><span class="lineCov">         13 :                                 ~(~0ULL &lt;&lt; (INTEL_PMC_IDX_FIXED + x86_pmu.num_counters_fixed));</span></a>
<a name="5731"><span class="lineNum">    5731 </span><span class="lineCov">         13 :                         c-&gt;weight = hweight64(c-&gt;idxmsk64);</span></a>
<a name="5732"><span class="lineNum">    5732 </span>            :                 }</a>
<a name="5733"><span class="lineNum">    5733 </span>            :         }</a>
<a name="5734"><span class="lineNum">    5734 </span>            : </a>
<a name="5735"><span class="lineNum">    5735 </span>            :         /*</a>
<a name="5736"><span class="lineNum">    5736 </span>            :          * Access LBR MSR may cause #GP under certain circumstances.</a>
<a name="5737"><span class="lineNum">    5737 </span>            :          * E.g. KVM doesn't support LBR MSR</a>
<a name="5738"><span class="lineNum">    5738 </span>            :          * Check all LBT MSR here.</a>
<a name="5739"><span class="lineNum">    5739 </span>            :          * Disable LBR access if any LBR MSRs can not be accessed.</a>
<a name="5740"><span class="lineNum">    5740 </span>            :          */</a>
<a name="5741"><span class="lineNum">    5741 </span><span class="lineCov">          1 :         if (x86_pmu.lbr_nr &amp;&amp; !check_msr(x86_pmu.lbr_tos, 0x3UL))</span></a>
<a name="5742"><span class="lineNum">    5742 </span><span class="lineCov">          1 :                 x86_pmu.lbr_nr = 0;</span></a>
<a name="5743"><span class="lineNum">    5743 </span><span class="lineCov">          1 :         for (i = 0; i &lt; x86_pmu.lbr_nr; i++) {</span></a>
<a name="5744"><span class="lineNum">    5744 </span><span class="lineNoCov">          0 :                 if (!(check_msr(x86_pmu.lbr_from + i, 0xffffUL) &amp;&amp;</span></a>
<a name="5745"><span class="lineNum">    5745 </span><span class="lineNoCov">          0 :                       check_msr(x86_pmu.lbr_to + i, 0xffffUL)))</span></a>
<a name="5746"><span class="lineNum">    5746 </span><span class="lineNoCov">          0 :                         x86_pmu.lbr_nr = 0;</span></a>
<a name="5747"><span class="lineNum">    5747 </span>            :         }</a>
<a name="5748"><span class="lineNum">    5748 </span>            : </a>
<a name="5749"><span class="lineNum">    5749 </span><span class="lineCov">          1 :         if (x86_pmu.lbr_nr)</span></a>
<a name="5750"><span class="lineNum">    5750 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;%d-deep LBR, &quot;, x86_pmu.lbr_nr);</span></a>
<a name="5751"><span class="lineNum">    5751 </span>            : </a>
<a name="5752"><span class="lineNum">    5752 </span>            :         /*</a>
<a name="5753"><span class="lineNum">    5753 </span>            :          * Access extra MSR may cause #GP under certain circumstances.</a>
<a name="5754"><span class="lineNum">    5754 </span>            :          * E.g. KVM doesn't support offcore event</a>
<a name="5755"><span class="lineNum">    5755 </span>            :          * Check all extra_regs here.</a>
<a name="5756"><span class="lineNum">    5756 </span>            :          */</a>
<a name="5757"><span class="lineNum">    5757 </span><span class="lineCov">          1 :         if (x86_pmu.extra_regs) {</span></a>
<a name="5758"><span class="lineNum">    5758 </span><span class="lineCov">          4 :                 for (er = x86_pmu.extra_regs; er-&gt;msr; er++) {</span></a>
<a name="5759"><span class="lineNum">    5759 </span><span class="lineCov">          3 :                         er-&gt;extra_msr_access = check_msr(er-&gt;msr, 0x11UL);</span></a>
<a name="5760"><span class="lineNum">    5760 </span>            :                         /* Disable LBR select mapping */</a>
<a name="5761"><span class="lineNum">    5761 </span><span class="lineCov">          3 :                         if ((er-&gt;idx == EXTRA_REG_LBR) &amp;&amp; !er-&gt;extra_msr_access)</span></a>
<a name="5762"><span class="lineNum">    5762 </span><span class="lineNoCov">          0 :                                 x86_pmu.lbr_sel_map = NULL;</span></a>
<a name="5763"><span class="lineNum">    5763 </span>            :                 }</a>
<a name="5764"><span class="lineNum">    5764 </span>            :         }</a>
<a name="5765"><span class="lineNum">    5765 </span>            : </a>
<a name="5766"><span class="lineNum">    5766 </span>            :         /* Support full width counters using alternative MSR range */</a>
<a name="5767"><span class="lineNum">    5767 </span><span class="lineCov">          1 :         if (x86_pmu.intel_cap.full_width_write) {</span></a>
<a name="5768"><span class="lineNum">    5768 </span><span class="lineCov">          1 :                 x86_pmu.max_period = x86_pmu.cntval_mask &gt;&gt; 1;</span></a>
<a name="5769"><span class="lineNum">    5769 </span><span class="lineCov">          1 :                 x86_pmu.perfctr = MSR_IA32_PMC0;</span></a>
<a name="5770"><span class="lineNum">    5770 </span><span class="lineCov">          1 :                 pr_cont(&quot;full-width counters, &quot;);</span></a>
<a name="5771"><span class="lineNum">    5771 </span>            :         }</a>
<a name="5772"><span class="lineNum">    5772 </span>            : </a>
<a name="5773"><span class="lineNum">    5773 </span><span class="lineCov">          1 :         if (x86_pmu.intel_cap.perf_metrics)</span></a>
<a name="5774"><span class="lineNum">    5774 </span><span class="lineNoCov">          0 :                 x86_pmu.intel_ctrl |= 1ULL &lt;&lt; GLOBAL_CTRL_EN_PERF_METRICS;</span></a>
<a name="5775"><span class="lineNum">    5775 </span>            : </a>
<a name="5776"><span class="lineNum">    5776 </span>            :         return 0;</a>
<a name="5777"><span class="lineNum">    5777 </span>            : }</a>
<a name="5778"><span class="lineNum">    5778 </span>            : </a>
<a name="5779"><span class="lineNum">    5779 </span>            : /*</a>
<a name="5780"><span class="lineNum">    5780 </span>            :  * HT bug: phase 2 init</a>
<a name="5781"><span class="lineNum">    5781 </span>            :  * Called once we have valid topology information to check</a>
<a name="5782"><span class="lineNum">    5782 </span>            :  * whether or not HT is enabled</a>
<a name="5783"><span class="lineNum">    5783 </span>            :  * If HT is off, then we disable the workaround</a>
<a name="5784"><span class="lineNum">    5784 </span>            :  */</a>
<a name="5785"><span class="lineNum">    5785 </span><span class="lineCov">          1 : static __init int fixup_ht_bug(void)</span></a>
<a name="5786"><span class="lineNum">    5786 </span>            : {</a>
<a name="5787"><span class="lineNum">    5787 </span><span class="lineCov">          1 :         int c;</span></a>
<a name="5788"><span class="lineNum">    5788 </span>            :         /*</a>
<a name="5789"><span class="lineNum">    5789 </span>            :          * problem not present on this CPU model, nothing to do</a>
<a name="5790"><span class="lineNum">    5790 </span>            :          */</a>
<a name="5791"><span class="lineNum">    5791 </span><span class="lineCov">          1 :         if (!(x86_pmu.flags &amp; PMU_FL_EXCL_ENABLED))</span></a>
<a name="5792"><span class="lineNum">    5792 </span>            :                 return 0;</a>
<a name="5793"><span class="lineNum">    5793 </span>            : </a>
<a name="5794"><span class="lineNum">    5794 </span><span class="lineCov">          1 :         if (topology_max_smt_threads() &gt; 1) {</span></a>
<a name="5795"><span class="lineNum">    5795 </span><span class="lineNoCov">          0 :                 pr_info(&quot;PMU erratum BJ122, BV98, HSD29 worked around, HT is on\n&quot;);</span></a>
<a name="5796"><span class="lineNum">    5796 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="5797"><span class="lineNum">    5797 </span>            :         }</a>
<a name="5798"><span class="lineNum">    5798 </span>            : </a>
<a name="5799"><span class="lineNum">    5799 </span><span class="lineCov">          1 :         cpus_read_lock();</span></a>
<a name="5800"><span class="lineNum">    5800 </span>            : </a>
<a name="5801"><span class="lineNum">    5801 </span><span class="lineCov">          1 :         hardlockup_detector_perf_stop();</span></a>
<a name="5802"><span class="lineNum">    5802 </span>            : </a>
<a name="5803"><span class="lineNum">    5803 </span><span class="lineCov">          1 :         x86_pmu.flags &amp;= ~(PMU_FL_EXCL_CNTRS | PMU_FL_EXCL_ENABLED);</span></a>
<a name="5804"><span class="lineNum">    5804 </span>            : </a>
<a name="5805"><span class="lineNum">    5805 </span><span class="lineCov">          1 :         x86_pmu.start_scheduling = NULL;</span></a>
<a name="5806"><span class="lineNum">    5806 </span><span class="lineCov">          1 :         x86_pmu.commit_scheduling = NULL;</span></a>
<a name="5807"><span class="lineNum">    5807 </span><span class="lineCov">          1 :         x86_pmu.stop_scheduling = NULL;</span></a>
<a name="5808"><span class="lineNum">    5808 </span>            : </a>
<a name="5809"><span class="lineNum">    5809 </span><span class="lineCov">          1 :         hardlockup_detector_perf_restart();</span></a>
<a name="5810"><span class="lineNum">    5810 </span>            : </a>
<a name="5811"><span class="lineNum">    5811 </span><span class="lineCov">          5 :         for_each_online_cpu(c)</span></a>
<a name="5812"><span class="lineNum">    5812 </span><span class="lineCov">          4 :                 free_excl_cntrs(&amp;per_cpu(cpu_hw_events, c));</span></a>
<a name="5813"><span class="lineNum">    5813 </span>            : </a>
<a name="5814"><span class="lineNum">    5814 </span><span class="lineCov">          1 :         cpus_read_unlock();</span></a>
<a name="5815"><span class="lineNum">    5815 </span><span class="lineCov">          1 :         pr_info(&quot;PMU erratum BJ122, BV98, HSD29 workaround disabled, HT off\n&quot;);</span></a>
<a name="5816"><span class="lineNum">    5816 </span><span class="lineCov">          1 :         return 0;</span></a>
<a name="5817"><span class="lineNum">    5817 </span>            : }</a>
<a name="5818"><span class="lineNum">    5818 </span>            : subsys_initcall(fixup_ht_bug)</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
