\hypertarget{struct_f_m_c___bank1___type_def}{}\section{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank1___type_def}\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}


Flexible Memory Controller.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}{B\+T\+CR}} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}\label{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}} 
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}!B\+T\+CR@{B\+T\+CR}}
\index{B\+T\+CR@{B\+T\+CR}!F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+T\+CR}{BTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+T\+CR\mbox{[}8\mbox{]}}

N\+O\+R/\+P\+S\+R\+AM chip-\/select control register(\+B\+C\+R) and chip-\/select timing register(\+B\+T\+R), Address offset\+: 0x00-\/1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
