<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='629' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign18computeStallCyclesEN4llvm8RegisterES2_jib'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1304' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv'/>
