module testbench();

timeunit 10ns;

timeprecision 1ns;

input   logic           Clk;        // 50MHz clock is only used to get timing estimate data
input   logic           Reset;      // From push-button 0.  Remember the button is active low (0 when pressed)
input   logic           LoadB;      // From push-button 1
input   logic           Run;        // From push-button 3.
input   logic[15:0]     SW;         // From slider switches

// all outputs are registered
output  logic           CO;         // Carry-out.  Goes to the green LED to the left of the hex displays.
output  logic[15:0]     Sum;        // Goes to the red LEDs.  You need to press "Run" before the sum shows up here.
output  logic[6:0]      Ahex0;      // Hex drivers display both inputs to the adder.
output  logic[6:0]      Ahex1;
output  logic[6:0]      Ahex2;
output  logic[6:0]      Ahex3;
output  logic[6:0]      Bhex0;
output  logic[6:0]      Bhex1;
output  logic[6:0]      Bhex2;
output  logic[6:0]      Bhex3;

always begin : CLOCK_GENERATION

#1 clk = ~clk;

end

initial begin : CLOCK_INITIALIZATION
	clk = 0;
end


lab4_adders_toplevel tp(.*);