#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep  8 12:33:38 2018
# Process ID: 11172
# Current directory: C:/Users/VLSILAB/Documents/FPGA_Design/Lab02/Lab2-3/vivado_prj/vivado_prj.runs/synth_1
# Command line: vivado.exe -log RGB_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RGB_top.tcl
# Log file: C:/Users/VLSILAB/Documents/FPGA_Design/Lab02/Lab2-3/vivado_prj/vivado_prj.runs/synth_1/RGB_top.vds
# Journal file: C:/Users/VLSILAB/Documents/FPGA_Design/Lab02/Lab2-3/vivado_prj/vivado_prj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RGB_top.tcl -notrace
