#### perip
<link=peripherals>
#### p.AIPSTZ1.OPACR2
<lang=dft>
 (rw)  [1;33m0x4007c048[0m (0x4007c000 + 0x0048)
Off-Platform Peripheral Access Control Registers
 (rw) (04)  [0;32mOPAC23[0m  - [03:00] -  Off-platform Peripheral Access Control 23
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC22[0m  - [07:04] -  Off-platform Peripheral Access Control 22
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC21[0m  - [11:08] -  Off-platform Peripheral Access Control 21
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC20[0m  - [15:12] -  Off-platform Peripheral Access Control 20
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC19[0m  - [19:16] -  Off-platform Peripheral Access Control 19
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC18[0m  - [23:20] -  Off-platform Peripheral Access Control 18
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC17[0m  - [27:24] -  Off-platform Peripheral Access Control 17
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC16[0m  - [31:28] -  Off-platform Peripheral Access Control 16
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
</lang>
#### aipstz1.opacr2
<link=p.AIPSTZ1.OPACR2>
#### aipstz2.opacr
<link=p.AIPSTZ2.OPACR>
#### p.AIPSTZ2.OPACR3
<lang=dft>
 (rw)  [1;33m0x4017c04c[0m (0x4017c000 + 0x004c)
Off-Platform Peripheral Access Control Registers
 (rw) (04)  [0;32mOPAC31[0m  - [03:00] -  Off-platform Peripheral Access Control 31
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC30[0m  - [07:04] -  Off-platform Peripheral Access Control 30
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC29[0m  - [11:08] -  Off-platform Peripheral Access Control 29
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC28[0m  - [15:12] -  Off-platform Peripheral Access Control 28
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC27[0m  - [19:16] -  Off-platform Peripheral Access Control 27
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC26[0m  - [23:20] -  Off-platform Peripheral Access Control 26
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC25[0m  - [27:24] -  Off-platform Peripheral Access Control 25
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC24[0m  - [31:28] -  Off-platform Peripheral Access Control 24
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
</lang>
#### p.aipstz2.opacr4
<link=p.AIPSTZ2.OPACR4>
#### p.aipstz3.mpr
<link=p.AIPSTZ3.MPR>
#### AIPSTZ3.OPACR2
<link=p.AIPSTZ3.OPACR2>
#### aipstz3.opacr4
<link=p.AIPSTZ3.OPACR4>
#### aipstz4.opacr3
<link=p.AIPSTZ4.OPACR3>
#### p.dcdc.reg2
<link=p.DCDC.REG2>
#### p.pit.ldval1
<link=p.PIT.LDVAL1>
#### PIT.LDVAL2
<link=p.PIT.LDVAL2>
#### p.PIT.TCTRL2
<lang=dft>
 (rw)  [1;33m0x40084128[0m (0x40084000 + 0x0128)
Timer Control Register
 (rw) (01)  [0;32mTEN[0m  - [00:00] -  Timer Enable
      0 - TEN_0 :
         Timer n is disabled.
      0x1 - TEN_1 :
         Timer n is enabled.
 (rw) (01)  [0;32mTIE[0m  - [01:01] -  Timer Interrupt Enable
      0 - TIE_0 :
         Interrupt requests from Timer n are disabled.
      0x1 - TIE_1 :
         Interrupt will be requested whenever TIF is set.
 (rw) (01)  [0;32mCHN[0m  - [02:02] -  Chain Mode
      0 - CHN_0 :
         Timer is not chained.
      0x1 - CHN_1 :
         Timer is chained to previous timer. For example, for Channel 2, if this
          field is set, Timer 2 is chained to Timer 1.
</lang>
#### pit.tflg2
<link=p.PIT.TFLG2>
#### p.cmp1.daccr
<link=p.CMP1.DACCR>
#### p.CMP2.CR0
<lang=dft>
 (rw)  [1;33m0x40094008[0m (0x40094008 + 0x0000)
CMP Control Register 0
 (rw) (02)  [0;32mHYSTCTR[0m  - [01:00] -  Comparator hard block hysteresis control
      0 - HYSTCTR_0 :
         Level 0
      0x1 - HYSTCTR_1 :
         Level 1
      0x2 - HYSTCTR_2 :
         Level 2
      0x3 - HYSTCTR_3 :
         Level 3
 (rw) (03)  [0;32mFILTER_CNT[0m  - [06:04] -  Filter Sample Count
      0 - FILTER_CNT_0 :
         Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a le
         gal state, and is not recommended. If SE = 0, COUT = COUTA.
      0x1 - FILTER_CNT_1 :
         One sample must agree. The comparator output is simply sampled.
      0x2 - FILTER_CNT_2 :
         2 consecutive samples must agree.
      0x3 - FILTER_CNT_3 :
         3 consecutive samples must agree.
      0x4 - FILTER_CNT_4 :
         4 consecutive samples must agree.
      0x5 - FILTER_CNT_5 :
         5 consecutive samples must agree.
      0x6 - FILTER_CNT_6 :
         6 consecutive samples must agree.
      0x7 - FILTER_CNT_7 :
         7 consecutive samples must agree.
</lang>
#### cmp2.cr0
<link=p.CMP2.CR0>
#### p.cmp2.fpr
<link=p.CMP2.FPR>
#### CMP2.SCR
<link=p.CMP2.SCR>
#### p.CMP3
<lang=dft>
base: 0x40094010
CR0             CR1             DACCR           FPR             
MUXCR           SCR             
ËæìÂÖ• p.CMP3.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.CMP3.{reg_name} to check details of registers
</lang>
#### p.cmp3.cr0
<link=p.CMP3.CR0>
#### cmp3.fpr
<link=p.CMP3.FPR>
#### p.CMP3.MUXCR
<lang=dft>
 (rw)  [1;33m0x40094015[0m (0x40094010 + 0x0005)
MUX Control Register
 (rw) (03)  [0;32mMSEL[0m  - [02:00] -  Minus Input Mux Control
      0 - MSEL_0 :
         IN0
      0x1 - MSEL_1 :
         IN1
      0x2 - MSEL_2 :
         IN2
      0x3 - MSEL_3 :
         IN3
      0x4 - MSEL_4 :
         IN4
      0x5 - MSEL_5 :
         IN5
      0x6 - MSEL_6 :
         IN6
      0x7 - MSEL_7 :
         IN7
 (rw) (03)  [0;32mPSEL[0m  - [05:03] -  Plus Input Mux Control
      0 - PSEL_0 :
         IN0
      0x1 - PSEL_1 :
         IN1
      0x2 - PSEL_2 :
         IN2
      0x3 - PSEL_3 :
         IN3
      0x4 - PSEL_4 :
         IN4
      0x5 - PSEL_5 :
         IN5
      0x6 - PSEL_6 :
         IN6
      0x7 - PSEL_7 :
         IN7
</lang>
#### cmp3.muxcr
<link=p.CMP3.MUXCR>
#### p.CMP4.CR1
<lang=dft>
 (rw)  [1;33m0x40094019[0m (0x40094018 + 0x0001)
CMP Control Register 1
 (rw) (01)  [0;32mEN[0m  - [00:00] -  Comparator Module Enable
      0 - EN_0 :
         Analog Comparator is disabled.
      0x1 - EN_1 :
         Analog Comparator is enabled.
 (rw) (01)  [0;32mOPE[0m  - [01:01] -  Comparator Output Pin Enable
      0 - OPE_0 :
         CMPO is not available on the associated CMPO output pin. If the compara
         tor does not own the pin, this field has no effect.
      0x1 - OPE_1 :
         CMPO is available on the associated CMPO output pin. The comparator out
         put (CMPO) is driven out on the associated CMPO output pin if the compa
         rator owns the pin. If the comparator does not own the field, this bit 
         has no effect.
 (rw) (01)  [0;32mCOS[0m  - [02:02] -  Comparator Output Select
      0 - COS_0 :
         Set the filtered comparator output (CMPO) to equal COUT.
      0x1 - COS_1 :
         Set the unfiltered comparator output (CMPO) to equal COUTA.
 (rw) (01)  [0;32mINV[0m  - [03:03] -  Comparator INVERT
      0 - INV_0 :
         Does not invert the comparator output.
      0x1 - INV_1 :
         Inverts the comparator output.
 (rw) (01)  [0;32mPMODE[0m  - [04:04] -  Power Mode Select
      0 - PMODE_0 :
         Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower o
         utput propagation delay and lower current consumption.
      0x1 - PMODE_1 :
         High-Speed (HS) Comparison mode selected. In this mode, CMP has faster 
         output propagation delay and higher current consumption.
 (rw) (01)  [0;32mWE[0m  - [06:06] -  Windowing Enable
      0 - WE_0 :
         Windowing mode is not selected.
      0x1 - WE_1 :
         Windowing mode is selected.
 (rw) (01)  [0;32mSE[0m  - [07:07] -  Sample Enable
      0 - SE_0 :
         Sampling mode is not selected.
      0x1 - SE_1 :
         Sampling mode is selected.
</lang>
#### p.CMP4.SCR
<lang=dft>
 (rw)  [1;33m0x4009401b[0m (0x40094018 + 0x0003)
CMP Status and Control Register
 (ro) (01)  [0;32mCOUT[0m  - [00:00] -  Analog Comparator Output
 (rw) (01)  [0;32mCFF[0m  - [01:01] -  Analog Comparator Flag Falling
      0 - CFF_0 :
         Falling-edge on COUT has not been detected.
      0x1 - CFF_1 :
         Falling-edge on COUT has occurred.
 (rw) (01)  [0;32mCFR[0m  - [02:02] -  Analog Comparator Flag Rising
      0 - CFR_0 :
         Rising-edge on COUT has not been detected.
      0x1 - CFR_1 :
         Rising-edge on COUT has occurred.
 (rw) (01)  [0;32mIEF[0m  - [03:03] -  Comparator Interrupt Enable Falling
      0 - IEF_0 :
         Interrupt is disabled.
      0x1 - IEF_1 :
         Interrupt is enabled.
 (rw) (01)  [0;32mIER[0m  - [04:04] -  Comparator Interrupt Enable Rising
      0 - IER_0 :
         Interrupt is disabled.
      0x1 - IER_1 :
         Interrupt is enabled.
 (rw) (01)  [0;32mDMAEN[0m  - [06:06] -  DMA Enable Control
      0 - DMAEN_0 :
         DMA is disabled.
      0x1 - DMAEN_1 :
         DMA is enabled.
</lang>
#### cmp4.scr
<link=p.CMP4.SCR>
#### p.iomuxc_snvs_gpr
<link=p.IOMUXC_SNVS_GPR>
#### p.iomuxc_snvs_gpr.gpr2
<link=p.IOMUXC_SNVS_GPR.GPR2>
#### p.iomuxc_snvs.sw_mux_ctl_pad_pmic_stby_req
<link=p.IOMUXC_SNVS.SW_MUX_CTL_PAD_PMIC_STBY_REQ>
#### iomuxc_snvs.sw_pad_ctl_pad_onoff
<link=p.IOMUXC_SNVS.SW_PAD_CTL_PAD_ONOFF>
#### p.iomuxc_gpr.gpr1
<link=p.IOMUXC_GPR.GPR1>
#### p.IOMUXC_GPR.GPR6
<lang=dft>
 (rw)  [1;33m0x400ac018[0m (0x400ac000 + 0x0018)
GPR6 General Purpose Register
 (rw) (01)  [0;32mQTIMER1_TRM0_INPUT_SEL[0m  - [00:00] -  QTIMER1 TMR0 input select
      0 - QTIMER1_TRM0_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER1_TRM0_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER1_TRM1_INPUT_SEL[0m  - [01:01] -  QTIMER1 TMR1 input select
      0 - QTIMER1_TRM1_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER1_TRM1_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER1_TRM2_INPUT_SEL[0m  - [02:02] -  QTIMER1 TMR2 input select
      0 - QTIMER1_TRM2_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER1_TRM2_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER1_TRM3_INPUT_SEL[0m  - [03:03] -  QTIMER1 TMR3 input select
      0 - QTIMER1_TRM3_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER1_TRM3_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER2_TRM0_INPUT_SEL[0m  - [04:04] -  QTIMER2 TMR0 input select
      0 - QTIMER2_TRM0_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER2_TRM0_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER2_TRM1_INPUT_SEL[0m  - [05:05] -  QTIMER2 TMR1 input select
      0 - QTIMER2_TRM1_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER2_TRM1_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER2_TRM2_INPUT_SEL[0m  - [06:06] -  QTIMER2 TMR2 input select
      0 - QTIMER2_TRM2_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER2_TRM2_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER2_TRM3_INPUT_SEL[0m  - [07:07] -  QTIMER2 TMR3 input select
      0 - QTIMER2_TRM3_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER2_TRM3_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER3_TRM0_INPUT_SEL[0m  - [08:08] -  QTIMER3 TMR0 input select
      0 - QTIMER3_TRM0_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER3_TRM0_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER3_TRM1_INPUT_SEL[0m  - [09:09] -  QTIMER3 TMR1 input select
      0 - QTIMER3_TRM1_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER3_TRM1_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER3_TRM2_INPUT_SEL[0m  - [10:10] -  QTIMER3 TMR2 input select
      0 - QTIMER3_TRM2_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER3_TRM2_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER3_TRM3_INPUT_SEL[0m  - [11:11] -  QTIMER3 TMR3 input select
      0 - QTIMER3_TRM3_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER3_TRM3_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER4_TRM0_INPUT_SEL[0m  - [12:12] -  QTIMER4 TMR0 input select
      0 - QTIMER4_TRM0_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER4_TRM0_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER4_TRM1_INPUT_SEL[0m  - [13:13] -  QTIMER4 TMR1 input select
      0 - QTIMER4_TRM1_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER4_TRM1_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER4_TRM2_INPUT_SEL[0m  - [14:14] -  QTIMER4 TMR2 input select
      0 - QTIMER4_TRM2_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER4_TRM2_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mQTIMER4_TRM3_INPUT_SEL[0m  - [15:15] -  QTIMER4 TMR3 input select
      0 - QTIMER4_TRM3_INPUT_SEL_0 :
         input from IOMUX
      0x1 - QTIMER4_TRM3_INPUT_SEL_1 :
         input from XBAR
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_4[0m  - [16:16] -  IOMUXC XBAR_INOUT4 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_4_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_4_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_5[0m  - [17:17] -  IOMUXC XBAR_INOUT5 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_5_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_5_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_6[0m  - [18:18] -  IOMUXC XBAR_INOUT6 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_6_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_6_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_7[0m  - [19:19] -  IOMUXC XBAR_INOUT7 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_7_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_7_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_8[0m  - [20:20] -  IOMUXC XBAR_INOUT8 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_8_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_8_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_9[0m  - [21:21] -  IOMUXC XBAR_INOUT9 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_9_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_9_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_10[0m  - [22:22] -  IOMUXC XBAR_INOUT10 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_10_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_10_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_11[0m  - [23:23] -  IOMUXC XBAR_INOUT11 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_11_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_11_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_12[0m  - [24:24] -  IOMUXC XBAR_INOUT12 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_12_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_12_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_13[0m  - [25:25] -  IOMUXC XBAR_INOUT13 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_13_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_13_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_14[0m  - [26:26] -  IOMUXC XBAR_INOUT14 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_14_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_14_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_15[0m  - [27:27] -  IOMUXC XBAR_INOUT15 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_15_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_15_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_16[0m  - [28:28] -  IOMUXC XBAR_INOUT16 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_16_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_16_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_17[0m  - [29:29] -  IOMUXC XBAR_INOUT17 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_17_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_17_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_18[0m  - [30:30] -  IOMUXC XBAR_INOUT18 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_18_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_18_1 :
         XBAR_INOUT as output
 (rw) (01)  [0;32mIOMUXC_XBAR_DIR_SEL_19[0m  - [31:31] -  IOMUXC XBAR_INOUT19 function direction select
      0 - IOMUXC_XBAR_DIR_SEL_19_0 :
         XBAR_INOUT as input
      0x1 - IOMUXC_XBAR_DIR_SEL_19_1 :
         XBAR_INOUT as output
</lang>
#### p.iomuxc_gpr.gpr10
<link=p.IOMUXC_GPR.GPR10>
#### iomuxc_gpr.gpr14
<link=p.IOMUXC_GPR.GPR14>
#### IOMUXC_GPR.GPR17
<link=p.IOMUXC_GPR.GPR17>
#### p.IOMUXC_GPR.GPR20
<lang=dft>
 (rw)  [1;33m0x400ac050[0m (0x400ac000 + 0x0050)
GPR20 General Purpose Register
 (rw) (01)  [0;32mLOCK_M7_APC_AC_R1_BOT[0m  - [00:00] -  lock M7_APC_AC_R1_BOT field for changes
      0 - LOCK_M7_APC_AC_R1_BOT_0 :
         Register field [31:1] is not locked
      0x1 - LOCK_M7_APC_AC_R1_BOT_1 :
         Register field [31:1] is locked (read access only)
 (rw) (29)  [0;32mM7_APC_AC_R1_BOT[0m  - [31:03] -  APC end address of memory region-1
</lang>
#### p.iomuxc_gpr.gpr25
<link=p.IOMUXC_GPR.GPR25>
#### iomuxc_gpr.gpr25
<link=p.IOMUXC_GPR.GPR25>
#### p.IOMUXC_GPR.GPR33
<lang=dft>
 (rw)  [1;33m0x400ac084[0m (0x400ac000 + 0x0084)
GPR33 General Purpose Register
 (rw) (01)  [0;32mOCRAM2_TZ_EN[0m  - [00:00] -  OCRAM2 TrustZone (TZ) enable.
      0 - OCRAM2_TZ_EN_0 :
         The TrustZone feature is disabled. Entire OCRAM2 space is available for
          all access types (secure/non-secure/user/supervisor).
      0x1 - OCRAM2_TZ_EN_1 :
         The TrustZone feature is enabled. Access to address in the range specif
         ied by [ENDADDR:STARTADDR] follows the execution mode access policy des
         cribed in CSU chapter.
 (rw) (07)  [0;32mOCRAM2_TZ_ADDR[0m  - [07:01] -  OCRAM2 TrustZone (TZ) start address
 (rw) (01)  [0;32mLOCK_OCRAM2_TZ_EN[0m  - [16:16] -  Lock OCRAM2_TZ_EN field for changes
      0 - LOCK_OCRAM2_TZ_EN_0 :
         Field is not locked
      0x1 - LOCK_OCRAM2_TZ_EN_1 :
         Field is locked (read access only)
 (rw) (07)  [0;32mLOCK_OCRAM2_TZ_ADDR[0m  - [23:17] -  Lock OCRAM2_TZ_ADDR field for changes
      0 - LOCK_OCRAM2_TZ_ADDR_0 :
         Field is not locked
      0x1 - LOCK_OCRAM2_TZ_ADDR_1 :
         Field is locked (read access only)
</lang>
#### p.ewm.ctrl
<link=p.EWM.CTRL>
#### p.WDOG1
<lang=dft>
base: 0x400b8000
WCR             WICR            WMCR            WRSR            
WSR             
ËæìÂÖ• p.WDOG1.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.WDOG1.{reg_name} to check details of registers
</lang>
#### p.WDOG1.WSR
<lang=dft>
 (rw)  [1;33m0x400b8002[0m (0x400b8000 + 0x0002)
Watchdog Service Register
 (rw) (16)  [0;32mWSR[0m  - [15:00] -  WSR
      0x5555 - WSR_21845 :
         Write to the Watchdog Service Register (WDOG_WSR).
      0xAAAA - WSR_43690 :
         Write to the Watchdog Service Register (WDOG_WSR).
</lang>
#### p.WDOG1.WICR
<lang=dft>
 (rw)  [1;33m0x400b8006[0m (0x400b8000 + 0x0006)
Watchdog Interrupt Control Register
 (rw) (08)  [0;32mWICT[0m  - [07:00] -  WICT
      0 - WICT_0 :
         WICT[7:0] = Time duration between interrupt and time-out is 0 seconds.
      0x1 - WICT_1 :
         WICT[7:0] = Time duration between interrupt and time-out is 0.5 seconds
         .
      0x4 - WICT_4 :
         WICT[7:0] = Time duration between interrupt and time-out is 2 seconds (
         Default).
      0xFF - WICT_255 :
         WICT[7:0] = Time duration between interrupt and time-out is 127.5 secon
         ds.
 (rw) (01)  [0;32mWTIS[0m  - [14:14] -  WTIS
      0 - WTIS_0 :
         No interrupt has occurred (Default).
      0x1 - WTIS_1 :
         Interrupt has occurred
 (rw) (01)  [0;32mWIE[0m  - [15:15] -  WIE
      0 - WIE_0 :
         Disable Interrupt (Default).
      0x1 - WIE_1 :
         Enable Interrupt.
</lang>
#### adc1.cv
<link=p.ADC1.CV>
#### p.adc2.hc5
<link=p.ADC2.HC5>
#### ADC2.HS
<link=p.ADC2.HS>
#### ADC2.R0
<link=p.ADC2.R0>
#### p.adc2.cal
<link=p.ADC2.CAL>
#### p.trng.mctl
<link=p.TRNG.MCTL>
#### trng.pkrrng
<link=p.TRNG.PKRRNG>
#### trng.sdctl
<link=p.TRNG.SDCTL>
#### trng.frqmax
<link=p.TRNG.FRQMAX>
#### trng.scml
<link=p.TRNG.SCML>
#### p.TRNG.SCR3L
<lang=dft>
 (rw)  [1;33m0x400cc02c[0m (0x400cc000 + 0x002c)
Statistical Check Run Length 3 Limit Register
 (rw) (13)  [0;32mRUN3_MAX[0m  - [12:00] -  Run Length 3 Maximum Limit
 (rw) (13)  [0;32mRUN3_RNG[0m  - [28:16] -  Run Length 3 Range
</lang>
#### p.trng.ent[6]
<link=p.TRNG.ENT[6]>
#### trng.ent[8]
<link=p.TRNG.ENT[8]>
#### TRNG.ENT[11]
<link=p.TRNG.ENT[11]>
#### p.TRNG.ENT[13]
<lang=dft>
 (ro)  [1;33m0x400cc074[0m (0x400cc000 + 0x0074)
Entropy Read Register
 (ro) (32)  [0;32mENT[0m  - [31:00] -  Entropy Value
</lang>
#### trng.ent[13]
<link=p.TRNG.ENT[13]>
#### trng.pkrcnt98
<link=p.TRNG.PKRCNT98>
#### TRNG.PKRCNT98
<link=p.TRNG.PKRCNT98>
#### p.TRNG.INT_CTRL
<lang=dft>
 (rw)  [1;33m0x400cc0a4[0m (0x400cc000 + 0x00a4)
Interrupt Control Register
 (rw) (01)  [0;32mHW_ERR[0m  - [00:00] -  Bit position that can be cleared if corresponding bit of INT_STATUS register ha
 s been asserted.
      0 - HW_ERR_0 :
         Corresponding bit of INT_STATUS register cleared.
      0x1 - HW_ERR_1 :
         Corresponding bit of INT_STATUS register active.
 (rw) (01)  [0;32mENT_VAL[0m  - [01:01] -  Same behavior as bit 0 of this register.
      0 - ENT_VAL_0 :
         Same behavior as bit 0 of this register.
      0x1 - ENT_VAL_1 :
         Same behavior as bit 0 of this register.
 (rw) (01)  [0;32mFRQ_CT_FAIL[0m  - [02:02] -  Same behavior as bit 0 of this register.
      0 - FRQ_CT_FAIL_0 :
         Same behavior as bit 0 of this register.
      0x1 - FRQ_CT_FAIL_1 :
         Same behavior as bit 0 of this register.
</lang>
#### TRNG.INT_CTRL
<link=p.TRNG.INT_CTRL>
#### p.snvs.hplr
<link=p.SNVS.HPLR>
#### SNVS.HPCR
<link=p.SNVS.HPCR>
#### p.snvs.hpsr
<link=p.SNVS.HPSR>
#### snvs.hpsvsr
<link=p.SNVS.HPSVSR>
#### p.SNVS.HPRTCMR
<lang=dft>
 (rw)  [1;33m0x400d4024[0m (0x400d4000 + 0x0024)
SNVS_HP Real Time Counter MSB Register
 (rw) (15)  [0;32mRTC[0m  - [14:00] -  HP Real Time Counter The most-significant 15 bits of the RTC
</lang>
#### p.SNVS.HPTAMR
<lang=dft>
 (rw)  [1;33m0x400d402c[0m (0x400d4000 + 0x002c)
SNVS_HP Time Alarm MSB Register
 (rw) (15)  [0;32mHPTA_MS[0m  - [14:00] -  HP Time Alarm, most-significant 15 bits
</lang>
#### p.snvs.hptamr
<link=p.SNVS.HPTAMR>
#### snvs.hptalr
<link=p.SNVS.HPTALR>
#### snvs.lpmkcr
<link=p.SNVS.LPMKCR>
#### SNVS.LPMKCR
<link=p.SNVS.LPMKCR>
#### p.SNVS.LPSVCR
<lang=dft>
 (rw)  [1;33m0x400d4040[0m (0x400d4000 + 0x0040)
SNVS_LP Security Violation Control Register
 (rw) (01)  [0;32mSV0_EN[0m  - [00:00] -  Security Violation 0 Enable This bit enables Security Violation 0 Input
      0 - SV0_EN_0 :
         Security Violation 0 is disabled in the LP domain.
      0x1 - SV0_EN_1 :
         Security Violation 0 is enabled in the LP domain.
 (rw) (01)  [0;32mSV1_EN[0m  - [01:01] -  Security Violation 1 Enable This bit enables Security Violation 1 Input
      0 - SV1_EN_0 :
         Security Violation 1 is disabled in the LP domain.
      0x1 - SV1_EN_1 :
         Security Violation 1 is enabled in the LP domain.
 (rw) (01)  [0;32mSV2_EN[0m  - [02:02] -  Security Violation 2 Enable This bit enables Security Violation 2 Input
      0 - SV2_EN_0 :
         Security Violation 2 is disabled in the LP domain.
      0x1 - SV2_EN_1 :
         Security Violation 2 is enabled in the LP domain.
 (rw) (01)  [0;32mSV3_EN[0m  - [03:03] -  Security Violation 3 Enable This bit enables Security Violation 3 Input
      0 - SV3_EN_0 :
         Security Violation 3 is disabled in the LP domain.
      0x1 - SV3_EN_1 :
         Security Violation 3 is enabled in the LP domain.
 (rw) (01)  [0;32mSV4_EN[0m  - [04:04] -  Security Violation 4 Enable This bit enables Security Violation 4 Input
      0 - SV4_EN_0 :
         Security Violation 4 is disabled in the LP domain.
      0x1 - SV4_EN_1 :
         Security Violation 4 is enabled in the LP domain.
 (rw) (01)  [0;32mSV5_EN[0m  - [05:05] -  Security Violation 5 Enable This bit enables Security Violation 5 Input
      0 - SV5_EN_0 :
         Security Violation 5 is disabled in the LP domain.
      0x1 - SV5_EN_1 :
         Security Violation 5 is enabled in the LP domain.
</lang>
#### p.SNVS.LPSR
<lang=dft>
 (rw)  [1;33m0x400d404c[0m (0x400d4000 + 0x004c)
SNVS_LP Status Register
 (rw) (01)  [0;32mLPTA[0m  - [00:00] -  LP Time Alarm
      0 - LPTA_0 :
         No time alarm interrupt occurred.
      0x1 - LPTA_1 :
         A time alarm interrupt occurred.
 (rw) (01)  [0;32mSRTCR[0m  - [01:01] -  Secure Real Time Counter Rollover
      0 - SRTCR_0 :
         SRTC has not reached its maximum value.
      0x1 - SRTCR_1 :
         SRTC has reached its maximum value.
 (rw) (01)  [0;32mMCR[0m  - [02:02] -  Monotonic Counter Rollover
      0 - MCR_0 :
         MC has not reached its maximum value.
      0x1 - MCR_1 :
         MC has reached its maximum value.
 (rw) (01)  [0;32mPGD[0m  - [03:03] -  Power Supply Glitch Detected 0 No power supply glitch. 1 Power supply glitch is
  detected.
 (rw) (01)  [0;32mET1D[0m  - [09:09] -  External Tampering 1 Detected
      0 - ET1D_0 :
         External tampering 1 not detected.
      0x1 - ET1D_1 :
         External tampering 1 detected.
 (rw) (01)  [0;32mESVD[0m  - [16:16] -  External Security Violation Detected Indicates that a security violation is det
 ected on one of the HP security violation ports
      0 - ESVD_0 :
         No external security violation.
      0x1 - ESVD_1 :
         External security violation is detected.
 (rw) (01)  [0;32mEO[0m  - [17:17] -  Emergency Off This bit is set when a power off is requested.
      0 - EO_0 :
         Emergency off was not detected.
      0x1 - EO_1 :
         Emergency off was detected.
 (rw) (01)  [0;32mSPO[0m  - [18:18] -  Set Power Off The SPO bit is set when the power button is pressed longer than t
 he configured debounce time
      0 - SPO_0 :
         Set Power Off was not detected.
      0x1 - SPO_1 :
         Set Power Off was detected.
 (rw) (01)  [0;32mSED[0m  - [20:20] -  Scan Exit Detected
      0 - SED_0 :
         Scan exit was not detected.
      0x1 - SED_1 :
         Scan exit was detected.
 (ro) (01)  [0;32mLPNS[0m  - [30:30] -  LP Section is Non-Secured Indicates that LP section was provisioned/programmed 
 in the non-secure state
      0 - LPNS_0 :
         LP section was not programmed in the non-secure state.
      0x1 - LPNS_1 :
         LP section was programmed in the non-secure state.
 (ro) (01)  [0;32mLPS[0m  - [31:31] -  LP Section is Secured Indicates that the LP section is provisioned/programmed i
 n the secure or trusted state
      0 - LPS_0 :
         LP section was not programmed in secure or trusted state.
      0x1 - LPS_1 :
         LP section was programmed in secure or trusted state.
</lang>
#### p.SNVS.LPSRTCMR
<lang=dft>
 (rw)  [1;33m0x400d4050[0m (0x400d4000 + 0x0050)
SNVS_LP Secure Real Time Counter MSB Register
 (rw) (15)  [0;32mSRTC[0m  - [14:00] -  LP Secure Real Time Counter The most-significant 15 bits of the SRTC
</lang>
#### SNVS.LPSMCLR
<link=p.SNVS.LPSMCLR>
#### snvs.lpzmkr[0]
<link=p.SNVS.LPZMKR[0]>
#### p.snvs.lpzmkr[3]
<link=p.SNVS.LPZMKR[3]>
#### SNVS.LPZMKR[6]
<link=p.SNVS.LPZMKR[6]>
#### p.snvs.lpgpr_alias[1]
<link=p.SNVS.LPGPR_ALIAS[1]>
#### p.snvs.lpgpr[0]
<link=p.SNVS.LPGPR[0]>
#### snvs.lpgpr[3]
<link=p.SNVS.LPGPR[3]>
#### p.snvs.lpgpr[7]
<link=p.SNVS.LPGPR[7]>
#### p.snvs.hpvidr2
<link=p.SNVS.HPVIDR2>
#### ccm_analog.pll_arm
<link=p.CCM_ANALOG.PLL_ARM>
#### ccm_analog.pll_arm_set
<link=p.CCM_ANALOG.PLL_ARM_SET>
#### CCM_ANALOG.PLL_ARM_SET
<link=p.CCM_ANALOG.PLL_ARM_SET>
#### ccm_analog.pll_arm_clr
<link=p.CCM_ANALOG.PLL_ARM_CLR>
#### p.ccm_analog.pll_arm_tog
<link=p.CCM_ANALOG.PLL_ARM_TOG>
#### ccm_analog.pll_usb1_set
<link=p.CCM_ANALOG.PLL_USB1_SET>
#### p.ccm_analog.pll_usb1_clr
<link=p.CCM_ANALOG.PLL_USB1_CLR>
#### p.ccm_analog.pll_usb2_set
<link=p.CCM_ANALOG.PLL_USB2_SET>
#### p.CCM_ANALOG.PLL_SYS_NUM
<lang=dft>
 (rw)  [1;33m0x400d8050[0m (0x400d8000 + 0x0050)
Numerator of 528MHz System PLL Fractional Loop Divider Register
 (rw) (30)  [0;32mA[0m  - [29:00] -  30 bit numerator (A) of fractional loop divider (signed integer).
</lang>
#### p.ccm_analog.pll_sys_num
<link=p.CCM_ANALOG.PLL_SYS_NUM>
#### CCM_ANALOG.PLL_SYS_NUM
<link=p.CCM_ANALOG.PLL_SYS_NUM>
#### p.CCM_ANALOG.PLL_AUDIO_DENOM
<lang=dft>
 (rw)  [1;33m0x400d8090[0m (0x400d8000 + 0x0090)
Denominator of Audio PLL Fractional Loop Divider Register
 (rw) (30)  [0;32mB[0m  - [29:00] -  30 bit Denominator of fractional loop divider.
</lang>
#### p.ccm_analog.pll_video_set
<link=p.CCM_ANALOG.PLL_VIDEO_SET>
#### p.CCM_ANALOG.PLL_ENET_SET
<lang=dft>
 (rw)  [1;33m0x400d80e4[0m (0x400d8000 + 0x00e4)
Analog ENET PLL Control Register
 (rw) (02)  [0;32mDIV_SELECT[0m  - [01:00] -  Controls the frequency of the ethernet reference clock
 (rw) (02)  [0;32mENET2_DIV_SELECT[0m  - [03:02] -  Controls the frequency of the ENET2 reference clock.
      0 - ENET2_DIV_SELECT_0 :
         25MHz
      0x1 - ENET2_DIV_SELECT_1 :
         50MHz
      0x2 - ENET2_DIV_SELECT_2 :
         100MHz (not 50% duty cycle)
      0x3 - ENET2_DIV_SELECT_3 :
         125MHz
 (rw) (01)  [0;32mPOWERDOWN[0m  - [12:12] -  Powers down the PLL.
 (rw) (01)  [0;32mENABLE[0m  - [13:13] -  Enable the PLL providing the ENET reference clock.
 (rw) (02)  [0;32mBYPASS_CLK_SRC[0m  - [15:14] -  Determines the bypass source.
      0 - REF_CLK_24M :
         Select the 24MHz oscillator as source.
      0x1 - CLK1 :
         Select the CLK1_N / CLK1_P as source.
 (rw) (01)  [0;32mBYPASS[0m  - [16:16] -  Bypass the PLL.
 (rw) (01)  [0;32mENET2_REF_EN[0m  - [20:20] -  Enable the PLL providing the ENET2 reference clock
 (rw) (01)  [0;32mENET_25M_REF_EN[0m  - [21:21] -  Enable the PLL providing ENET 25 MHz reference clock
 (ro) (01)  [0;32mLOCK[0m  - [31:31] -  1 - PLL is currently locked; 0 - PLL is not currently locked.
</lang>
#### p.ccm_analog.pll_enet_tog
<link=p.CCM_ANALOG.PLL_ENET_TOG>
#### p.ccm_analog.pfd_528_set
<link=p.CCM_ANALOG.PFD_528_SET>
#### p.CCM_ANALOG.MISC0_SET
<lang=dft>
 (rw)  [1;33m0x400d8154[0m (0x400d8000 + 0x0154)
Miscellaneous Register 0
 (rw) (01)  [0;32mREFTOP_PWD[0m  - [00:00] -  Control bit to power-down the analog bandgap reference circuitry
 (rw) (01)  [0;32mREFTOP_SELFBIASOFF[0m  - [03:03] -  Control bit to disable the self-bias circuit in the analog bandgap
      0 - REFTOP_SELFBIASOFF_0 :
         Uses coarse bias currents for startup
      0x1 - REFTOP_SELFBIASOFF_1 :
         Uses bandgap-based bias currents for best performance.
 (rw) (03)  [0;32mREFTOP_VBGADJ[0m  - [06:04] -  Not related to CCM. See Power Management Unit (PMU)
      0 - REFTOP_VBGADJ_0 :
         Nominal VBG
      0x1 - REFTOP_VBGADJ_1 :
         VBG+0.78%
      0x2 - REFTOP_VBGADJ_2 :
         VBG+1.56%
      0x3 - REFTOP_VBGADJ_3 :
         VBG+2.34%
      0x4 - REFTOP_VBGADJ_4 :
         VBG-0.78%
      0x5 - REFTOP_VBGADJ_5 :
         VBG-1.56%
      0x6 - REFTOP_VBGADJ_6 :
         VBG-2.34%
      0x7 - REFTOP_VBGADJ_7 :
         VBG-3.12%
 (rw) (01)  [0;32mREFTOP_VBGUP[0m  - [07:07] -  Status bit that signals the analog bandgap voltage is up and stable
 (rw) (02)  [0;32mSTOP_MODE_CONFIG[0m  - [11:10] -  Configure the analog behavior in stop mode.
      0 - STOP_MODE_CONFIG_0 :
         All analog except RTC powered down on stop mode assertion.
      0x1 - STOP_MODE_CONFIG_1 :
         Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on.
      0x2 - STOP_MODE_CONFIG_2 :
         Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is se
         lected so that the normal analog bandgap together with the rest analog 
         is powered down.
      0x3 - STOP_MODE_CONFIG_3 :
         Beside RTC, low-power bandgap is selected and the rest analog is powere
         d down.
 (rw) (01)  [0;32mDISCON_HIGH_SNVS[0m  - [12:12] -  This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      0 - DISCON_HIGH_SNVS_0 :
         Turn on the switch
      0x1 - DISCON_HIGH_SNVS_1 :
         Turn off the switch
 (rw) (02)  [0;32mOSC_I[0m  - [14:13] -  This field determines the bias current in the 24MHz oscillator
      0 - NOMINAL :
         Nominal
      0x1 - MINUS_12_5_PERCENT :
         Decrease current by 12.5%
      0x2 - MINUS_25_PERCENT :
         Decrease current by 25.0%
      0x3 - MINUS_37_5_PERCENT :
         Decrease current by 37.5%
 (ro) (01)  [0;32mOSC_XTALOK[0m  - [15:15] -  Status bit that signals that the output of the 24-MHz crystal oscillator is sta
 ble
 (rw) (01)  [0;32mOSC_XTALOK_EN[0m  - [16:16] -  This bit enables the detector that signals when the 24MHz crystal oscillator is
  stable
 (rw) (01)  [0;32mCLKGATE_CTRL[0m  - [25:25] -  This bit allows disabling the clock gate (always ungated) for the xtal 24MHz cl
 ock that clocks the digital logic in the analog block
      0 - ALLOW_AUTO_GATE :
         Allow the logic to automatically gate the clock when the XTAL is powere
         d down.
      0x1 - NO_AUTO_GATE :
         Prevent the logic from ever gating off the clock.
 (rw) (03)  [0;32mCLKGATE_DELAY[0m  - [28:26] -  This field specifies the delay between powering up the XTAL 24MHz clock and rel
 easing the clock to the digital logic inside the analog block
      0 - CLKGATE_DELAY_0 :
         0.5ms
      0x1 - CLKGATE_DELAY_1 :
         1.0ms
      0x2 - CLKGATE_DELAY_2 :
         2.0ms
      0x3 - CLKGATE_DELAY_3 :
         3.0ms
      0x4 - CLKGATE_DELAY_4 :
         4.0ms
      0x5 - CLKGATE_DELAY_5 :
         5.0ms
      0x6 - CLKGATE_DELAY_6 :
         6.0ms
      0x7 - CLKGATE_DELAY_7 :
         7.0ms
 (rw) (01)  [0;32mRTC_XTAL_SOURCE[0m  - [29:29] -  This field indicates which chip source is being used for the rtc clock
      0 - RTC_XTAL_SOURCE_0 :
         Internal ring oscillator
      0x1 - RTC_XTAL_SOURCE_1 :
         RTC_XTAL
 (rw) (01)  [0;32mXTAL_24M_PWD[0m  - [30:30] -  This field powers down the 24M crystal oscillator if set true
</lang>
#### ccm_analog.misc1
<link=p.CCM_ANALOG.MISC1>
#### pmu.reg_3p0
<link=p.PMU.REG_3P0>
#### p.PMU.REG_2P5
<lang=dft>
 (rw)  [1;33m0x400d8130[0m (0x400d8000 + 0x0130)
Regulator 2P5 Register
 (rw) (01)  [0;32mENABLE_LINREG[0m  - [00:00] -  Control bit to enable the regulator output.
 (rw) (01)  [0;32mENABLE_BO[0m  - [01:01] -  Control bit to enable the brownout circuitry in the regulator.
 (rw) (01)  [0;32mENABLE_ILIMIT[0m  - [02:02] -  Control bit to enable the current-limit circuitry in the regulator.
 (rw) (01)  [0;32mENABLE_PULLDOWN[0m  - [03:03] -  Control bit to enable the pull-down circuitry in the regulator
 (rw) (03)  [0;32mBO_OFFSET[0m  - [06:04] -  Control bits to adjust the regulator brownout offset voltage in 25mV steps
 (rw) (05)  [0;32mOUTPUT_TRG[0m  - [12:08] -  Control bits to adjust the regulator output voltage
      0 - OUTPUT_TRG_0 :
         2.10V
      0x10 - OUTPUT_TRG_16 :
         2.50V
      0x1F - OUTPUT_TRG_31 :
         2.875V
 (ro) (01)  [0;32mBO_VDD2P5[0m  - [16:16] -  Status bit that signals when a brownout is detected on the regulator output.
 (ro) (01)  [0;32mOK_VDD2P5[0m  - [17:17] -  Status bit that signals when the regulator output is ok. 1 = regulator output >
  brownout target
 (rw) (01)  [0;32mENABLE_WEAK_LINREG[0m  - [18:18] -  Enables the weak 2p5 regulator
</lang>
#### pmu.reg_2p5
<link=p.PMU.REG_2P5>
#### PMU.MISC0_CLR
<link=p.PMU.MISC0_CLR>
#### PMU.MISC0_TOG
<link=p.PMU.MISC0_TOG>
#### p.PMU.MISC1_CLR
<lang=dft>
 (rw)  [1;33m0x400d8168[0m (0x400d8000 + 0x0168)
Miscellaneous Register 1
 (rw) (05)  [0;32mLVDS1_CLK_SEL[0m  - [04:00] -  This field selects the clk to be routed to anaclk1/1b.Not related to PMU.
      0 - ARM_PLL :
         Arm PLL
      0x1 - SYS_PLL :
         System PLL
      0x2 - PFD4 :
         ref_pfd4_clk == pll2_pfd0_clk
      0x3 - PFD5 :
         ref_pfd5_clk == pll2_pfd1_clk
      0x4 - PFD6 :
         ref_pfd6_clk == pll2_pfd2_clk
      0x5 - PFD7 :
         ref_pfd7_clk == pll2_pfd3_clk
      0x6 - AUDIO_PLL :
         Audio PLL
      0x7 - VIDEO_PLL :
         Video PLL
      0x9 - ETHERNET_REF :
         ethernet ref clock (ENET_PLL)
      0xC - USB1_PLL :
         USB1 PLL clock
      0xD - USB2_PLL :
         USB2 PLL clock
      0xE - PFD0 :
         ref_pfd0_clk == pll3_pfd0_clk
      0xF - PFD1 :
         ref_pfd1_clk == pll3_pfd1_clk
      0x10 - PFD2 :
         ref_pfd2_clk == pll3_pfd2_clk
      0x11 - PFD3 :
         ref_pfd3_clk == pll3_pfd3_clk
      0x12 - XTAL :
         xtal (24M)
 (rw) (05)  [0;32mLVDS2_CLK_SEL[0m  - [09:05] -  This field selects the clk to be routed to anaclk2/2b.Not related to PMU.
      0 - ARM_PLL :
         Arm PLL
      0x1 - SYS_PLL :
         System PLL
      0x2 - PFD4 :
         ref_pfd4_clk == pll2_pfd0_clk
      0x3 - PFD5 :
         ref_pfd5_clk == pll2_pfd1_clk
      0x4 - PFD6 :
         ref_pfd6_clk == pll2_pfd2_clk
      0x5 - PFD7 :
         ref_pfd7_clk == pll2_pfd3_clk
      0x6 - AUDIO_PLL :
         Audio PLL
      0x7 - VIDEO_PLL :
         Video PLL
      0x8 - MLB_PLL :
         MLB PLL
      0x9 - ETHERNET_REF :
         ethernet ref clock (ENET_PLL)
      0xA - PCIE_REF :
         PCIe ref clock (125M)
      0xB - SATA_REF :
         SATA ref clock (100M)
      0xC - USB1_PLL :
         USB1 PLL clock
      0xD - USB2_PLL :
         USB2 PLL clock
      0xE - PFD0 :
         ref_pfd0_clk == pll3_pfd0_clk
      0xF - PFD1 :
         ref_pfd1_clk == pll3_pfd1_clk
      0x10 - PFD2 :
         ref_pfd2_clk == pll3_pfd2_clk
      0x11 - PFD3 :
         ref_pfd3_clk == pll3_pfd3_clk
      0x12 - XTAL :
         xtal (24M)
      0x13 - LVDS1 :
         LVDS1 (loopback)
      0x14 - LVDS2 :
         LVDS2 (not useful)
 (rw) (01)  [0;32mLVDSCLK1_OBEN[0m  - [10:10] -  This enables the LVDS output buffer for anaclk1/1b
 (rw) (01)  [0;32mLVDSCLK2_OBEN[0m  - [11:11] -  This enables the LVDS output buffer for anaclk2/2b
 (rw) (01)  [0;32mLVDSCLK1_IBEN[0m  - [12:12] -  This enables the LVDS input buffer for anaclk1/1b
 (rw) (01)  [0;32mLVDSCLK2_IBEN[0m  - [13:13] -  This enables the LVDS input buffer for anaclk2/2b
 (rw) (01)  [0;32mPFD_480_AUTOGATE_EN[0m  - [16:16] -  This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the
  USB1_PLL_480 is unlocked or powered off
 (rw) (01)  [0;32mPFD_528_AUTOGATE_EN[0m  - [17:17] -  This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the
  PLL_528 is unlocked or powered off
 (rw) (01)  [0;32mIRQ_TEMPPANIC[0m  - [27:27] -  This status bit is set to one when the temperature sensor panic interrupt asser
 ts for a panic high temperature
 (rw) (01)  [0;32mIRQ_TEMPLOW[0m  - [28:28] -  This status bit is set to one when the temperature sensor low interrupt asserts
  for low temperature
 (rw) (01)  [0;32mIRQ_TEMPHIGH[0m  - [29:29] -  This status bit is set to one when the temperature sensor high interrupt assert
 s for high temperature
 (rw) (01)  [0;32mIRQ_ANA_BO[0m  - [30:30] -  This status bit is set to one when when any of the analog regulator brownout in
 terrupts assert
 (rw) (01)  [0;32mIRQ_DIG_BO[0m  - [31:31] -  This status bit is set to one when when any of the digital regulator brownout i
 nterrupts assert
</lang>
#### p.pmu.misc1_tog
<link=p.PMU.MISC1_TOG>
#### p.pmu.misc2
<link=p.PMU.MISC2>
#### pmu.misc2
<link=p.PMU.MISC2>
#### pmu.misc2_clr
<link=p.PMU.MISC2_CLR>
#### TEMPMON.TEMPSENSE0_TOG
<link=p.TEMPMON.TEMPSENSE0_TOG>
#### TEMPMON.TEMPSENSE1_CLR
<link=p.TEMPMON.TEMPSENSE1_CLR>
#### p.TEMPMON.TEMPSENSE2
<lang=dft>
 (rw)  [1;33m0x400d8290[0m (0x400d8000 + 0x0290)
Tempsensor Control Register 2
 (rw) (12)  [0;32mLOW_ALARM_VALUE[0m  - [11:00] -  This bit field contains the temperature count that will generate a low alarm in
 terrupt when the field is exceeded by TEMP_CNT
 (rw) (12)  [0;32mPANIC_ALARM_VALUE[0m  - [27:16] -  This bit field contains the temperature count that will generate a panic interr
 upt when TEMP_CNT is smaller than this field
</lang>
#### p.USB_ANALOG.USB1_CHRG_DETECT
<lang=dft>
 (rw)  [1;33m0x400d81b0[0m (0x400d8000 + 0x01b0)
USB Charger Detect Register
 (rw) (01)  [0;32mCHK_CONTACT[0m  - [18:18] -  Check the contact of USB plug
      0 - NO_CHECK :
         Do not check the contact of USB plug.
      0x1 - CHECK :
         Check whether the USB plug has been in contact with each other
 (rw) (01)  [0;32mCHK_CHRG_B[0m  - [19:19] -  Check the charger connection
      0 - CHECK :
         Check whether a charger (either a dedicated charger or a host charger) 
         is connected to USB port.
      0x1 - NO_CHECK :
         Do not check whether a charger is connected to the USB port.
 (rw) (01)  [0;32mEN_B[0m  - [20:20] -  Control the charger detector.
      0 - ENABLE :
         Enable the charger detector.
      0x1 - DISABLE :
         Disable the charger detector.
</lang>
#### usb_analog.usb2_chrg_detect_set
<link=p.USB_ANALOG.USB2_CHRG_DETECT_SET>
#### XTALOSC24M.MISC0_SET
<link=p.XTALOSC24M.MISC0_SET>
#### p.xtalosc24m.misc0_clr
<link=p.XTALOSC24M.MISC0_CLR>
#### xtalosc24m.misc0_clr
<link=p.XTALOSC24M.MISC0_CLR>
#### xtalosc24m.osc_config0
<link=p.XTALOSC24M.OSC_CONFIG0>
#### p.USBPHY1.PWD
<lang=dft>
 (rw)  [1;33m0x400d9000[0m (0x400d9000 + 0x0000)
USB PHY Power-Down Register
 (ro) (10)  [0;32mRSVD0[0m  - [09:00] -  Reserved.
 (rw) (01)  [0;32mTXPWDFS[0m  - [10:10] -  0 = Normal operation
 (rw) (01)  [0;32mTXPWDIBIAS[0m  - [11:11] -  0 = Normal operation
 (rw) (01)  [0;32mTXPWDV2I[0m  - [12:12] -  0 = Normal operation
 (ro) (04)  [0;32mRSVD1[0m  - [16:13] -  Reserved.
 (rw) (01)  [0;32mRXPWDENV[0m  - [17:17] -  0 = Normal operation
 (rw) (01)  [0;32mRXPWD1PT1[0m  - [18:18] -  0 = Normal operation
 (rw) (01)  [0;32mRXPWDDIFF[0m  - [19:19] -  0 = Normal operation
 (rw) (01)  [0;32mRXPWDRX[0m  - [20:20] -  0 = Normal operation
 (ro) (11)  [0;32mRSVD2[0m  - [31:21] -  Reserved.
</lang>
#### USBPHY1.TX_TOG
<link=p.USBPHY1.TX_TOG>
#### p.USBPHY1.RX_CLR
<lang=dft>
 (rw)  [1;33m0x400d9028[0m (0x400d9000 + 0x0028)
USB PHY Receiver Control Register
 (rw) (03)  [0;32mENVADJ[0m  - [02:00] -  The ENVADJ field adjusts the trip point for the envelope detector
 (ro) (01)  [0;32mRSVD0[0m  - [03:03] -  Reserved.
 (rw) (03)  [0;32mDISCONADJ[0m  - [06:04] -  The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = T
 rip-Level Voltage is 0
 (ro) (15)  [0;32mRSVD1[0m  - [21:07] -  Reserved.
 (rw) (01)  [0;32mRXDBYPASS[0m  - [22:22] -  0 = Normal operation
 (ro) (09)  [0;32mRSVD2[0m  - [31:23] -  Reserved.
</lang>
#### USBPHY1.RX_CLR
<link=p.USBPHY1.RX_CLR>
#### USBPHY1.CTRL_TOG
<link=p.USBPHY1.CTRL_TOG>
#### p.usbphy1.status
<link=p.USBPHY1.STATUS>
#### p.USBPHY2
<lang=dft>
base: 0x400da000
CTRL            CTRL_CLR        CTRL_SET        CTRL_TOG        
DEBUG           DEBUG0_STATUS   DEBUG1          DEBUG1_CLR      
DEBUG1_SET      DEBUG1_TOG      DEBUG_CLR       DEBUG_SET       
DEBUG_TOG       PWD             PWD_CLR         PWD_SET         
PWD_TOG         RX              RX_CLR          RX_SET          
RX_TOG          STATUS          TX              TX_CLR          
TX_SET          TX_TOG          VERSION         
ËæìÂÖ• p.USBPHY2.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.USBPHY2.{reg_name} to check details of registers
</lang>
#### p.usbphy2.rx
<link=p.USBPHY2.RX>
#### p.USBPHY2.CTRL_CLR
<lang=dft>
 (rw)  [1;33m0x400da038[0m (0x400da000 + 0x0038)
USB PHY General Control Register
 (rw) (01)  [0;32mENOTG_ID_CHG_IRQ[0m  - [00:00] -  Enable OTG_ID_CHG_IRQ.
 (rw) (01)  [0;32mENHOSTDISCONDETECT[0m  - [01:01] -  For host mode, enables high-speed disconnect detector
 (rw) (01)  [0;32mENIRQHOSTDISCON[0m  - [02:02] -  Enables interrupt for detection of disconnection to Device when in high-speed h
 ost mode
 (rw) (01)  [0;32mHOSTDISCONDETECT_IRQ[0m  - [03:03] -  Indicates that the device has disconnected in high-speed mode
 (rw) (01)  [0;32mENDEVPLUGINDETECT[0m  - [04:04] -  For device mode, enables 200-KOhm pullups for detecting connectivity to the hos
 t.
 (rw) (01)  [0;32mDEVPLUGIN_POLARITY[0m  - [05:05] -  For device mode, if this bit is cleared to 0, then it trips the interrupt if th
 e device is plugged in
 (rw) (01)  [0;32mOTG_ID_CHG_IRQ[0m  - [06:06] -  OTG ID change interrupt. Indicates the value of ID pin changed.
 (rw) (01)  [0;32mENOTGIDDETECT[0m  - [07:07] -  Enables circuit to detect resistance of MiniAB ID pin.
 (rw) (01)  [0;32mRESUMEIRQSTICKY[0m  - [08:08] -  Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it
 (rw) (01)  [0;32mENIRQRESUMEDETECT[0m  - [09:09] -  Enables interrupt for detection of a non-J state on the USB line
 (rw) (01)  [0;32mRESUME_IRQ[0m  - [10:10] -  Indicates that the host is sending a wake-up after suspend
 (rw) (01)  [0;32mENIRQDEVPLUGIN[0m  - [11:11] -  Enables interrupt for the detection of connectivity to the USB line.
 (rw) (01)  [0;32mDEVPLUGIN_IRQ[0m  - [12:12] -  Indicates that the device is connected
 (rw) (01)  [0;32mDATA_ON_LRADC[0m  - [13:13] -  Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB mode
 s only.
 (rw) (01)  [0;32mENUTMILEVEL2[0m  - [14:14] -  Enables UTMI+ Level2. This should be enabled if needs to support LS device
 (rw) (01)  [0;32mENUTMILEVEL3[0m  - [15:15] -  Enables UTMI+ Level3
 (rw) (01)  [0;32mENIRQWAKEUP[0m  - [16:16] -  Enables interrupt for the wakeup events.
 (rw) (01)  [0;32mWAKEUP_IRQ[0m  - [17:17] -  Indicates that there is a wakeup event
 (rw) (01)  [0;32mENAUTO_PWRON_PLL[0m  - [18:18] -  Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if the
 re is wakeup event if USB is suspended
 (rw) (01)  [0;32mENAUTOCLR_CLKGATE[0m  - [19:19] -  Enables the feature to auto-clear the CLKGATE bit if there is wakeup event whil
 e USB is suspended
 (rw) (01)  [0;32mENAUTOCLR_PHY_PWD[0m  - [20:20] -  Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there
  is wakeup event while USB is suspended
 (rw) (01)  [0;32mENDPDMCHG_WKUP[0m  - [21:21] -  Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended
 (rw) (01)  [0;32mENIDCHG_WKUP[0m  - [22:22] -  Enables the feature to wakeup USB if ID is toggled when USB is suspended.
 (rw) (01)  [0;32mENVBUSCHG_WKUP[0m  - [23:23] -  Enables the feature to wakeup USB if VBUS is toggled when USB is suspended.
 (rw) (01)  [0;32mFSDLL_RST_EN[0m  - [24:24] -  Enables the feature to reset the FSDLL lock detection logic at the end of each 
 TX packet.
 (ro) (02)  [0;32mRSVD1[0m  - [26:25] -  Reserved.
 (ro) (01)  [0;32mOTG_ID_VALUE[0m  - [27:27] -  Almost same as OTGID_STATUS in USBPHYx_STATUS Register
 (rw) (01)  [0;32mHOST_FORCE_LS_SE0[0m  - [28:28] -  Forces the next FS packet that is transmitted to have a EOP with LS timing
 (ro) (01)  [0;32mUTMI_SUSPENDM[0m  - [29:29] -  Used by the PHY to indicate a powered-down state
 (rw) (01)  [0;32mCLKGATE[0m  - [30:30] -  Gate UTMI Clocks
 (rw) (01)  [0;32mSFTRST[0m  - [31:31] -  Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX
 , and USBPHYx_CTRL registers
</lang>
#### usbphy2.status
<link=p.USBPHY2.STATUS>
#### USBPHY2.DEBUG_SET
<link=p.USBPHY2.DEBUG_SET>
#### USBPHY2.DEBUG0_STATUS
<link=p.USBPHY2.DEBUG0_STATUS>
#### csu.csl0
<link=p.CSU.CSL0>
#### CSU.CSL0
<link=p.CSU.CSL0>
#### csu.csl15
<link=p.CSU.CSL15>
#### CSU.CSL15
<link=p.CSU.CSL15>
#### p.DMA0.EEI
<lang=dft>
 (rw)  [1;33m0x400e8014[0m (0x400e8000 + 0x0014)
Enable Error Interrupt Register
 (rw) (01)  [0;32mEEI0[0m  - [00:00] -  Enable Error Interrupt 0
      0 - EEI0_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI0_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI1[0m  - [01:01] -  Enable Error Interrupt 1
      0 - EEI1_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI1_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI2[0m  - [02:02] -  Enable Error Interrupt 2
      0 - EEI2_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI2_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI3[0m  - [03:03] -  Enable Error Interrupt 3
      0 - EEI3_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI3_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI4[0m  - [04:04] -  Enable Error Interrupt 4
      0 - EEI4_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI4_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI5[0m  - [05:05] -  Enable Error Interrupt 5
      0 - EEI5_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI5_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI6[0m  - [06:06] -  Enable Error Interrupt 6
      0 - EEI6_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI6_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI7[0m  - [07:07] -  Enable Error Interrupt 7
      0 - EEI7_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI7_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI8[0m  - [08:08] -  Enable Error Interrupt 8
      0 - EEI8_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI8_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI9[0m  - [09:09] -  Enable Error Interrupt 9
      0 - EEI9_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI9_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI10[0m  - [10:10] -  Enable Error Interrupt 10
      0 - EEI10_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI10_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI11[0m  - [11:11] -  Enable Error Interrupt 11
      0 - EEI11_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI11_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI12[0m  - [12:12] -  Enable Error Interrupt 12
      0 - EEI12_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI12_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI13[0m  - [13:13] -  Enable Error Interrupt 13
      0 - EEI13_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI13_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI14[0m  - [14:14] -  Enable Error Interrupt 14
      0 - EEI14_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI14_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI15[0m  - [15:15] -  Enable Error Interrupt 15
      0 - EEI15_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI15_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI16[0m  - [16:16] -  Enable Error Interrupt 16
      0 - EEI16_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI16_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI17[0m  - [17:17] -  Enable Error Interrupt 17
      0 - EEI17_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI17_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI18[0m  - [18:18] -  Enable Error Interrupt 18
      0 - EEI18_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI18_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI19[0m  - [19:19] -  Enable Error Interrupt 19
      0 - EEI19_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI19_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI20[0m  - [20:20] -  Enable Error Interrupt 20
      0 - EEI20_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI20_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI21[0m  - [21:21] -  Enable Error Interrupt 21
      0 - EEI21_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI21_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI22[0m  - [22:22] -  Enable Error Interrupt 22
      0 - EEI22_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI22_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI23[0m  - [23:23] -  Enable Error Interrupt 23
      0 - EEI23_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI23_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI24[0m  - [24:24] -  Enable Error Interrupt 24
      0 - EEI24_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI24_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI25[0m  - [25:25] -  Enable Error Interrupt 25
      0 - EEI25_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI25_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI26[0m  - [26:26] -  Enable Error Interrupt 26
      0 - EEI26_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI26_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI27[0m  - [27:27] -  Enable Error Interrupt 27
      0 - EEI27_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI27_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI28[0m  - [28:28] -  Enable Error Interrupt 28
      0 - EEI28_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI28_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI29[0m  - [29:29] -  Enable Error Interrupt 29
      0 - EEI29_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI29_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI30[0m  - [30:30] -  Enable Error Interrupt 30
      0 - EEI30_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI30_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
 (rw) (01)  [0;32mEEI31[0m  - [31:31] -  Enable Error Interrupt 31
      0 - EEI31_0 :
         The error signal for corresponding channel does not generate an error i
         nterrupt
      0x1 - EEI31_1 :
         The assertion of the error signal for corresponding channel generates a
         n error interrupt request
</lang>
#### p.DMA0.SERQ
<lang=dft>
 (rw)  [1;33m0x400e801b[0m (0x400e8000 + 0x001b)
Set Enable Request Register
 (rw) (05)  [0;32mSERQ[0m  - [04:00] -  Set Enable Request
 (rw) (01)  [0;32mSAER[0m  - [06:06] -  Set All Enable Requests
      0 - SAER_0 :
         Set only the ERQ bit specified in the SERQ field
      0x1 - SAER_1 :
         Set all bits in ERQ
 (rw) (01)  [0;32mNOP[0m  - [07:07] -  No Op enable
      0 - NOP_0 :
         Normal operation
      0x1 - NOP_1 :
         No operation, ignore the other bits in this register
</lang>
#### p.dma0.dchpri0
<link=p.DMA0.DCHPRI0>
#### p.DMA0.DCHPRI6
<lang=dft>
 (rw)  [1;33m0x400e8105[0m (0x400e8000 + 0x0105)
Channel n Priority Register
 (rw) (04)  [0;32mCHPRI[0m  - [03:00] -  Channel n Arbitration Priority
 (ro) (02)  [0;32mGRPPRI[0m  - [05:04] -  Channel n Current Group Priority
 (rw) (01)  [0;32mDPA[0m  - [06:06] -  Disable Preempt Ability. This field resets to 0.
      0 - DPA_0 :
         Channel n can suspend a lower priority channel.
      0x1 - DPA_1 :
         Channel n cannot suspend any channel, regardless of channel priority.
 (rw) (01)  [0;32mECP[0m  - [07:07] -  Enable Channel Preemption. This field resets to 0.
      0 - ECP_0 :
         Channel n cannot be suspended by a higher priority channel's service re
         quest.
      0x1 - ECP_1 :
         Channel n can be temporarily suspended by the service request of a high
         er priority channel.
</lang>
#### DMA0.DCHPRI9
<link=p.DMA0.DCHPRI9>
#### p.DMA0.DCHPRI19
<lang=dft>
 (rw)  [1;33m0x400e8110[0m (0x400e8000 + 0x0110)
Channel n Priority Register
 (rw) (04)  [0;32mCHPRI[0m  - [03:00] -  Channel n Arbitration Priority
 (ro) (02)  [0;32mGRPPRI[0m  - [05:04] -  Channel n Current Group Priority
 (rw) (01)  [0;32mDPA[0m  - [06:06] -  Disable Preempt Ability. This field resets to 0.
      0 - DPA_0 :
         Channel n can suspend a lower priority channel.
      0x1 - DPA_1 :
         Channel n cannot suspend any channel, regardless of channel priority.
 (rw) (01)  [0;32mECP[0m  - [07:07] -  Enable Channel Preemption. This field resets to 0.
      0 - ECP_0 :
         Channel n cannot be suspended by a higher priority channel's service re
         quest.
      0x1 - ECP_1 :
         Channel n can be temporarily suspended by the service request of a high
         er priority channel.
</lang>
#### dma0.dchpri17
<link=p.DMA0.DCHPRI17>
#### DMA0.DCHPRI16
<link=p.DMA0.DCHPRI16>
#### p.dma0.dchpri26
<link=p.DMA0.DCHPRI26>
#### dma0.dchpri26
<link=p.DMA0.DCHPRI26>
#### p.DMA0.DCHPRI28
<lang=dft>
 (rw)  [1;33m0x400e811f[0m (0x400e8000 + 0x011f)
Channel n Priority Register
 (rw) (04)  [0;32mCHPRI[0m  - [03:00] -  Channel n Arbitration Priority
 (ro) (02)  [0;32mGRPPRI[0m  - [05:04] -  Channel n Current Group Priority
 (rw) (01)  [0;32mDPA[0m  - [06:06] -  Disable Preempt Ability. This field resets to 0.
      0 - DPA_0 :
         Channel n can suspend a lower priority channel.
      0x1 - DPA_1 :
         Channel n cannot suspend any channel, regardless of channel priority.
 (rw) (01)  [0;32mECP[0m  - [07:07] -  Enable Channel Preemption. This field resets to 0.
      0 - ECP_0 :
         Channel n cannot be suspended by a higher priority channel's service re
         quest.
      0x1 - ECP_1 :
         Channel n can be temporarily suspended by the service request of a high
         er priority channel.
</lang>
#### DMA0.TCD0_SOFF
<link=p.DMA0.TCD0_SOFF>
#### p.dma0.tcd0_daddr
<link=p.DMA0.TCD0_DADDR>
#### dma0.tcd0_citer_elinkno
<link=p.DMA0.TCD0_CITER_ELINKNO>
#### p.DMA0.TCD0_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e9018[0m (0x400e8000 + 0x1018)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### p.dma0.tcd0_dlastsga
<link=p.DMA0.TCD0_DLASTSGA>
#### p.dma0.tcd0_biter_elinkyes
<link=p.DMA0.TCD0_BITER_ELINKYES>
#### dma0.tcd1_soff
<link=p.DMA0.TCD1_SOFF>
#### dma0.tcd1_nbytes_mlno
<link=p.DMA0.TCD1_NBYTES_MLNO>
#### p.dma0.tcd1_nbytes_mloffyes
<link=p.DMA0.TCD1_NBYTES_MLOFFYES>
#### DMA0.TCD1_DADDR
<link=p.DMA0.TCD1_DADDR>
#### DMA0.TCD1_CITER_ELINKYES
<link=p.DMA0.TCD1_CITER_ELINKYES>
#### p.DMA0.TCD1_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e9038[0m (0x400e8000 + 0x1038)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### p.dma0.tcd2_nbytes_mloffno
<link=p.DMA0.TCD2_NBYTES_MLOFFNO>
#### p.dma0.tcd2_doff
<link=p.DMA0.TCD2_DOFF>
#### p.dma0.tcd2_csr
<link=p.DMA0.TCD2_CSR>
#### dma0.tcd2_biter_elinkno
<link=p.DMA0.TCD2_BITER_ELINKNO>
#### p.DMA0.TCD3_NBYTES_MLNO
<lang=dft>
 (rw)  [1;33m0x400e9068[0m (0x400e8000 + 0x1068)
TCD Minor Byte Count (Minor Loop Mapping Disabled)
 (rw) (32)  [0;32mNBYTES[0m  - [31:00] -  Minor Byte Transfer Count
</lang>
#### dma0.tcd4_saddr
<link=p.DMA0.TCD4_SADDR>
#### p.DMA0.TCD4_SOFF
<lang=dft>
 (rw)  [1;33m0x400e9084[0m (0x400e8000 + 0x1084)
TCD Signed Source Address Offset
 (rw) (16)  [0;32mSOFF[0m  - [15:00] -  Source address signed offset
</lang>
#### p.dma0.tcd4_soff
<link=p.DMA0.TCD4_SOFF>
#### dma0.tcd4_nbytes_mloffyes
<link=p.DMA0.TCD4_NBYTES_MLOFFYES>
#### DMA0.TCD6_NBYTES_MLNO
<link=p.DMA0.TCD6_NBYTES_MLNO>
#### dma0.tcd6_daddr
<link=p.DMA0.TCD6_DADDR>
#### p.DMA0.TCD6_BITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e90de[0m (0x400e8000 + 0x10de)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mBITER[0m  - [14:00] -  Starting Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd7_biter_elinkyes
<link=p.DMA0.TCD7_BITER_ELINKYES>
#### DMA0.TCD8_NBYTES_MLOFFYES
<link=p.DMA0.TCD8_NBYTES_MLOFFYES>
#### p.dma0.tcd8_slast
<link=p.DMA0.TCD8_SLAST>
#### dma0.tcd8_daddr
<link=p.DMA0.TCD8_DADDR>
#### p.DMA0.TCD8_CITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e9116[0m (0x400e8000 + 0x1116)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mCITER[0m  - [08:00] -  Current Major Iteration Count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Minor Loop Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd8_citer_elinkyes
<link=p.DMA0.TCD8_CITER_ELINKYES>
#### DMA0.TCD9_SADDR
<link=p.DMA0.TCD9_SADDR>
#### p.DMA0.TCD9_NBYTES_MLOFFNO
<lang=dft>
 (rw)  [1;33m0x400e9128[0m (0x400e8000 + 0x1128)
TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)
 (rw) (30)  [0;32mNBYTES[0m  - [29:00] -  Minor Byte Transfer Count
 (rw) (01)  [0;32mDMLOE[0m  - [30:30] -  Destination Minor Loop Offset enable
      0 - DMLOE_0 :
         The minor loop offset is not applied to the DADDR
      0x1 - DMLOE_1 :
         The minor loop offset is applied to the DADDR
 (rw) (01)  [0;32mSMLOE[0m  - [31:31] -  Source Minor Loop Offset Enable
      0 - SMLOE_0 :
         The minor loop offset is not applied to the SADDR
      0x1 - SMLOE_1 :
         The minor loop offset is applied to the SADDR
</lang>
#### DMA0.TCD9_NBYTES_MLOFFNO
<link=p.DMA0.TCD9_NBYTES_MLOFFNO>
#### p.dma0.tcd9_citer_elinkyes
<link=p.DMA0.TCD9_CITER_ELINKYES>
#### DMA0.TCD9_BITER_ELINKYES
<link=p.DMA0.TCD9_BITER_ELINKYES>
#### DMA0.TCD10_CITER_ELINKNO
<link=p.DMA0.TCD10_CITER_ELINKNO>
#### p.DMA0.TCD10_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e9158[0m (0x400e8000 + 0x1158)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### p.dma0.tcd11_daddr
<link=p.DMA0.TCD11_DADDR>
#### p.DMA0.TCD11_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e9178[0m (0x400e8000 + 0x1178)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### DMA0.TCD12_SADDR
<link=p.DMA0.TCD12_SADDR>
#### DMA0.TCD12_NBYTES_MLNO
<link=p.DMA0.TCD12_NBYTES_MLNO>
#### p.dma0.tcd12_slast
<link=p.DMA0.TCD12_SLAST>
#### p.dma0.tcd13_saddr
<link=p.DMA0.TCD13_SADDR>
#### DMA0.TCD13_ATTR
<link=p.DMA0.TCD13_ATTR>
#### p.dma0.tcd13_nbytes_mlno
<link=p.DMA0.TCD13_NBYTES_MLNO>
#### dma0.tcd13_doff
<link=p.DMA0.TCD13_DOFF>
#### dma0.tcd13_biter_elinkyes
<link=p.DMA0.TCD13_BITER_ELINKYES>
#### p.dma0.tcd14_nbytes_mloffno
<link=p.DMA0.TCD14_NBYTES_MLOFFNO>
#### dma0.tcd14_doff
<link=p.DMA0.TCD14_DOFF>
#### DMA0.TCD14_CITER_ELINKYES
<link=p.DMA0.TCD14_CITER_ELINKYES>
#### p.DMA0.TCD14_BITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e91de[0m (0x400e8000 + 0x11de)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mBITER[0m  - [08:00] -  Starting major iteration count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd15_saddr
<link=p.DMA0.TCD15_SADDR>
#### p.dma0.tcd15_soff
<link=p.DMA0.TCD15_SOFF>
#### dma0.tcd15_nbytes_mlno
<link=p.DMA0.TCD15_NBYTES_MLNO>
#### dma0.tcd15_csr
<link=p.DMA0.TCD15_CSR>
#### dma0.tcd15_biter_elinkno
<link=p.DMA0.TCD15_BITER_ELINKNO>
#### p.dma0.tcd16_nbytes_mloffyes
<link=p.DMA0.TCD16_NBYTES_MLOFFYES>
#### p.DMA0.TCD17_SLAST
<lang=dft>
 (rw)  [1;33m0x400e922c[0m (0x400e8000 + 0x122c)
TCD Last Source Address Adjustment
 (rw) (32)  [0;32mSLAST[0m  - [31:00] -  Last Source Address Adjustment
</lang>
#### p.DMA0.TCD17_DADDR
<lang=dft>
 (rw)  [1;33m0x400e9230[0m (0x400e8000 + 0x1230)
TCD Destination Address
 (rw) (32)  [0;32mDADDR[0m  - [31:00] -  Destination Address
</lang>
#### DMA0.TCD17_DLASTSGA
<link=p.DMA0.TCD17_DLASTSGA>
#### dma0.tcd17_csr
<link=p.DMA0.TCD17_CSR>
#### dma0.tcd18_saddr
<link=p.DMA0.TCD18_SADDR>
#### DMA0.TCD18_SOFF
<link=p.DMA0.TCD18_SOFF>
#### DMA0.TCD18_NBYTES_MLOFFNO
<link=p.DMA0.TCD18_NBYTES_MLOFFNO>
#### p.DMA0.TCD18_NBYTES_MLOFFYES
<lang=dft>
 (rw)  [1;33m0x400e9248[0m (0x400e8000 + 0x1248)
TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
 (rw) (10)  [0;32mNBYTES[0m  - [09:00] -  Minor Byte Transfer Count
 (rw) (20)  [0;32mMLOFF[0m  - [29:10] -  If SMLOE or DMLOE is set, this field represents a sign-extended offset applied 
 to the source or destination address to form the next-state value after the min
 or loop completes.
 (rw) (01)  [0;32mDMLOE[0m  - [30:30] -  Destination Minor Loop Offset enable
      0 - DMLOE_0 :
         The minor loop offset is not applied to the DADDR
      0x1 - DMLOE_1 :
         The minor loop offset is applied to the DADDR
 (rw) (01)  [0;32mSMLOE[0m  - [31:31] -  Source Minor Loop Offset Enable
      0 - SMLOE_0 :
         The minor loop offset is not applied to the SADDR
      0x1 - SMLOE_1 :
         The minor loop offset is applied to the SADDR
</lang>
#### p.dma0.tcd18_nbytes_mloffyes
<link=p.DMA0.TCD18_NBYTES_MLOFFYES>
#### DMA0.TCD18_DADDR
<link=p.DMA0.TCD18_DADDR>
#### dma0.tcd18_biter_elinkyes
<link=p.DMA0.TCD18_BITER_ELINKYES>
#### p.dma0.tcd19_attr
<link=p.DMA0.TCD19_ATTR>
#### DMA0.TCD19_NBYTES_MLNO
<link=p.DMA0.TCD19_NBYTES_MLNO>
#### dma0.tcd19_daddr
<link=p.DMA0.TCD19_DADDR>
#### p.dma0.tcd19_dlastsga
<link=p.DMA0.TCD19_DLASTSGA>
#### dma0.tcd19_biter_elinkno
<link=p.DMA0.TCD19_BITER_ELINKNO>
#### dma0.tcd20_saddr
<link=p.DMA0.TCD20_SADDR>
#### DMA0.TCD20_ATTR
<link=p.DMA0.TCD20_ATTR>
#### p.DMA0.TCD20_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e9298[0m (0x400e8000 + 0x1298)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### p.dma0.tcd20_dlastsga
<link=p.DMA0.TCD20_DLASTSGA>
#### p.DMA0.TCD21_SOFF
<lang=dft>
 (rw)  [1;33m0x400e92a4[0m (0x400e8000 + 0x12a4)
TCD Signed Source Address Offset
 (rw) (16)  [0;32mSOFF[0m  - [15:00] -  Source address signed offset
</lang>
#### p.dma0.tcd21_nbytes_mlno
<link=p.DMA0.TCD21_NBYTES_MLNO>
#### DMA0.TCD21_NBYTES_MLNO
<link=p.DMA0.TCD21_NBYTES_MLNO>
#### dma0.tcd21_slast
<link=p.DMA0.TCD21_SLAST>
#### p.dma0.tcd21_citer_elinkyes
<link=p.DMA0.TCD21_CITER_ELINKYES>
#### dma0.tcd21_citer_elinkyes
<link=p.DMA0.TCD21_CITER_ELINKYES>
#### DMA0.TCD22_NBYTES_MLNO
<link=p.DMA0.TCD22_NBYTES_MLNO>
#### dma0.tcd22_doff
<link=p.DMA0.TCD22_DOFF>
#### dma0.tcd22_biter_elinkyes
<link=p.DMA0.TCD22_BITER_ELINKYES>
#### dma0.tcd23_saddr
<link=p.DMA0.TCD23_SADDR>
#### p.dma0.tcd23_doff
<link=p.DMA0.TCD23_DOFF>
#### dma0.tcd23_doff
<link=p.DMA0.TCD23_DOFF>
#### p.DMA0.TCD23_CITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e92f6[0m (0x400e8000 + 0x12f6)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mCITER[0m  - [14:00] -  Current Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd23_citer_elinkno
<link=p.DMA0.TCD23_CITER_ELINKNO>
#### DMA0.TCD23_BITER_ELINKNO
<link=p.DMA0.TCD23_BITER_ELINKNO>
#### p.dma0.tcd24_nbytes_mloffyes
<link=p.DMA0.TCD24_NBYTES_MLOFFYES>
#### p.dma0.tcd24_daddr
<link=p.DMA0.TCD24_DADDR>
#### DMA0.TCD24_DADDR
<link=p.DMA0.TCD24_DADDR>
#### DMA0.TCD24_CITER_ELINKNO
<link=p.DMA0.TCD24_CITER_ELINKNO>
#### DMA0.TCD25_NBYTES_MLOFFNO
<link=p.DMA0.TCD25_NBYTES_MLOFFNO>
#### p.DMA0.TCD25_NBYTES_MLOFFYES
<lang=dft>
 (rw)  [1;33m0x400e9328[0m (0x400e8000 + 0x1328)
TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
 (rw) (10)  [0;32mNBYTES[0m  - [09:00] -  Minor Byte Transfer Count
 (rw) (20)  [0;32mMLOFF[0m  - [29:10] -  If SMLOE or DMLOE is set, this field represents a sign-extended offset applied 
 to the source or destination address to form the next-state value after the min
 or loop completes.
 (rw) (01)  [0;32mDMLOE[0m  - [30:30] -  Destination Minor Loop Offset enable
      0 - DMLOE_0 :
         The minor loop offset is not applied to the DADDR
      0x1 - DMLOE_1 :
         The minor loop offset is applied to the DADDR
 (rw) (01)  [0;32mSMLOE[0m  - [31:31] -  Source Minor Loop Offset Enable
      0 - SMLOE_0 :
         The minor loop offset is not applied to the SADDR
      0x1 - SMLOE_1 :
         The minor loop offset is applied to the SADDR
</lang>
#### DMA0.TCD25_DADDR
<link=p.DMA0.TCD25_DADDR>
#### dma0.tcd25_dlastsga
<link=p.DMA0.TCD25_DLASTSGA>
#### DMA0.TCD26_SOFF
<link=p.DMA0.TCD26_SOFF>
#### DMA0.TCD26_CSR
<link=p.DMA0.TCD26_CSR>
#### p.DMA0.TCD26_BITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e935e[0m (0x400e8000 + 0x135e)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mBITER[0m  - [14:00] -  Starting Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD26_BITER_ELINKYES
<link=p.DMA0.TCD26_BITER_ELINKYES>
#### p.dma0.tcd27_soff
<link=p.DMA0.TCD27_SOFF>
#### p.dma0.tcd27_nbytes_mlno
<link=p.DMA0.TCD27_NBYTES_MLNO>
#### dma0.tcd27_dlastsga
<link=p.DMA0.TCD27_DLASTSGA>
#### dma0.tcd27_csr
<link=p.DMA0.TCD27_CSR>
#### p.dma0.tcd28_saddr
<link=p.DMA0.TCD28_SADDR>
#### DMA0.TCD28_SOFF
<link=p.DMA0.TCD28_SOFF>
#### dma0.tcd28_nbytes_mloffno
<link=p.DMA0.TCD28_NBYTES_MLOFFNO>
#### DMA0.TCD28_CITER_ELINKNO
<link=p.DMA0.TCD28_CITER_ELINKNO>
#### p.DMA0.TCD29_SADDR
<lang=dft>
 (rw)  [1;33m0x400e93a0[0m (0x400e8000 + 0x13a0)
TCD Source Address
 (rw) (32)  [0;32mSADDR[0m  - [31:00] -  Source Address
</lang>
#### p.dma0.tcd29_saddr
<link=p.DMA0.TCD29_SADDR>
#### p.dma0.tcd29_soff
<link=p.DMA0.TCD29_SOFF>
#### p.DMA0.TCD29_DADDR
<lang=dft>
 (rw)  [1;33m0x400e93b0[0m (0x400e8000 + 0x13b0)
TCD Destination Address
 (rw) (32)  [0;32mDADDR[0m  - [31:00] -  Destination Address
</lang>
#### DMA0.TCD30_ATTR
<link=p.DMA0.TCD30_ATTR>
#### dma0.tcd31_dlastsga
<link=p.DMA0.TCD31_DLASTSGA>
#### dmamux.chcfg[2]
<link=p.DMAMUX.CHCFG[2]>
#### p.DMAMUX.CHCFG[5]
<lang=dft>
 (rw)  [1;33m0x400ec014[0m (0x400ec000 + 0x0014)
Channel 0 Configuration Register
 (rw) (07)  [0;32mSOURCE[0m  - [06:00] -  DMA Channel Source (Slot Number)
 (rw) (01)  [0;32mA_ON[0m  - [29:29] -  DMA Channel Always Enable
      0 - A_ON_0 :
         DMA Channel Always ON function is disabled
      0x1 - A_ON_1 :
         DMA Channel Always ON function is enabled
 (rw) (01)  [0;32mTRIG[0m  - [30:30] -  DMA Channel Trigger Enable
      0 - TRIG_0 :
         Triggering is disabled. If triggering is disabled and ENBL is set, the 
         DMA Channel will simply route the specified source to the DMA channel. 
         (Normal mode)
      0x1 - TRIG_1 :
         Triggering is enabled. If triggering is enabled and ENBL is set, the DM
         A_CH_MUX is in Periodic Trigger mode.
 (rw) (01)  [0;32mENBL[0m  - [31:31] -  DMA Mux Channel Enable
      0 - ENBL_0 :
         DMA Mux channel is disabled
      0x1 - ENBL_1 :
         DMA Mux channel is enabled
</lang>
#### p.dmamux.chcfg[5]
<link=p.DMAMUX.CHCFG[5]>
#### p.DMAMUX.CHCFG[14]
<lang=dft>
 (rw)  [1;33m0x400ec038[0m (0x400ec000 + 0x0038)
Channel 0 Configuration Register
 (rw) (07)  [0;32mSOURCE[0m  - [06:00] -  DMA Channel Source (Slot Number)
 (rw) (01)  [0;32mA_ON[0m  - [29:29] -  DMA Channel Always Enable
      0 - A_ON_0 :
         DMA Channel Always ON function is disabled
      0x1 - A_ON_1 :
         DMA Channel Always ON function is enabled
 (rw) (01)  [0;32mTRIG[0m  - [30:30] -  DMA Channel Trigger Enable
      0 - TRIG_0 :
         Triggering is disabled. If triggering is disabled and ENBL is set, the 
         DMA Channel will simply route the specified source to the DMA channel. 
         (Normal mode)
      0x1 - TRIG_1 :
         Triggering is enabled. If triggering is enabled and ENBL is set, the DM
         A_CH_MUX is in Periodic Trigger mode.
 (rw) (01)  [0;32mENBL[0m  - [31:31] -  DMA Mux Channel Enable
      0 - ENBL_0 :
         DMA Mux channel is disabled
      0x1 - ENBL_1 :
         DMA Mux channel is enabled
</lang>
#### p.DMAMUX.CHCFG[21]
<lang=dft>
 (rw)  [1;33m0x400ec054[0m (0x400ec000 + 0x0054)
Channel 0 Configuration Register
 (rw) (07)  [0;32mSOURCE[0m  - [06:00] -  DMA Channel Source (Slot Number)
 (rw) (01)  [0;32mA_ON[0m  - [29:29] -  DMA Channel Always Enable
      0 - A_ON_0 :
         DMA Channel Always ON function is disabled
      0x1 - A_ON_1 :
         DMA Channel Always ON function is enabled
 (rw) (01)  [0;32mTRIG[0m  - [30:30] -  DMA Channel Trigger Enable
      0 - TRIG_0 :
         Triggering is disabled. If triggering is disabled and ENBL is set, the 
         DMA Channel will simply route the specified source to the DMA channel. 
         (Normal mode)
      0x1 - TRIG_1 :
         Triggering is enabled. If triggering is enabled and ENBL is set, the DM
         A_CH_MUX is in Periodic Trigger mode.
 (rw) (01)  [0;32mENBL[0m  - [31:31] -  DMA Mux Channel Enable
      0 - ENBL_0 :
         DMA Mux channel is disabled
      0x1 - ENBL_1 :
         DMA Mux channel is enabled
</lang>
#### DMAMUX.CHCFG[22]
<link=p.DMAMUX.CHCFG[22]>
#### p.dmamux.chcfg[25]
<link=p.DMAMUX.CHCFG[25]>
#### p.DMAMUX.CHCFG[31]
<lang=dft>
 (rw)  [1;33m0x400ec07c[0m (0x400ec000 + 0x007c)
Channel 0 Configuration Register
 (rw) (07)  [0;32mSOURCE[0m  - [06:00] -  DMA Channel Source (Slot Number)
 (rw) (01)  [0;32mA_ON[0m  - [29:29] -  DMA Channel Always Enable
      0 - A_ON_0 :
         DMA Channel Always ON function is disabled
      0x1 - A_ON_1 :
         DMA Channel Always ON function is enabled
 (rw) (01)  [0;32mTRIG[0m  - [30:30] -  DMA Channel Trigger Enable
      0 - TRIG_0 :
         Triggering is disabled. If triggering is disabled and ENBL is set, the 
         DMA Channel will simply route the specified source to the DMA channel. 
         (Normal mode)
      0x1 - TRIG_1 :
         Triggering is enabled. If triggering is enabled and ENBL is set, the DM
         A_CH_MUX is in Periodic Trigger mode.
 (rw) (01)  [0;32mENBL[0m  - [31:31] -  DMA Mux Channel Enable
      0 - ENBL_0 :
         DMA Mux channel is disabled
      0x1 - ENBL_1 :
         DMA Mux channel is enabled
</lang>
#### DMAMUX.CHCFG[31]
<link=p.DMAMUX.CHCFG[31]>
#### p.GPC.IMR5
<lang=dft>
 (rw)  [1;33m0x400f4034[0m (0x400f4000 + 0x0034)
IRQ masking register 5
 (rw) (32)  [0;32mIMR5[0m  - [31:00] -  IRQ[159:128] masking bits: 1-irq masked, 0-irq is not masked
</lang>
#### p.pgc.mega_ctrl
<link=p.PGC.MEGA_CTRL>
#### p.pgc.cpu_ctrl
<link=p.PGC.CPU_CTRL>
#### PGC.CPU_PUPSCR
<link=p.PGC.CPU_PUPSCR>
#### p.pgc.cpu_sr
<link=p.PGC.CPU_SR>
#### src.srsr
<link=p.SRC.SRSR>
#### p.src.gpr2
<link=p.SRC.GPR2>
#### SRC.GPR2
<link=p.SRC.GPR2>
#### src.gpr9
<link=p.SRC.GPR9>
#### p.CCM
<lang=dft>
base: 0x400fc000
CACRR           CBCDR           CBCMR           CCGR0           
CCGR1           CCGR2           CCGR3           CCGR4           
CCGR5           CCGR6           CCGR7           CCOSR           
CCR             CCSR            CDCDR           CDHIPR          
CGPR            CIMR            CISR            CLPCR           
CMEOR           CS1CDR          CS2CDR          CSCDR1          
CSCDR2          CSCDR3          CSCMR1          CSCMR2          
CSR             
ËæìÂÖ• p.CCM.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.CCM.{reg_name} to check details of registers
</lang>
#### p.ccm.cbcmr
<link=p.CCM.CBCMR>
#### CCM.CS2CDR
<link=p.CCM.CS2CDR>
#### p.ccm.cscdr2
<link=p.CCM.CSCDR2>
#### p.CCM.CIMR
<lang=dft>
 (rw)  [1;33m0x400fc05c[0m (0x400fc000 + 0x005c)
CCM Interrupt Mask Register
 (rw) (01)  [0;32mMASK_LRF_PLL[0m  - [00:00] -  mask interrupt generation due to lrf of PLLs
      0 - MASK_LRF_PLL_0 :
         don't mask interrupt due to lrf of PLLs - interrupt will be created
      0x1 - MASK_LRF_PLL_1 :
         mask interrupt due to lrf of PLLs
 (rw) (01)  [0;32mMASK_COSC_READY[0m  - [06:06] -  mask interrupt generation due to on board oscillator ready
      0 - MASK_COSC_READY_0 :
         don't mask interrupt due to on board oscillator ready - interrupt will 
         be created
      0x1 - MASK_COSC_READY_1 :
         mask interrupt due to on board oscillator ready
 (rw) (01)  [0;32mMASK_SEMC_PODF_LOADED[0m  - [17:17] -  mask interrupt generation due to frequency change of semc_podf
      0 - MASK_SEMC_PODF_LOADED_0 :
         don't mask interrupt due to frequency change of semc_podf - interrupt w
         ill be created
      0x1 - MASK_SEMC_PODF_LOADED_1 :
         mask interrupt due to frequency change of semc_podf
 (rw) (01)  [0;32mMASK_PERIPH2_CLK_SEL_LOADED[0m  - [19:19] -  mask interrupt generation due to update of periph2_clk_sel.
      0 - MASK_PERIPH2_CLK_SEL_LOADED_0 :
         don't mask interrupt due to update of periph2_clk_sel - interrupt will 
         be created
      0x1 - MASK_PERIPH2_CLK_SEL_LOADED_1 :
         mask interrupt due to update of periph2_clk_sel
 (rw) (01)  [0;32mMASK_AHB_PODF_LOADED[0m  - [20:20] -  mask interrupt generation due to frequency change of ahb_podf
      0 - MASK_AHB_PODF_LOADED_0 :
         don't mask interrupt due to frequency change of ahb_podf - interrupt wi
         ll be created
      0x1 - MASK_AHB_PODF_LOADED_1 :
         mask interrupt due to frequency change of ahb_podf
 (rw) (01)  [0;32mMASK_PERIPH_CLK_SEL_LOADED[0m  - [22:22] -  mask interrupt generation due to update of periph_clk_sel.
      0 - MASK_PERIPH_CLK_SEL_LOADED_0 :
         don't mask interrupt due to update of periph_clk_sel - interrupt will b
         e created
      0x1 - MASK_PERIPH_CLK_SEL_LOADED_1 :
         mask interrupt due to update of periph_clk_sel
 (rw) (01)  [0;32mARM_PODF_LOADED[0m  - [26:26] -  mask interrupt generation due to frequency change of arm_podf
      0 - ARM_PODF_LOADED_0 :
         don't mask interrupt due to frequency change of arm_podf - interrupt wi
         ll be created
      0x1 - ARM_PODF_LOADED_1 :
         mask interrupt due to frequency change of arm_podf
</lang>
#### p.ccm.ccosr
<link=p.CCM.CCOSR>
#### p.ccm.ccgr5
<link=p.CCM.CCGR5>
#### p.CCM.CCGR7
<lang=dft>
 (rw)  [1;33m0x400fc084[0m (0x400fc000 + 0x0084)
CCM Clock Gating Register 7
 (rw) (02)  [0;32mCG0[0m  - [01:00] -  enet2_clk_enable
 (rw) (02)  [0;32mCG1[0m  - [03:02] -  flexspi2_clk_enable
 (rw) (02)  [0;32mCG2[0m  - [05:04] -  axbs_l_clk_enable
 (rw) (02)  [0;32mCG3[0m  - [07:06] -  can3_clk_enable
 (rw) (02)  [0;32mCG4[0m  - [09:08] -  can3_serial_clk_enable
 (rw) (02)  [0;32mCG5[0m  - [11:10] -  aips_lite_clk_enable
 (rw) (02)  [0;32mCG6[0m  - [13:12] -  flexio3_clk_enable
</lang>
#### p.ccm.cmeor
<link=p.CCM.CMEOR>
#### p.romc.rompatch7d
<link=p.ROMC.ROMPATCH7D>
#### ROMC.ROMPATCH0D
<link=p.ROMC.ROMPATCH0D>
#### ROMC.ROMPATCHENH
<link=p.ROMC.ROMPATCHENH>
#### p.romc.rompatch1a
<link=p.ROMC.ROMPATCH1A>
#### p.romc.rompatch12a
<link=p.ROMC.ROMPATCH12A>
#### lpuart1.baud
<link=p.LPUART1.BAUD>
#### p.LPUART1.CTRL
<lang=dft>
 (rw)  [1;33m0x40184018[0m (0x40184000 + 0x0018)
LPUART Control Register
 (rw) (01)  [0;32mPT[0m  - [00:00] -  Parity Type
      0 - PT_0 :
         Even parity.
      0x1 - PT_1 :
         Odd parity.
 (rw) (01)  [0;32mPE[0m  - [01:01] -  Parity Enable
      0 - PE_0 :
         No hardware parity generation or checking.
      0x1 - PE_1 :
         Parity enabled.
 (rw) (01)  [0;32mILT[0m  - [02:02] -  Idle Line Type Select
      0 - ILT_0 :
         Idle character bit count starts after start bit.
      0x1 - ILT_1 :
         Idle character bit count starts after stop bit.
 (rw) (01)  [0;32mWAKE[0m  - [03:03] -  Receiver Wakeup Method Select
      0 - WAKE_0 :
         Configures RWU for idle-line wakeup.
      0x1 - WAKE_1 :
         Configures RWU with address-mark wakeup.
 (rw) (01)  [0;32mM[0m  - [04:04] -  9-Bit or 8-Bit Mode Select
      0 - M_0 :
         Receiver and transmitter use 8-bit data characters.
      0x1 - M_1 :
         Receiver and transmitter use 9-bit data characters.
 (rw) (01)  [0;32mRSRC[0m  - [05:05] -  Receiver Source Select
      0 - RSRC_0 :
         Provided LOOPS is set, RSRC is cleared, selects internal loop back mode
          and the LPUART does not use the RXD pin.
      0x1 - RSRC_1 :
         Single-wire LPUART mode where the TXD pin is connected to the transmitt
         er output and receiver input.
 (rw) (01)  [0;32mDOZEEN[0m  - [06:06] -  Doze Enable
      0 - DOZEEN_0 :
         LPUART is enabled in Doze mode.
      0x1 - DOZEEN_1 :
         LPUART is disabled in Doze mode.
 (rw) (01)  [0;32mLOOPS[0m  - [07:07] -  Loop Mode Select
      0 - LOOPS_0 :
         Normal operation - RXD and TXD use separate pins.
      0x1 - LOOPS_1 :
         Loop mode or single-wire mode where transmitter outputs are internally 
         connected to receiver input (see RSRC bit).
 (rw) (03)  [0;32mIDLECFG[0m  - [10:08] -  Idle Configuration
      0 - IDLECFG_0 :
         1 idle character
      0x1 - IDLECFG_1 :
         2 idle characters
      0x2 - IDLECFG_2 :
         4 idle characters
      0x3 - IDLECFG_3 :
         8 idle characters
      0x4 - IDLECFG_4 :
         16 idle characters
      0x5 - IDLECFG_5 :
         32 idle characters
      0x6 - IDLECFG_6 :
         64 idle characters
      0x7 - IDLECFG_7 :
         128 idle characters
 (rw) (01)  [0;32mM7[0m  - [11:11] -  7-Bit Mode Select
      0 - M7_0 :
         Receiver and transmitter use 8-bit to 10-bit data characters.
      0x1 - M7_1 :
         Receiver and transmitter use 7-bit data characters.
 (rw) (01)  [0;32mMA2IE[0m  - [14:14] -  Match 2 Interrupt Enable
      0 - MA2IE_0 :
         MA2F interrupt disabled
      0x1 - MA2IE_1 :
         MA2F interrupt enabled
 (rw) (01)  [0;32mMA1IE[0m  - [15:15] -  Match 1 Interrupt Enable
      0 - MA1IE_0 :
         MA1F interrupt disabled
      0x1 - MA1IE_1 :
         MA1F interrupt enabled
 (rw) (01)  [0;32mSBK[0m  - [16:16] -  Send Break
      0 - SBK_0 :
         Normal transmitter operation.
      0x1 - SBK_1 :
         Queue break character(s) to be sent.
 (rw) (01)  [0;32mRWU[0m  - [17:17] -  Receiver Wakeup Control
      0 - RWU_0 :
         Normal receiver operation.
      0x1 - RWU_1 :
         LPUART receiver in standby waiting for wakeup condition.
 (rw) (01)  [0;32mRE[0m  - [18:18] -  Receiver Enable
      0 - RE_0 :
         Receiver disabled.
      0x1 - RE_1 :
         Receiver enabled.
 (rw) (01)  [0;32mTE[0m  - [19:19] -  Transmitter Enable
      0 - TE_0 :
         Transmitter disabled.
      0x1 - TE_1 :
         Transmitter enabled.
 (rw) (01)  [0;32mILIE[0m  - [20:20] -  Idle Line Interrupt Enable
      0 - ILIE_0 :
         Hardware interrupts from IDLE disabled; use polling.
      0x1 - ILIE_1 :
         Hardware interrupt requested when IDLE flag is 1.
 (rw) (01)  [0;32mRIE[0m  - [21:21] -  Receiver Interrupt Enable
      0 - RIE_0 :
         Hardware interrupts from RDRF disabled; use polling.
      0x1 - RIE_1 :
         Hardware interrupt requested when RDRF flag is 1.
 (rw) (01)  [0;32mTCIE[0m  - [22:22] -  Transmission Complete Interrupt Enable for
      0 - TCIE_0 :
         Hardware interrupts from TC disabled; use polling.
      0x1 - TCIE_1 :
         Hardware interrupt requested when TC flag is 1.
 (rw) (01)  [0;32mTIE[0m  - [23:23] -  Transmit Interrupt Enable
      0 - TIE_0 :
         Hardware interrupts from TDRE disabled; use polling.
      0x1 - TIE_1 :
         Hardware interrupt requested when TDRE flag is 1.
 (rw) (01)  [0;32mPEIE[0m  - [24:24] -  Parity Error Interrupt Enable
      0 - PEIE_0 :
         PF interrupts disabled; use polling).
      0x1 - PEIE_1 :
         Hardware interrupt requested when PF is set.
 (rw) (01)  [0;32mFEIE[0m  - [25:25] -  Framing Error Interrupt Enable
      0 - FEIE_0 :
         FE interrupts disabled; use polling.
      0x1 - FEIE_1 :
         Hardware interrupt requested when FE is set.
 (rw) (01)  [0;32mNEIE[0m  - [26:26] -  Noise Error Interrupt Enable
      0 - NEIE_0 :
         NF interrupts disabled; use polling.
      0x1 - NEIE_1 :
         Hardware interrupt requested when NF is set.
 (rw) (01)  [0;32mORIE[0m  - [27:27] -  Overrun Interrupt Enable
      0 - ORIE_0 :
         OR interrupts disabled; use polling.
      0x1 - ORIE_1 :
         Hardware interrupt requested when OR is set.
 (rw) (01)  [0;32mTXINV[0m  - [28:28] -  Transmit Data Inversion
      0 - TXINV_0 :
         Transmit data not inverted.
      0x1 - TXINV_1 :
         Transmit data inverted.
 (rw) (01)  [0;32mTXDIR[0m  - [29:29] -  TXD Pin Direction in Single-Wire Mode
      0 - TXDIR_0 :
         TXD pin is an input in single-wire mode.
      0x1 - TXDIR_1 :
         TXD pin is an output in single-wire mode.
 (rw) (01)  [0;32mR9T8[0m  - [30:30] -  Receive Bit 9 / Transmit Bit 8
 (rw) (01)  [0;32mR8T9[0m  - [31:31] -  Receive Bit 8 / Transmit Bit 9
</lang>
#### LPUART1.MATCH
<link=p.LPUART1.MATCH>
#### p.lpuart2.stat
<link=p.LPUART2.STAT>
#### p.lpuart2.modir
<link=p.LPUART2.MODIR>
#### p.LPUART4.VERID
<lang=dft>
 (ro)  [1;33m0x40190000[0m (0x40190000 + 0x0000)
Version ID Register
 (ro) (16)  [0;32mFEATURE[0m  - [15:00] -  Feature Identification Number
      0x1 - FEATURE_1 :
         Standard feature set.
      0x3 - FEATURE_3 :
         Standard feature set with MODEM/IrDA support.
 (ro) (08)  [0;32mMINOR[0m  - [23:16] -  Minor Version Number
 (ro) (08)  [0;32mMAJOR[0m  - [31:24] -  Major Version Number
</lang>
#### p.LPUART4.GLOBAL
<lang=dft>
 (rw)  [1;33m0x40190008[0m (0x40190000 + 0x0008)
LPUART Global Register
 (rw) (01)  [0;32mRST[0m  - [01:01] -  Software Reset
      0 - RST_0 :
         Module is not reset.
      0x1 - RST_1 :
         Module is reset.
</lang>
#### LPUART4.GLOBAL
<link=p.LPUART4.GLOBAL>
#### LPUART4.CTRL
<link=p.LPUART4.CTRL>
#### lpuart5.param
<link=p.LPUART5.PARAM>
#### LPUART5.STAT
<link=p.LPUART5.STAT>
#### p.lpuart5.data
<link=p.LPUART5.DATA>
#### lpuart5.data
<link=p.LPUART5.DATA>
#### lpuart5.match
<link=p.LPUART5.MATCH>
#### LPUART5.WATER
<link=p.LPUART5.WATER>
#### p.LPUART6.BAUD
<lang=dft>
 (rw)  [1;33m0x40198010[0m (0x40198000 + 0x0010)
LPUART Baud Rate Register
 (rw) (13)  [0;32mSBR[0m  - [12:00] -  Baud Rate Modulo Divisor.
 (rw) (01)  [0;32mSBNS[0m  - [13:13] -  Stop Bit Number Select
      0 - SBNS_0 :
         One stop bit.
      0x1 - SBNS_1 :
         Two stop bits.
 (rw) (01)  [0;32mRXEDGIE[0m  - [14:14] -  RX Input Active Edge Interrupt Enable
      0 - RXEDGIE_0 :
         Hardware interrupts from STAT[RXEDGIF] are disabled.
      0x1 - RXEDGIE_1 :
         Hardware interrupt is requested when STAT[RXEDGIF] flag is 1.
 (rw) (01)  [0;32mLBKDIE[0m  - [15:15] -  LIN Break Detect Interrupt Enable
      0 - LBKDIE_0 :
         Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling).
      0x1 - LBKDIE_1 :
         Hardware interrupt requested when STAT[LBKDIF] flag is 1.
 (rw) (01)  [0;32mRESYNCDIS[0m  - [16:16] -  Resynchronization Disable
      0 - RESYNCDIS_0 :
         Resynchronization during received data word is supported
      0x1 - RESYNCDIS_1 :
         Resynchronization during received data word is disabled
 (rw) (01)  [0;32mBOTHEDGE[0m  - [17:17] -  Both Edge Sampling
      0 - BOTHEDGE_0 :
         Receiver samples input data using the rising edge of the baud rate cloc
         k.
      0x1 - BOTHEDGE_1 :
         Receiver samples input data using the rising and falling edge of the ba
         ud rate clock.
 (rw) (02)  [0;32mMATCFG[0m  - [19:18] -  Match Configuration
      0 - MATCFG_0 :
         Address Match Wakeup
      0x1 - MATCFG_1 :
         Idle Match Wakeup
      0x2 - MATCFG_2 :
         Match On and Match Off
      0x3 - MATCFG_3 :
         Enables RWU on Data Match and Match On/Off for transmitter CTS input
 (rw) (01)  [0;32mRIDMAE[0m  - [20:20] -  Receiver Idle DMA Enable
      0 - RIDMAE_0 :
         DMA request disabled.
      0x1 - RIDMAE_1 :
         DMA request enabled.
 (rw) (01)  [0;32mRDMAE[0m  - [21:21] -  Receiver Full DMA Enable
      0 - RDMAE_0 :
         DMA request disabled.
      0x1 - RDMAE_1 :
         DMA request enabled.
 (rw) (01)  [0;32mTDMAE[0m  - [23:23] -  Transmitter DMA Enable
      0 - TDMAE_0 :
         DMA request disabled.
      0x1 - TDMAE_1 :
         DMA request enabled.
 (rw) (05)  [0;32mOSR[0m  - [28:24] -  Oversampling Ratio
      0 - OSR_0 :
         Writing 0 to this field will result in an oversampling ratio of 16
      0x3 - OSR_3 :
         Oversampling ratio of 4, requires BOTHEDGE to be set.
      0x4 - OSR_4 :
         Oversampling ratio of 5, requires BOTHEDGE to be set.
      0x5 - OSR_5 :
         Oversampling ratio of 6, requires BOTHEDGE to be set.
      0x6 - OSR_6 :
         Oversampling ratio of 7, requires BOTHEDGE to be set.
      0x7 - OSR_7 :
         Oversampling ratio of 8.
      0x8 - OSR_8 :
         Oversampling ratio of 9.
      0x9 - OSR_9 :
         Oversampling ratio of 10.
      0xA - OSR_10 :
         Oversampling ratio of 11.
      0xB - OSR_11 :
         Oversampling ratio of 12.
      0xC - OSR_12 :
         Oversampling ratio of 13.
      0xD - OSR_13 :
         Oversampling ratio of 14.
      0xE - OSR_14 :
         Oversampling ratio of 15.
      0xF - OSR_15 :
         Oversampling ratio of 16.
      0x10 - OSR_16 :
         Oversampling ratio of 17.
      0x11 - OSR_17 :
         Oversampling ratio of 18.
      0x12 - OSR_18 :
         Oversampling ratio of 19.
      0x13 - OSR_19 :
         Oversampling ratio of 20.
      0x14 - OSR_20 :
         Oversampling ratio of 21.
      0x15 - OSR_21 :
         Oversampling ratio of 22.
      0x16 - OSR_22 :
         Oversampling ratio of 23.
      0x17 - OSR_23 :
         Oversampling ratio of 24.
      0x18 - OSR_24 :
         Oversampling ratio of 25.
      0x19 - OSR_25 :
         Oversampling ratio of 26.
      0x1A - OSR_26 :
         Oversampling ratio of 27.
      0x1B - OSR_27 :
         Oversampling ratio of 28.
      0x1C - OSR_28 :
         Oversampling ratio of 29.
      0x1D - OSR_29 :
         Oversampling ratio of 30.
      0x1E - OSR_30 :
         Oversampling ratio of 31.
      0x1F - OSR_31 :
         Oversampling ratio of 32.
 (rw) (01)  [0;32mM10[0m  - [29:29] -  10-bit Mode select
      0 - M10_0 :
         Receiver and transmitter use 7-bit to 9-bit data characters.
      0x1 - M10_1 :
         Receiver and transmitter use 10-bit data characters.
 (rw) (01)  [0;32mMAEN2[0m  - [30:30] -  Match Address Mode Enable 2
      0 - MAEN2_0 :
         Normal operation.
      0x1 - MAEN2_1 :
         Enables automatic address matching or data matching mode for MATCH[MA2]
         .
 (rw) (01)  [0;32mMAEN1[0m  - [31:31] -  Match Address Mode Enable 1
      0 - MAEN1_0 :
         Normal operation.
      0x1 - MAEN1_1 :
         Enables automatic address matching or data matching mode for MATCH[MA1]
         .
</lang>
#### LPUART6.MODIR
<link=p.LPUART6.MODIR>
#### lpuart7.verid
<link=p.LPUART7.VERID>
#### p.lpuart7.stat
<link=p.LPUART7.STAT>
#### lpuart7.stat
<link=p.LPUART7.STAT>
#### p.LPUART7.WATER
<lang=dft>
 (rw)  [1;33m0x4019c02c[0m (0x4019c000 + 0x002c)
LPUART Watermark Register
 (rw) (02)  [0;32mTXWATER[0m  - [01:00] -  Transmit Watermark
 (ro) (03)  [0;32mTXCOUNT[0m  - [10:08] -  Transmit Counter
 (rw) (02)  [0;32mRXWATER[0m  - [17:16] -  Receive Watermark
 (ro) (03)  [0;32mRXCOUNT[0m  - [26:24] -  Receive Counter
</lang>
#### lpuart8.verid
<link=p.LPUART8.VERID>
#### p.LPUART8.WATER
<lang=dft>
 (rw)  [1;33m0x401a002c[0m (0x401a0000 + 0x002c)
LPUART Watermark Register
 (rw) (02)  [0;32mTXWATER[0m  - [01:00] -  Transmit Watermark
 (ro) (03)  [0;32mTXCOUNT[0m  - [10:08] -  Transmit Counter
 (rw) (02)  [0;32mRXWATER[0m  - [17:16] -  Receive Watermark
 (ro) (03)  [0;32mRXCOUNT[0m  - [26:24] -  Receive Counter
</lang>
#### lpuart8.water
<link=p.LPUART8.WATER>
#### p.flexio1.verid
<link=p.FLEXIO1.VERID>
#### p.FLEXIO1.PARAM
<lang=dft>
 (ro)  [1;33m0x401ac004[0m (0x401ac000 + 0x0004)
Parameter Register
 (ro) (08)  [0;32mSHIFTER[0m  - [07:00] -  Shifter Number
 (ro) (08)  [0;32mTIMER[0m  - [15:08] -  Timer Number
 (ro) (08)  [0;32mPIN[0m  - [23:16] -  Pin Number
 (ro) (08)  [0;32mTRIGGER[0m  - [31:24] -  Trigger Number
</lang>
#### FLEXIO1.TIMSTAT
<link=p.FLEXIO1.TIMSTAT>
#### flexio1.timien
<link=p.FLEXIO1.TIMIEN>
#### flexio1.shiftstate
<link=p.FLEXIO1.SHIFTSTATE>
#### flexio1.shiftcfg[1]
<link=p.FLEXIO1.SHIFTCFG[1]>
#### p.flexio1.shiftbuf[3]
<link=p.FLEXIO1.SHIFTBUF[3]>
#### FLEXIO1.SHIFTBUF[3]
<link=p.FLEXIO1.SHIFTBUF[3]>
#### p.FLEXIO1.SHIFTBUFBYS[2]
<lang=dft>
 (rw)  [1;33m0x401ac308[0m (0x401ac000 + 0x0308)
Shifter Buffer N Byte Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBYS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio1.shiftbufbys[2]
<link=p.FLEXIO1.SHIFTBUFBYS[2]>
#### p.flexio1.timctl[3]
<link=p.FLEXIO1.TIMCTL[3]>
#### p.flexio1.timcfg[3]
<link=p.FLEXIO1.TIMCFG[3]>
#### flexio1.timcmp[1]
<link=p.FLEXIO1.TIMCMP[1]>
#### FLEXIO1.SHIFTBUFNBS[3]
<link=p.FLEXIO1.SHIFTBUFNBS[3]>
#### flexio1.shiftbufhws[1]
<link=p.FLEXIO1.SHIFTBUFHWS[1]>
#### p.flexio1.shiftbufnis[3]
<link=p.FLEXIO1.SHIFTBUFNIS[3]>
#### p.flexio2.pin
<link=p.FLEXIO2.PIN>
#### p.flexio2.shiftstate
<link=p.FLEXIO2.SHIFTSTATE>
#### flexio2.shiftstate
<link=p.FLEXIO2.SHIFTSTATE>
#### p.FLEXIO2.SHIFTCTL[2]
<lang=dft>
 (rw)  [1;33m0x401b0088[0m (0x401b0000 + 0x0088)
Shifter Control N Register
 (rw) (03)  [0;32mSMOD[0m  - [02:00] -  Shifter Mode
      0 - SMOD_0 :
         Disabled.
      0x1 - SMOD_1 :
         Receive mode. Captures the current Shifter content into the SHIFTBUF on
          expiration of the Timer.
      0x2 - SMOD_2 :
         Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of
          the Timer.
      0x4 - SMOD_4 :
         Match Store mode. Shifter data is compared to SHIFTBUF content on expir
         ation of the Timer.
      0x5 - SMOD_5 :
         Match Continuous mode. Shifter data is continuously compared to SHIFTBU
         F contents.
      0x6 - SMOD_6 :
         State mode. SHIFTBUF contents are used for storing programmable state a
         ttributes.
      0x7 - SMOD_7 :
         Logic mode. SHIFTBUF contents are used for implementing programmable lo
         gic look up table.
 (rw) (01)  [0;32mPINPOL[0m  - [07:07] -  Shifter Pin Polarity
      0 - PINPOL_0 :
         Pin is active high
      0x1 - PINPOL_1 :
         Pin is active low
 (rw) (04)  [0;32mPINSEL[0m  - [11:08] -  Shifter Pin Select
 (rw) (02)  [0;32mPINCFG[0m  - [17:16] -  Shifter Pin Configuration
      0 - PINCFG_0 :
         Shifter pin output disabled
      0x1 - PINCFG_1 :
         Shifter pin open drain or bidirectional output enable
      0x2 - PINCFG_2 :
         Shifter pin bidirectional output data
      0x3 - PINCFG_3 :
         Shifter pin output
 (rw) (01)  [0;32mTIMPOL[0m  - [23:23] -  Timer Polarity
      0 - TIMPOL_0 :
         Shift on posedge of Shift clock
      0x1 - TIMPOL_1 :
         Shift on negedge of Shift clock
 (rw) (02)  [0;32mTIMSEL[0m  - [25:24] -  Timer Select
</lang>
#### FLEXIO2.SHIFTCTL[3]
<link=p.FLEXIO2.SHIFTCTL[3]>
#### p.flexio2.shiftcfg[1]
<link=p.FLEXIO2.SHIFTCFG[1]>
#### p.FLEXIO2.SHIFTBUF[3]
<lang=dft>
 (rw)  [1;33m0x401b020c[0m (0x401b0000 + 0x020c)
Shifter Buffer N Register
 (rw) (32)  [0;32mSHIFTBUF[0m  - [31:00] -  Shift Buffer
</lang>
#### p.FLEXIO2.SHIFTBUFBIS[0]
<lang=dft>
 (rw)  [1;33m0x401b0280[0m (0x401b0000 + 0x0280)
Shifter Buffer N Bit Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBIS[0m  - [31:00] -  Shift Buffer
</lang>
#### flexio2.shiftbufbys[0]
<link=p.FLEXIO2.SHIFTBUFBYS[0]>
#### flexio2.shiftbufbbs[0]
<link=p.FLEXIO2.SHIFTBUFBBS[0]>
#### p.flexio2.shiftbufbbs[2]
<link=p.FLEXIO2.SHIFTBUFBBS[2]>
#### flexio2.timctl[1]
<link=p.FLEXIO2.TIMCTL[1]>
#### p.FLEXIO2.TIMCTL[3]
<lang=dft>
 (rw)  [1;33m0x401b040c[0m (0x401b0000 + 0x040c)
Timer Control N Register
 (rw) (02)  [0;32mTIMOD[0m  - [01:00] -  Timer Mode
      0 - TIMOD_0 :
         Timer Disabled.
      0x1 - TIMOD_1 :
         Dual 8-bit counters baud mode.
      0x2 - TIMOD_2 :
         Dual 8-bit counters PWM high mode.
      0x3 - TIMOD_3 :
         Single 16-bit counter mode.
 (rw) (01)  [0;32mPINPOL[0m  - [07:07] -  Timer Pin Polarity
      0 - PINPOL_0 :
         Pin is active high
      0x1 - PINPOL_1 :
         Pin is active low
 (rw) (04)  [0;32mPINSEL[0m  - [11:08] -  Timer Pin Select
 (rw) (02)  [0;32mPINCFG[0m  - [17:16] -  Timer Pin Configuration
      0 - PINCFG_0 :
         Timer pin output disabled
      0x1 - PINCFG_1 :
         Timer pin open drain or bidirectional output enable
      0x2 - PINCFG_2 :
         Timer pin bidirectional output data
      0x3 - PINCFG_3 :
         Timer pin output
 (rw) (01)  [0;32mTRGSRC[0m  - [22:22] -  Trigger Source
      0 - TRGSRC_0 :
         External trigger selected
      0x1 - TRGSRC_1 :
         Internal trigger selected
 (rw) (01)  [0;32mTRGPOL[0m  - [23:23] -  Trigger Polarity
      0 - TRGPOL_0 :
         Trigger active high
      0x1 - TRGPOL_1 :
         Trigger active low
 (rw) (05)  [0;32mTRGSEL[0m  - [28:24] -  Trigger Select
</lang>
#### p.FLEXIO2.TIMCFG[0]
<lang=dft>
 (rw)  [1;33m0x401b0480[0m (0x401b0000 + 0x0480)
Timer Configuration N Register
 (rw) (01)  [0;32mTSTART[0m  - [01:01] -  Timer Start Bit
      0 - TSTART_0 :
         Start bit disabled
      0x1 - TSTART_1 :
         Start bit enabled
 (rw) (02)  [0;32mTSTOP[0m  - [05:04] -  Timer Stop Bit
      0 - TSTOP_0 :
         Stop bit disabled
      0x1 - TSTOP_1 :
         Stop bit is enabled on timer compare
      0x2 - TSTOP_2 :
         Stop bit is enabled on timer disable
      0x3 - TSTOP_3 :
         Stop bit is enabled on timer compare and timer disable
 (rw) (03)  [0;32mTIMENA[0m  - [10:08] -  Timer Enable
      0 - TIMENA_0 :
         Timer always enabled
      0x1 - TIMENA_1 :
         Timer enabled on Timer N-1 enable
      0x2 - TIMENA_2 :
         Timer enabled on Trigger high
      0x3 - TIMENA_3 :
         Timer enabled on Trigger high and Pin high
      0x4 - TIMENA_4 :
         Timer enabled on Pin rising edge
      0x5 - TIMENA_5 :
         Timer enabled on Pin rising edge and Trigger high
      0x6 - TIMENA_6 :
         Timer enabled on Trigger rising edge
      0x7 - TIMENA_7 :
         Timer enabled on Trigger rising or falling edge
 (rw) (03)  [0;32mTIMDIS[0m  - [14:12] -  Timer Disable
      0 - TIMDIS_0 :
         Timer never disabled
      0x1 - TIMDIS_1 :
         Timer disabled on Timer N-1 disable
      0x2 - TIMDIS_2 :
         Timer disabled on Timer compare (upper 8-bits match and decrement)
      0x3 - TIMDIS_3 :
         Timer disabled on Timer compare (upper 8-bits match and decrement) and 
         Trigger Low
      0x4 - TIMDIS_4 :
         Timer disabled on Pin rising or falling edge
      0x5 - TIMDIS_5 :
         Timer disabled on Pin rising or falling edge provided Trigger is high
      0x6 - TIMDIS_6 :
         Timer disabled on Trigger falling edge
 (rw) (03)  [0;32mTIMRST[0m  - [18:16] -  Timer Reset
      0 - TIMRST_0 :
         Timer never reset
      0x2 - TIMRST_2 :
         Timer reset on Timer Pin equal to Timer Output
      0x3 - TIMRST_3 :
         Timer reset on Timer Trigger equal to Timer Output
      0x4 - TIMRST_4 :
         Timer reset on Timer Pin rising edge
      0x6 - TIMRST_6 :
         Timer reset on Trigger rising edge
      0x7 - TIMRST_7 :
         Timer reset on Trigger rising or falling edge
 (rw) (02)  [0;32mTIMDEC[0m  - [21:20] -  Timer Decrement
      0 - TIMDEC_0 :
         Decrement counter on FlexIO clock, Shift clock equals Timer output.
      0x1 - TIMDEC_1 :
         Decrement counter on Trigger input (both edges), Shift clock equals Tim
         er output.
      0x2 - TIMDEC_2 :
         Decrement counter on Pin input (both edges), Shift clock equals Pin inp
         ut.
      0x3 - TIMDEC_3 :
         Decrement counter on Trigger input (both edges), Shift clock equals Tri
         gger input.
 (rw) (02)  [0;32mTIMOUT[0m  - [25:24] -  Timer Output
      0 - TIMOUT_0 :
         Timer output is logic one when enabled and is not affected by timer res
         et
      0x1 - TIMOUT_1 :
         Timer output is logic zero when enabled and is not affected by timer re
         set
      0x2 - TIMOUT_2 :
         Timer output is logic one when enabled and on timer reset
      0x3 - TIMOUT_3 :
         Timer output is logic zero when enabled and on timer reset
</lang>
#### flexio2.timcmp[1]
<link=p.FLEXIO2.TIMCMP[1]>
#### FLEXIO2.TIMCMP[1]
<link=p.FLEXIO2.TIMCMP[1]>
#### FLEXIO2.SHIFTBUFHWS[3]
<link=p.FLEXIO2.SHIFTBUFHWS[3]>
#### flexio2.shiftbufnis[1]
<link=p.FLEXIO2.SHIFTBUFNIS[1]>
#### p.FLEXIO2.SHIFTBUFNIS[3]
<lang=dft>
 (rw)  [1;33m0x401b078c[0m (0x401b0000 + 0x078c)
Shifter Buffer N Nibble Swapped Register
 (rw) (32)  [0;32mSHIFTBUFNIS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio3.shiftstate
<link=p.FLEXIO3.SHIFTSTATE>
#### FLEXIO3.SHIFTCTL[3]
<link=p.FLEXIO3.SHIFTCTL[3]>
#### p.FLEXIO3.SHIFTCFG[0]
<lang=dft>
 (rw)  [1;33m0x42020100[0m (0x42020000 + 0x0100)
Shifter Configuration N Register
 (rw) (02)  [0;32mSSTART[0m  - [01:00] -  Shifter Start bit
      0 - SSTART_0 :
         Start bit disabled for transmitter/receiver/match store, transmitter lo
         ads data on enable
      0x1 - SSTART_1 :
         Start bit disabled for transmitter/receiver/match store, transmitter lo
         ads data on first shift
      0x2 - SSTART_2 :
         Transmitter outputs start bit value 0 before loading data on first shif
         t, receiver/match store sets error flag if start bit is not 0
      0x3 - SSTART_3 :
         Transmitter outputs start bit value 1 before loading data on first shif
         t, receiver/match store sets error flag if start bit is not 1
 (rw) (02)  [0;32mSSTOP[0m  - [05:04] -  Shifter Stop bit
      0 - SSTOP_0 :
         Stop bit disabled for transmitter/receiver/match store
      0x2 - SSTOP_2 :
         Transmitter outputs stop bit value 0 on store, receiver/match store set
         s error flag if stop bit is not 0
      0x3 - SSTOP_3 :
         Transmitter outputs stop bit value 1 on store, receiver/match store set
         s error flag if stop bit is not 1
 (rw) (01)  [0;32mINSRC[0m  - [08:08] -  Input Source
      0 - INSRC_0 :
         Pin
      0x1 - INSRC_1 :
         Shifter N+1 Output
 (rw) (04)  [0;32mPWIDTH[0m  - [19:16] -  Parallel Width
</lang>
#### flexio3.shiftbuf[3]
<link=p.FLEXIO3.SHIFTBUF[3]>
#### p.flexio3.shiftbufbis[0]
<link=p.FLEXIO3.SHIFTBUFBIS[0]>
#### p.FLEXIO3.SHIFTBUFBIS[3]
<lang=dft>
 (rw)  [1;33m0x4202028c[0m (0x42020000 + 0x028c)
Shifter Buffer N Bit Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBIS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio3.shiftbufbys[3]
<link=p.FLEXIO3.SHIFTBUFBYS[3]>
#### FLEXIO3.SHIFTBUFBBS[2]
<link=p.FLEXIO3.SHIFTBUFBBS[2]>
#### p.FLEXIO3.TIMCTL[0]
<lang=dft>
 (rw)  [1;33m0x42020400[0m (0x42020000 + 0x0400)
Timer Control N Register
 (rw) (02)  [0;32mTIMOD[0m  - [01:00] -  Timer Mode
      0 - TIMOD_0 :
         Timer Disabled.
      0x1 - TIMOD_1 :
         Dual 8-bit counters baud mode.
      0x2 - TIMOD_2 :
         Dual 8-bit counters PWM high mode.
      0x3 - TIMOD_3 :
         Single 16-bit counter mode.
 (rw) (01)  [0;32mPINPOL[0m  - [07:07] -  Timer Pin Polarity
      0 - PINPOL_0 :
         Pin is active high
      0x1 - PINPOL_1 :
         Pin is active low
 (rw) (04)  [0;32mPINSEL[0m  - [11:08] -  Timer Pin Select
 (rw) (02)  [0;32mPINCFG[0m  - [17:16] -  Timer Pin Configuration
      0 - PINCFG_0 :
         Timer pin output disabled
      0x1 - PINCFG_1 :
         Timer pin open drain or bidirectional output enable
      0x2 - PINCFG_2 :
         Timer pin bidirectional output data
      0x3 - PINCFG_3 :
         Timer pin output
 (rw) (01)  [0;32mTRGSRC[0m  - [22:22] -  Trigger Source
      0 - TRGSRC_0 :
         External trigger selected
      0x1 - TRGSRC_1 :
         Internal trigger selected
 (rw) (01)  [0;32mTRGPOL[0m  - [23:23] -  Trigger Polarity
      0 - TRGPOL_0 :
         Trigger active high
      0x1 - TRGPOL_1 :
         Trigger active low
 (rw) (05)  [0;32mTRGSEL[0m  - [28:24] -  Trigger Select
</lang>
#### FLEXIO3.TIMCFG[3]
<link=p.FLEXIO3.TIMCFG[3]>
#### flexio3.timcmp[0]
<link=p.FLEXIO3.TIMCMP[0]>
#### p.FLEXIO3.TIMCMP[3]
<lang=dft>
 (rw)  [1;33m0x4202050c[0m (0x42020000 + 0x050c)
Timer Compare N Register
 (rw) (16)  [0;32mCMP[0m  - [15:00] -  Timer Compare Value
</lang>
#### FLEXIO3.TIMCMP[3]
<link=p.FLEXIO3.TIMCMP[3]>
#### flexio3.shiftbufhws[3]
<link=p.FLEXIO3.SHIFTBUFHWS[3]>
#### FLEXIO3.SHIFTBUFNIS[2]
<link=p.FLEXIO3.SHIFTBUFNIS[2]>
#### GPIO1.PSR
<link=p.GPIO1.PSR>
#### gpio1.imr
<link=p.GPIO1.IMR>
#### p.gpio1.dr_toggle
<link=p.GPIO1.DR_TOGGLE>
#### GPIO1.DR_TOGGLE
<link=p.GPIO1.DR_TOGGLE>
#### p.gpio5.dr
<link=p.GPIO5.DR>
#### gpio5.isr
<link=p.GPIO5.ISR>
#### p.GPIO2.PSR
<lang=dft>
 (ro)  [1;33m0x401bc008[0m (0x401bc000 + 0x0008)
GPIO pad status register
 (ro) (32)  [0;32mPSR[0m  - [31:00] -  PSR
</lang>
#### p.gpio2.icr1
<link=p.GPIO2.ICR1>
#### gpio2.icr2
<link=p.GPIO2.ICR2>
#### GPIO3.ISR
<link=p.GPIO3.ISR>
#### p.gpio4
<link=p.GPIO4>
#### p.gpio4.dr
<link=p.GPIO4.DR>
#### GPIO4.DR
<link=p.GPIO4.DR>
#### p.GPIO4.GDIR
<lang=dft>
 (rw)  [1;33m0x401c4004[0m (0x401c4000 + 0x0004)
GPIO direction register
 (rw) (32)  [0;32mGDIR[0m  - [31:00] -  GDIR
</lang>
#### gpio4.icr1
<link=p.GPIO4.ICR1>
#### p.gpio4.icr2
<link=p.GPIO4.ICR2>
#### p.GPIO4.DR_SET
<lang=dft>
 (wo)  [1;33m0x401c4084[0m (0x401c4000 + 0x0084)
GPIO data register SET
 (wo) (32)  [0;32mDR_SET[0m  - [31:00] -  DR_SET
</lang>
#### GPIO4.DR_CLEAR
<link=p.GPIO4.DR_CLEAR>
#### p.gpio6.imr
<link=p.GPIO6.IMR>
#### gpio6.imr
<link=p.GPIO6.IMR>
#### gpio7.psr
<link=p.GPIO7.PSR>
#### GPIO7.ICR2
<link=p.GPIO7.ICR2>
#### p.GPIO8.GDIR
<lang=dft>
 (rw)  [1;33m0x42008004[0m (0x42008000 + 0x0004)
GPIO direction register
 (rw) (32)  [0;32mGDIR[0m  - [31:00] -  GDIR
</lang>
#### GPIO8.PSR
<link=p.GPIO8.PSR>
#### p.gpio8.icr1
<link=p.GPIO8.ICR1>
#### p.GPIO8.DR_SET
<lang=dft>
 (wo)  [1;33m0x42008084[0m (0x42008000 + 0x0084)
GPIO data register SET
 (wo) (32)  [0;32mDR_SET[0m  - [31:00] -  DR_SET
</lang>
#### GPIO9.ISR
<link=p.GPIO9.ISR>
#### p.gpio9.dr_clear
<link=p.GPIO9.DR_CLEAR>
#### p.CAN1.IMASK2
<lang=dft>
 (rw)  [1;33m0x401d0024[0m (0x401d0000 + 0x0024)
Interrupt Masks 2 Register
 (rw) (32)  [0;32mBUFHM[0m  - [31:00] -  Each bit enables or disables the respective FLEXCAN Message Buffer (MB32 to MB6
 3) Interrupt
      0 - BUFHM_0 :
         The corresponding buffer Interrupt is disabled
      0x1 - BUFHM_1 :
         The corresponding buffer Interrupt is enabled
</lang>
#### CAN1.IMASK2
<link=p.CAN1.IMASK2>
#### p.can1.imask1
<link=p.CAN1.IMASK1>
#### CAN1.CTRL2
<link=p.CAN1.CTRL2>
#### p.CAN1.DBG2
<lang=dft>
 (ro)  [1;33m0x401d005c[0m (0x401d0000 + 0x005c)
Debug 2 register
 (ro) (07)  [0;32mRMP[0m  - [06:00] -  Rx Matching Pointer
 (ro) (01)  [0;32mMPP[0m  - [07:07] -  Matching Process in Progress
      0 - MPP_0 :
         No matching process ongoing.
      0x1 - MPP_1 :
         Matching process is in progress.
 (ro) (07)  [0;32mTAP[0m  - [14:08] -  Tx Arbitration Pointer
 (ro) (01)  [0;32mAPP[0m  - [15:15] -  Arbitration Process in Progress
      0 - APP_0 :
         No matching process ongoing.
      0x1 - APP_1 :
         Matching process is in progress.
</lang>
#### p.can1.rximr1
<link=p.CAN1.RXIMR1>
#### can1.rximr4
<link=p.CAN1.RXIMR4>
#### p.can1.rximr12
<link=p.CAN1.RXIMR12>
#### can1.rximr13
<link=p.CAN1.RXIMR13>
#### p.CAN1.RXIMR16
<lang=dft>
 (rw)  [1;33m0x401d08c0[0m (0x401d0000 + 0x08c0)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.can1.rximr23
<link=p.CAN1.RXIMR23>
#### CAN1.RXIMR24
<link=p.CAN1.RXIMR24>
#### p.CAN1.RXIMR27
<lang=dft>
 (rw)  [1;33m0x401d08ec[0m (0x401d0000 + 0x08ec)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can1.rximr27
<link=p.CAN1.RXIMR27>
#### p.CAN1.RXIMR30
<lang=dft>
 (rw)  [1;33m0x401d08f8[0m (0x401d0000 + 0x08f8)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### CAN1.RXIMR38
<link=p.CAN1.RXIMR38>
#### can1.rximr44
<link=p.CAN1.RXIMR44>
#### p.CAN1.RXIMR46
<lang=dft>
 (rw)  [1;33m0x401d0938[0m (0x401d0000 + 0x0938)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### CAN1.RXIMR49
<link=p.CAN1.RXIMR49>
#### CAN1.RXIMR52
<link=p.CAN1.RXIMR52>
#### p.can2
<link=p.CAN2>
#### CAN2.TIMER
<link=p.CAN2.TIMER>
#### p.CAN2.RX14MASK
<lang=dft>
 (rw)  [1;33m0x401d4014[0m (0x401d4000 + 0x0014)
Rx Buffer 14 Mask Register
 (rw) (32)  [0;32mRX14M[0m  - [31:00] -  These bits mask Mailbox 14 filter bits in the same fashion as RXMGMASK masks ot
 her Mailboxes filters (see RXMGMASKRx Mailboxes Global Mask Register )
      0 - RX14M_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - RX14M_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.CAN2.RX15MASK
<lang=dft>
 (rw)  [1;33m0x401d4018[0m (0x401d4000 + 0x0018)
Rx Buffer 15 Mask Register
 (rw) (32)  [0;32mRX15M[0m  - [31:00] -  These bits mask Mailbox 15 filter bits in the same fashion as RXMGMASK masks ot
 her Mailboxes filters (see RXMGMASKRx Mailboxes Global Mask Register )
      0 - RX15M_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - RX15M_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.CAN2.IFLAG1
<lang=dft>
 (rw)  [1;33m0x401d4030[0m (0x401d4000 + 0x0030)
Interrupt Flags 1 Register
 (rw) (05)  [0;32mBUF4TO0I[0m  - [04:00] -  If the Rx FIFO is not enabled, these bits flag the interrupts for MB0 to MB4
      0 - BUF4TO0I_0 :
         No such occurrence
      0x1 - BUF4TO0I_1 :
         Corresponding MB completed transmission/reception
 (rw) (01)  [0;32mBUF5I[0m  - [05:05] -  If the Rx FIFO is not enabled, this bit flags the interrupt for MB5
      0 - BUF5I_0 :
         No such occurrence
      0x1 - BUF5I_1 :
         MB5 completed transmission/reception or frames available in the FIFO
 (rw) (01)  [0;32mBUF6I[0m  - [06:06] -  If the Rx FIFO is not enabled, this bit flags the interrupt for MB6
      0 - BUF6I_0 :
         No such occurrence
      0x1 - BUF6I_1 :
         MB6 completed transmission/reception or FIFO almost full
 (rw) (01)  [0;32mBUF7I[0m  - [07:07] -  If the Rx FIFO is not enabled, this bit flags the interrupt for MB7
      0 - BUF7I_0 :
         No such occurrence
      0x1 - BUF7I_1 :
         MB7 completed transmission/reception or FIFO overflow
 (rw) (24)  [0;32mBUF31TO8I[0m  - [31:08] -  Each bit flags the respective FLEXCAN Message Buffer (MB8 to MB31) interrupt.
      0 - BUF31TO8I_0 :
         No such occurrence
      0x1 - BUF31TO8I_1 :
         The corresponding MB has successfully completed transmission or recepti
         on
</lang>
#### p.can2.ctrl2
<link=p.CAN2.CTRL2>
#### can2.rxfir
<link=p.CAN2.RXFIR>
#### p.can2.rximr0
<link=p.CAN2.RXIMR0>
#### can2.rximr1
<link=p.CAN2.RXIMR1>
#### p.CAN2.RXIMR4
<lang=dft>
 (rw)  [1;33m0x401d4890[0m (0x401d4000 + 0x0890)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can2.rximr10
<link=p.CAN2.RXIMR10>
#### p.can2.rximr11
<link=p.CAN2.RXIMR11>
#### CAN2.RXIMR16
<link=p.CAN2.RXIMR16>
#### p.CAN2.RXIMR20
<lang=dft>
 (rw)  [1;33m0x401d48d0[0m (0x401d4000 + 0x08d0)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can2.rximr21
<link=p.CAN2.RXIMR21>
#### p.can2.rximr24
<link=p.CAN2.RXIMR24>
#### p.CAN2.RXIMR33
<lang=dft>
 (rw)  [1;33m0x401d4904[0m (0x401d4000 + 0x0904)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can2.rximr36
<link=p.CAN2.RXIMR36>
#### p.can2.rximr37
<link=p.CAN2.RXIMR37>
#### p.CAN2.RXIMR42
<lang=dft>
 (rw)  [1;33m0x401d4928[0m (0x401d4000 + 0x0928)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can2.rximr43
<link=p.CAN2.RXIMR43>
#### p.CAN2.RXIMR51
<lang=dft>
 (rw)  [1;33m0x401d494c[0m (0x401d4000 + 0x094c)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### CAN2.RXIMR59
<link=p.CAN2.RXIMR59>
#### can3.rx14mask
<link=p.CAN3.RX14MASK>
#### can3.rx15mask
<link=p.CAN3.RX15MASK>
#### CAN3.ESR1
<link=p.CAN3.ESR1>
#### p.CAN3.IFLAG2
<lang=dft>
 (rw)  [1;33m0x401d802c[0m (0x401d8000 + 0x002c)
Interrupt Flags 2 register
 (rw) (32)  [0;32mBUF63TO32I[0m  - [31:00] -  Buffer MB i Interrupt
</lang>
#### can3.esr2
<link=p.CAN3.ESR2>
#### CAN3.MB0_8B_CS
<link=p.CAN3.MB0_8B_CS>
#### p.CAN3.ID0
<lang=dft>
 (rw)  [1;33m0x401d8084[0m (0x401d8000 + 0x0084)
Message Buffer 0 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.CAN3.MB0_32B_ID
<lang=dft>
 (rw)  [1;33m0x401d8084[0m (0x401d8000 + 0x0084)
Message Buffer 0 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### CAN3.MB0_64B_WORD0
<link=p.CAN3.MB0_64B_WORD0>
#### p.CAN3.MB0_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d808c[0m (0x401d8000 + 0x008c)
Message Buffer 0 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.CS1
<lang=dft>
 (rw)  [1;33m0x401d8090[0m (0x401d8000 + 0x0090)
Message Buffer 1 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB1_8B_CS
<link=p.CAN3.MB1_8B_CS>
#### p.can3.mb0_32b_word3
<link=p.CAN3.MB0_32B_WORD3>
#### p.CAN3.MB1_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d8094[0m (0x401d8000 + 0x0094)
Message Buffer 1 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb1_8b_word0
<link=p.CAN3.MB1_8B_WORD0>
#### can3.mb1_16b_id
<link=p.CAN3.MB1_16B_ID>
#### p.CAN3.WORD11
<lang=dft>
 (rw)  [1;33m0x401d809c[0m (0x401d8000 + 0x009c)
Message Buffer 1 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.CS2
<link=p.CAN3.CS2>
#### p.can3.id2
<link=p.CAN3.ID2>
#### p.can3.mb0_64b_word7
<link=p.CAN3.MB0_64B_WORD7>
#### CAN3.MB2_8B_ID
<link=p.CAN3.MB2_8B_ID>
#### p.can3.mb1_32b_cs
<link=p.CAN3.MB1_32B_CS>
#### CAN3.MB2_8B_WORD1
<link=p.CAN3.MB2_8B_WORD1>
#### p.can3.mb0_64b_word10
<link=p.CAN3.MB0_64B_WORD10>
#### p.CAN3.MB1_32B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d80b4[0m (0x401d8000 + 0x00b4)
Message Buffer 1 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB1_32B_WORD1
<link=p.CAN3.MB1_32B_WORD1>
#### p.can3.mb1_32b_word3
<link=p.CAN3.MB1_32B_WORD3>
#### can3.mb2_16b_word3
<link=p.CAN3.MB2_16B_WORD3>
#### CAN3.MB1_64B_WORD0
<link=p.CAN3.MB1_64B_WORD0>
#### can3.mb1_64b_word3
<link=p.CAN3.MB1_64B_WORD3>
#### p.CAN3.MB5_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d80dc[0m (0x401d8000 + 0x00dc)
Message Buffer 5 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb6_8b_word0
<link=p.CAN3.MB6_8B_WORD0>
#### CAN3.MB4_16B_WORD1
<link=p.CAN3.MB4_16B_WORD1>
#### p.can3.mb2_32b_word7
<link=p.CAN3.MB2_32B_WORD7>
#### p.CAN3.MB4_16B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d80f4[0m (0x401d8000 + 0x00f4)
Message Buffer 4 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB3_32B_ID
<lang=dft>
 (rw)  [1;33m0x401d80fc[0m (0x401d8000 + 0x00fc)
Message Buffer 3 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.word08
<link=p.CAN3.WORD08>
#### p.can3.mb1_64b_word15
<link=p.CAN3.MB1_64B_WORD15>
#### p.CAN3.MB3_32B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d810c[0m (0x401d8000 + 0x010c)
Message Buffer 3 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb3_32b_word3
<link=p.CAN3.MB3_32B_WORD3>
#### p.can3.mb9_8b_id
<link=p.CAN3.MB9_8B_ID>
#### can3.mb2_64b_word0
<link=p.CAN3.MB2_64B_WORD0>
#### p.can3.mb3_32b_word7
<link=p.CAN3.MB3_32B_WORD7>
#### CAN3.MB3_32B_WORD7
<link=p.CAN3.MB3_32B_WORD7>
#### p.CAN3.MB9_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d811c[0m (0x401d8000 + 0x011c)
Message Buffer 9 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB6_16B_WORD3
<link=p.CAN3.MB6_16B_WORD3>
#### CAN3.MB10_8B_WORD1
<link=p.CAN3.MB10_8B_WORD1>
#### CAN3.CS11
<link=p.CAN3.CS11>
#### CAN3.WORD111
<link=p.CAN3.WORD111>
#### p.can3.mb12_8b_cs
<link=p.CAN3.MB12_8B_CS>
#### p.can3.mb12_8b_id
<link=p.CAN3.MB12_8B_ID>
#### p.can3.mb4_32b_word7
<link=p.CAN3.MB4_32B_WORD7>
#### can3.mb8_16b_id
<link=p.CAN3.MB8_16B_ID>
#### p.can3.mb8_16b_word0
<link=p.CAN3.MB8_16B_WORD0>
#### p.CAN3.MB2_64B_WORD13
<lang=dft>
 (rw)  [1;33m0x401d814c[0m (0x401d8000 + 0x014c)
Message Buffer 2 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_55[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_54[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_53[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_52[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb2_64b_word13
<link=p.CAN3.MB2_64B_WORD13>
#### CAN3.MB5_32B_ID
<link=p.CAN3.MB5_32B_ID>
#### p.can3.mb13_8b_cs
<link=p.CAN3.MB13_8B_CS>
#### p.CAN3.ID13
<lang=dft>
 (rw)  [1;33m0x401d8154[0m (0x401d8000 + 0x0154)
Message Buffer 13 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.mb9_16b_cs
<link=p.CAN3.MB9_16B_CS>
#### p.CAN3.MB3_64B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8160[0m (0x401d8000 + 0x0160)
Message Buffer 3 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB9_16B_WORD0
<link=p.CAN3.MB9_16B_WORD0>
#### can3.id14
<link=p.CAN3.ID14>
#### p.CAN3.MB5_32B_WORD5
<lang=dft>
 (rw)  [1;33m0x401d8164[0m (0x401d8000 + 0x0164)
Message Buffer 5 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_23[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_22[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_21[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_20[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB5_32B_WORD5
<link=p.CAN3.MB5_32B_WORD5>
#### p.can3.mb9_16b_word1
<link=p.CAN3.MB9_16B_WORD1>
#### p.CAN3.MB14_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8168[0m (0x401d8000 + 0x0168)
Message Buffer 14 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb14_8b_word0
<link=p.CAN3.MB14_8B_WORD0>
#### p.can3.mb5_32b_word7
<link=p.CAN3.MB5_32B_WORD7>
#### p.CAN3.MB10_16B_CS
<lang=dft>
 (rw)  [1;33m0x401d8170[0m (0x401d8000 + 0x0170)
Message Buffer 10 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.id15
<link=p.CAN3.ID15>
#### CAN3.ID15
<link=p.CAN3.ID15>
#### p.can3.mb3_64b_word5
<link=p.CAN3.MB3_64B_WORD5>
#### can3.mb6_32b_id
<link=p.CAN3.MB6_32B_ID>
#### CAN3.MB6_32B_ID
<link=p.CAN3.MB6_32B_ID>
#### p.CAN3.CS16
<lang=dft>
 (rw)  [1;33m0x401d8180[0m (0x401d8000 + 0x0180)
Message Buffer 16 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB16_8B_CS
<link=p.CAN3.MB16_8B_CS>
#### p.can3.mb10_16b_word3
<link=p.CAN3.MB10_16B_WORD3>
#### can3.mb3_64b_word9
<link=p.CAN3.MB3_64B_WORD9>
#### p.can3.mb6_32b_word3
<link=p.CAN3.MB6_32B_WORD3>
#### p.CAN3.MB3_64B_WORD11
<lang=dft>
 (rw)  [1;33m0x401d818c[0m (0x401d8000 + 0x018c)
Message Buffer 3 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_47[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_46[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_45[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_44[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.WORD116
<lang=dft>
 (rw)  [1;33m0x401d818c[0m (0x401d8000 + 0x018c)
Message Buffer 16 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb7_32b_cs
<link=p.CAN3.MB7_32B_CS>
#### can3.mb7_32b_cs
<link=p.CAN3.MB7_32B_CS>
#### p.CAN3.MB17_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d819c[0m (0x401d8000 + 0x019c)
Message Buffer 17 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb17_8b_word1
<link=p.CAN3.MB17_8B_WORD1>
#### p.can3.cs18
<link=p.CAN3.CS18>
#### can3.mb18_8b_cs
<link=p.CAN3.MB18_8B_CS>
#### CAN3.MB12_16B_ID
<link=p.CAN3.MB12_16B_ID>
#### can3.mb4_64b_id
<link=p.CAN3.MB4_64B_ID>
#### p.CAN3.MB18_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d81a8[0m (0x401d8000 + 0x01a8)
Message Buffer 18 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb18_8b_word0
<link=p.CAN3.MB18_8B_WORD0>
#### p.can3.word018
<link=p.CAN3.WORD018>
#### can3.word018
<link=p.CAN3.WORD018>
#### p.can3.mb7_32b_word3
<link=p.CAN3.MB7_32B_WORD3>
#### CAN3.MB7_32B_WORD3
<link=p.CAN3.MB7_32B_WORD3>
#### can3.cs19
<link=p.CAN3.CS19>
#### can3.mb19_8b_cs
<link=p.CAN3.MB19_8B_CS>
#### p.can3.mb4_64b_word4
<link=p.CAN3.MB4_64B_WORD4>
#### CAN3.WORD019
<link=p.CAN3.WORD019>
#### can3.mb13_16b_id
<link=p.CAN3.MB13_16B_ID>
#### p.CAN3.MB7_32B_WORD7
<lang=dft>
 (rw)  [1;33m0x401d81bc[0m (0x401d8000 + 0x01bc)
Message Buffer 7 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_31[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_30[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_29[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_28[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb7_32b_word7
<link=p.CAN3.MB7_32B_WORD7>
#### p.can3.word119
<link=p.CAN3.WORD119>
#### can3.word119
<link=p.CAN3.WORD119>
#### p.CAN3.MB8_32B_CS
<lang=dft>
 (rw)  [1;33m0x401d81c0[0m (0x401d8000 + 0x01c0)
Message Buffer 8 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.id20
<link=p.CAN3.ID20>
#### CAN3.MB4_64B_WORD7
<link=p.CAN3.MB4_64B_WORD7>
#### can3.mb13_16b_word2
<link=p.CAN3.MB13_16B_WORD2>
#### p.can3.mb20_8b_word0
<link=p.CAN3.MB20_8B_WORD0>
#### CAN3.MB20_8B_WORD0
<link=p.CAN3.MB20_8B_WORD0>
#### p.CAN3.MB8_32B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d81cc[0m (0x401d8000 + 0x01cc)
Message Buffer 8 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB8_32B_WORD2
<link=p.CAN3.MB8_32B_WORD2>
#### p.can3.mb14_16b_word0
<link=p.CAN3.MB14_16B_WORD0>
#### can3.mb4_64b_word12
<link=p.CAN3.MB4_64B_WORD12>
#### p.CAN3.MB4_64B_WORD13
<lang=dft>
 (rw)  [1;33m0x401d81dc[0m (0x401d8000 + 0x01dc)
Message Buffer 4 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_55[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_54[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_53[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_52[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB22_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d81e0[0m (0x401d8000 + 0x01e0)
Message Buffer 22 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### can3.mb8_32b_word6
<link=p.CAN3.MB8_32B_WORD6>
#### CAN3.MB5_64B_CS
<link=p.CAN3.MB5_64B_CS>
#### can3.word022
<link=p.CAN3.WORD022>
#### can3.mb5_64b_id
<link=p.CAN3.MB5_64B_ID>
#### p.can3.mb23_8b_id
<link=p.CAN3.MB23_8B_ID>
#### p.CAN3.MB23_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d81fc[0m (0x401d8000 + 0x01fc)
Message Buffer 23 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb23_8b_word1
<link=p.CAN3.MB23_8B_WORD1>
#### CAN3.CS24
<link=p.CAN3.CS24>
#### p.CAN3.MB16_16B_CS
<lang=dft>
 (rw)  [1;33m0x401d8200[0m (0x401d8000 + 0x0200)
Message Buffer 16 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.ID24
<link=p.CAN3.ID24>
#### p.CAN3.MB24_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d8204[0m (0x401d8000 + 0x0204)
Message Buffer 24 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### CAN3.MB5_64B_WORD5
<link=p.CAN3.MB5_64B_WORD5>
#### CAN3.WORD124
<link=p.CAN3.WORD124>
#### can3.mb10_32b_cs
<link=p.CAN3.MB10_32B_CS>
#### can3.mb5_64b_word8
<link=p.CAN3.MB5_64B_WORD8>
#### p.can3.mb16_16b_word3
<link=p.CAN3.MB16_16B_WORD3>
#### CAN3.MB10_32B_WORD0
<link=p.CAN3.MB10_32B_WORD0>
#### can3.mb26_8b_cs
<link=p.CAN3.MB26_8B_CS>
#### CAN3.MB26_8B_CS
<link=p.CAN3.MB26_8B_CS>
#### p.CAN3.MB10_32B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d8224[0m (0x401d8000 + 0x0224)
Message Buffer 10 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb26_8b_id
<link=p.CAN3.MB26_8B_ID>
#### CAN3.MB26_8B_ID
<link=p.CAN3.MB26_8B_ID>
#### p.CAN3.MB5_64B_WORD13
<lang=dft>
 (rw)  [1;33m0x401d8224[0m (0x401d8000 + 0x0224)
Message Buffer 5 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_55[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_54[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_53[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_52[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.cs27
<link=p.CAN3.CS27>
#### can3.mb18_16b_cs
<link=p.CAN3.MB18_16B_CS>
#### CAN3.MB27_8B_CS
<link=p.CAN3.MB27_8B_CS>
#### can3.mb10_32b_word7
<link=p.CAN3.MB10_32B_WORD7>
#### p.CAN3.MB18_16B_ID
<lang=dft>
 (rw)  [1;33m0x401d8234[0m (0x401d8000 + 0x0234)
Message Buffer 18 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb18_16b_id
<link=p.CAN3.MB18_16B_ID>
#### can3.word127
<link=p.CAN3.WORD127>
#### p.CAN3.MB18_16B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8240[0m (0x401d8000 + 0x0240)
Message Buffer 18 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB11_32B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8248[0m (0x401d8000 + 0x0248)
Message Buffer 11 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB19_16B_CS
<link=p.CAN3.MB19_16B_CS>
#### CAN3.WORD028
<link=p.CAN3.WORD028>
#### p.can3.mb11_32b_word3
<link=p.CAN3.MB11_32B_WORD3>
#### p.can3.word128
<link=p.CAN3.WORD128>
#### p.can3.cs29
<link=p.CAN3.CS29>
#### p.CAN3.MB19_16B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8250[0m (0x401d8000 + 0x0250)
Message Buffer 19 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb19_16b_word0
<link=p.CAN3.MB19_16B_WORD0>
#### p.CAN3.CS30
<lang=dft>
 (rw)  [1;33m0x401d8260[0m (0x401d8000 + 0x0260)
Message Buffer 30 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB12_32B_ID
<link=p.CAN3.MB12_32B_ID>
#### p.CAN3.MB12_32B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8268[0m (0x401d8000 + 0x0268)
Message Buffer 12 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb20_16b_word1
<link=p.CAN3.MB20_16B_WORD1>
#### p.CAN3.MB30_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d826c[0m (0x401d8000 + 0x026c)
Message Buffer 30 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb30_8b_word1
<link=p.CAN3.MB30_8B_WORD1>
#### p.CAN3.WORD130
<lang=dft>
 (rw)  [1;33m0x401d826c[0m (0x401d8000 + 0x026c)
Message Buffer 30 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB12_32B_WORD3
<link=p.CAN3.MB12_32B_WORD3>
#### can3.mb20_16b_word3
<link=p.CAN3.MB20_16B_WORD3>
#### can3.mb31_8b_word0
<link=p.CAN3.MB31_8B_WORD0>
#### p.CAN3.MB31_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d827c[0m (0x401d8000 + 0x027c)
Message Buffer 31 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb7_64b_word0
<link=p.CAN3.MB7_64B_WORD0>
#### can3.mb21_16b_word2
<link=p.CAN3.MB21_16B_WORD2>
#### CAN3.MB33_8B_CS
<link=p.CAN3.MB33_8B_CS>
#### CAN3.MB13_32B_WORD2
<link=p.CAN3.MB13_32B_WORD2>
#### can3.mb22_16b_word1
<link=p.CAN3.MB22_16B_WORD1>
#### p.can3.mb22_16b_word3
<link=p.CAN3.MB22_16B_WORD3>
#### p.can3.mb13_32b_word6
<link=p.CAN3.MB13_32B_WORD6>
#### can3.mb7_64b_word10
<link=p.CAN3.MB7_64B_WORD10>
#### p.CAN3.MB13_32B_WORD7
<lang=dft>
 (rw)  [1;33m0x401d82ac[0m (0x401d8000 + 0x02ac)
Message Buffer 13 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_31[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_30[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_29[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_28[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb7_64b_word11
<link=p.CAN3.MB7_64B_WORD11>
#### p.CAN3.ID35
<lang=dft>
 (rw)  [1;33m0x401d82b4[0m (0x401d8000 + 0x02b4)
Message Buffer 35 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb23_16b_word2
<link=p.CAN3.MB23_16B_WORD2>
#### p.can3.mb35_8b_word1
<link=p.CAN3.MB35_8B_WORD1>
#### can3.mb14_32b_word3
<link=p.CAN3.MB14_32B_WORD3>
#### CAN3.MB14_32B_WORD4
<link=p.CAN3.MB14_32B_WORD4>
#### CAN3.MB24_16B_WORD0
<link=p.CAN3.MB24_16B_WORD0>
#### p.CAN3.MB8_64B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d82c8[0m (0x401d8000 + 0x02c8)
Message Buffer 8 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.WORD036
<link=p.CAN3.WORD036>
#### can3.mb8_64b_word1
<link=p.CAN3.MB8_64B_WORD1>
#### p.can3.word136
<link=p.CAN3.WORD136>
#### p.CAN3.MB37_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d82d0[0m (0x401d8000 + 0x02d0)
Message Buffer 37 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB14_32B_WORD7
<lang=dft>
 (rw)  [1;33m0x401d82d4[0m (0x401d8000 + 0x02d4)
Message Buffer 14 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_31[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_30[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_29[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_28[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb37_8b_id
<link=p.CAN3.MB37_8B_ID>
#### p.can3.word037
<link=p.CAN3.WORD037>
#### p.CAN3.MB15_32B_ID
<lang=dft>
 (rw)  [1;33m0x401d82dc[0m (0x401d8000 + 0x02dc)
Message Buffer 15 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb25_16b_word3
<link=p.CAN3.MB25_16B_WORD3>
#### can3.mb8_64b_word10
<link=p.CAN3.MB8_64B_WORD10>
#### p.CAN3.MB26_16B_ID
<lang=dft>
 (rw)  [1;33m0x401d82f4[0m (0x401d8000 + 0x02f4)
Message Buffer 26 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb26_16b_id
<link=p.CAN3.MB26_16B_ID>
#### p.CAN3.MB8_64B_WORD11
<lang=dft>
 (rw)  [1;33m0x401d82f4[0m (0x401d8000 + 0x02f4)
Message Buffer 8 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_47[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_46[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_45[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_44[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB15_32B_WORD6
<lang=dft>
 (rw)  [1;33m0x401d82f8[0m (0x401d8000 + 0x02f8)
Message Buffer 15 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_27[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_26[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_25[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_24[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.WORD039
<lang=dft>
 (rw)  [1;33m0x401d82f8[0m (0x401d8000 + 0x02f8)
Message Buffer 39 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb15_32b_word7
<link=p.CAN3.MB15_32B_WORD7>
#### p.can3.mb39_8b_word1
<link=p.CAN3.MB39_8B_WORD1>
#### CAN3.MB26_16B_WORD2
<link=p.CAN3.MB26_16B_WORD2>
#### p.CAN3.MB40_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d8300[0m (0x401d8000 + 0x0300)
Message Buffer 40 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB16_32B_ID
<lang=dft>
 (rw)  [1;33m0x401d8304[0m (0x401d8000 + 0x0304)
Message Buffer 16 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb16_32b_id
<link=p.CAN3.MB16_32B_ID>
#### p.CAN3.CS41
<lang=dft>
 (rw)  [1;33m0x401d8310[0m (0x401d8000 + 0x0310)
Message Buffer 41 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB41_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d8310[0m (0x401d8000 + 0x0310)
Message Buffer 41 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB9_64B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8310[0m (0x401d8000 + 0x0310)
Message Buffer 9 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB16_32B_WORD4
<lang=dft>
 (rw)  [1;33m0x401d8318[0m (0x401d8000 + 0x0318)
Message Buffer 16 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_19[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_18[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_17[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_16[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB27_16B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8318[0m (0x401d8000 + 0x0318)
Message Buffer 27 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.WORD141
<lang=dft>
 (rw)  [1;33m0x401d831c[0m (0x401d8000 + 0x031c)
Message Buffer 41 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb42_8b_cs
<link=p.CAN3.MB42_8B_CS>
#### p.can3.id42
<link=p.CAN3.ID42>
#### CAN3.MB16_32B_WORD7
<link=p.CAN3.MB16_32B_WORD7>
#### CAN3.MB17_32B_CS
<link=p.CAN3.MB17_32B_CS>
#### CAN3.WORD042
<link=p.CAN3.WORD042>
#### p.can3.word142
<link=p.CAN3.WORD142>
#### p.can3.cs43
<link=p.CAN3.CS43>
#### can3.mb43_8b_id
<link=p.CAN3.MB43_8B_ID>
#### can3.mb9_64b_word9
<link=p.CAN3.MB9_64B_WORD9>
#### p.can3.mb17_32b_word2
<link=p.CAN3.MB17_32B_WORD2>
#### can3.mb29_16b_cs
<link=p.CAN3.MB29_16B_CS>
#### p.CAN3.MB17_32B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d833c[0m (0x401d8000 + 0x033c)
Message Buffer 17 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB9_64B_WORD11
<lang=dft>
 (rw)  [1;33m0x401d833c[0m (0x401d8000 + 0x033c)
Message Buffer 9 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_47[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_46[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_45[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_44[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.id44
<link=p.CAN3.ID44>
#### CAN3.MB17_32B_WORD6
<link=p.CAN3.MB17_32B_WORD6>
#### p.CAN3.WORD044
<lang=dft>
 (rw)  [1;33m0x401d8348[0m (0x401d8000 + 0x0348)
Message Buffer 44 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB44_8B_WORD1
<link=p.CAN3.MB44_8B_WORD1>
#### p.CAN3.MB10_64B_ID
<lang=dft>
 (rw)  [1;33m0x401d8354[0m (0x401d8000 + 0x0354)
Message Buffer 10 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.mb18_32b_word0
<link=p.CAN3.MB18_32B_WORD0>
#### CAN3.MB30_16B_WORD1
<link=p.CAN3.MB30_16B_WORD1>
#### can3.cs46
<link=p.CAN3.CS46>
#### CAN3.MB10_64B_WORD2
<link=p.CAN3.MB10_64B_WORD2>
#### p.CAN3.MB30_16B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d8364[0m (0x401d8000 + 0x0364)
Message Buffer 30 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB46_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d8364[0m (0x401d8000 + 0x0364)
Message Buffer 46 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb18_32b_word5
<link=p.CAN3.MB18_32B_WORD5>
#### can3.word146
<link=p.CAN3.WORD146>
#### CAN3.CS47
<link=p.CAN3.CS47>
#### p.can3.mb10_64b_word6
<link=p.CAN3.MB10_64B_WORD6>
#### CAN3.MB31_16B_WORD1
<link=p.CAN3.MB31_16B_WORD1>
#### p.CAN3.MB47_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d8374[0m (0x401d8000 + 0x0374)
Message Buffer 47 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.CAN3.MB10_64B_WORD9
<lang=dft>
 (rw)  [1;33m0x401d837c[0m (0x401d8000 + 0x037c)
Message Buffer 10 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_39[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_38[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_37[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_36[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB19_32B_ID
<link=p.CAN3.MB19_32B_ID>
#### p.CAN3.MB31_16B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d837c[0m (0x401d8000 + 0x037c)
Message Buffer 31 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb31_16b_word3
<link=p.CAN3.MB31_16B_WORD3>
#### CAN3.WORD147
<link=p.CAN3.WORD147>
#### p.can3.mb10_64b_word11
<link=p.CAN3.MB10_64B_WORD11>
#### p.CAN3.MB32_16B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8388[0m (0x401d8000 + 0x0388)
Message Buffer 32 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB32_16B_WORD0
<link=p.CAN3.MB32_16B_WORD0>
#### CAN3.MB10_64B_WORD13
<link=p.CAN3.MB10_64B_WORD13>
#### p.CAN3.MB11_64B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d83a0[0m (0x401d8000 + 0x03a0)
Message Buffer 11 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB20_32B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d83a8[0m (0x401d8000 + 0x03a8)
Message Buffer 20 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB33_16B_WORD2
<link=p.CAN3.MB33_16B_WORD2>
#### can3.mb33_16b_word3
<link=p.CAN3.MB33_16B_WORD3>
#### p.CAN3.MB51_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d83b4[0m (0x401d8000 + 0x03b4)
Message Buffer 51 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### CAN3.MB51_8B_ID
<link=p.CAN3.MB51_8B_ID>
#### p.can3.mb11_64b_word6
<link=p.CAN3.MB11_64B_WORD6>
#### p.can3.mb51_8b_word0
<link=p.CAN3.MB51_8B_WORD0>
#### CAN3.MB51_8B_WORD1
<link=p.CAN3.MB51_8B_WORD1>
#### p.CAN3.MB52_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d83c4[0m (0x401d8000 + 0x03c4)
Message Buffer 52 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### CAN3.MB52_8B_WORD0
<link=p.CAN3.MB52_8B_WORD0>
#### CAN3.MB53_8B_CS
<link=p.CAN3.MB53_8B_CS>
#### can3.mb11_64b_word13
<link=p.CAN3.MB11_64B_WORD13>
#### CAN3.MB35_16B_WORD2
<link=p.CAN3.MB35_16B_WORD2>
#### p.CAN3.WORD053
<lang=dft>
 (rw)  [1;33m0x401d83d8[0m (0x401d8000 + 0x03d8)
Message Buffer 53 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb35_16b_word3
<link=p.CAN3.MB35_16B_WORD3>
#### p.can3.cs54
<link=p.CAN3.CS54>
#### CAN3.MB36_16B_CS
<link=p.CAN3.MB36_16B_CS>
#### CAN3.MB21_32B_WORD6
<link=p.CAN3.MB21_32B_WORD6>
#### p.can3.word054
<link=p.CAN3.WORD054>
#### can3.word054
<link=p.CAN3.WORD054>
#### can3.cs55
<link=p.CAN3.CS55>
#### p.CAN3.MB12_64B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d83f4[0m (0x401d8000 + 0x03f4)
Message Buffer 12 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB22_32B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d83f8[0m (0x401d8000 + 0x03f8)
Message Buffer 22 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb55_8b_word0
<link=p.CAN3.MB55_8B_WORD0>
#### CAN3.WORD055
<link=p.CAN3.WORD055>
#### p.can3.word155
<link=p.CAN3.WORD155>
#### can3.word155
<link=p.CAN3.WORD155>
#### can3.mb37_16b_word0
<link=p.CAN3.MB37_16B_WORD0>
#### can3.mb56_8b_cs
<link=p.CAN3.MB56_8B_CS>
#### CAN3.MB12_64B_WORD9
<link=p.CAN3.MB12_64B_WORD9>
#### can3.mb38_16b_word0
<link=p.CAN3.MB38_16B_WORD0>
#### CAN3.MB23_32B_WORD0
<link=p.CAN3.MB23_32B_WORD0>
#### CAN3.ID58
<link=p.CAN3.ID58>
#### CAN3.MB39_16B_ID
<link=p.CAN3.MB39_16B_ID>
#### CAN3.MB13_64B_WORD1
<link=p.CAN3.MB13_64B_WORD1>
#### p.CAN3.MB23_32B_WORD6
<lang=dft>
 (rw)  [1;33m0x401d8438[0m (0x401d8000 + 0x0438)
Message Buffer 23 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_27[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_26[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_25[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_24[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb40_16b_word1
<link=p.CAN3.MB40_16B_WORD1>
#### can3.mb40_16b_word2
<link=p.CAN3.MB40_16B_WORD2>
#### p.can3.word061
<link=p.CAN3.WORD061>
#### p.can3.mb13_64b_word11
<link=p.CAN3.MB13_64B_WORD11>
#### p.CAN3.MB61_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d845c[0m (0x401d8000 + 0x045c)
Message Buffer 61 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB13_64B_WORD12
<lang=dft>
 (rw)  [1;33m0x401d8460[0m (0x401d8000 + 0x0460)
Message Buffer 13 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_51[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_50[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_49[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_48[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB13_64B_WORD12
<link=p.CAN3.MB13_64B_WORD12>
#### can3.mb41_16b_word0
<link=p.CAN3.MB41_16B_WORD0>
#### can3.id62
<link=p.CAN3.ID62>
#### p.can3.mb41_16b_word3
<link=p.CAN3.MB41_16B_WORD3>
#### CAN3.MB63_8B_WORD1
<link=p.CAN3.MB63_8B_WORD1>
#### p.CAN3.RXIMR[1]
<lang=dft>
 (rw)  [1;33m0x401d8884[0m (0x401d8000 + 0x0884)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### CAN3.RXIMR[24]
<link=p.CAN3.RXIMR[24]>
#### can3.rximr[25]
<link=p.CAN3.RXIMR[25]>
#### CAN3.RXIMR[30]
<link=p.CAN3.RXIMR[30]>
#### CAN3.RXIMR[37]
<link=p.CAN3.RXIMR[37]>
#### p.can3.rximr[40]
<link=p.CAN3.RXIMR[40]>
#### can3.rximr[42]
<link=p.CAN3.RXIMR[42]>
#### can3.rximr[48]
<link=p.CAN3.RXIMR[48]>
#### can3.rximr[51]
<link=p.CAN3.RXIMR[51]>
#### p.can3.rximr[53]
<link=p.CAN3.RXIMR[53]>
#### p.can3.rximr[56]
<link=p.CAN3.RXIMR[56]>
#### can3.rximr[56]
<link=p.CAN3.RXIMR[56]>
#### p.CAN3.RXIMR[58]
<lang=dft>
 (rw)  [1;33m0x401d8968[0m (0x401d8000 + 0x0968)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### p.CAN3.RXIMR[62]
<lang=dft>
 (rw)  [1;33m0x401d8978[0m (0x401d8000 + 0x0978)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### p.CAN3.ETDC
<lang=dft>
 (rw)  [1;33m0x401d8bfc[0m (0x401d8000 + 0x0bfc)
Enhanced Transceiver Delay Compensation
 (ro) (08)  [0;32mETDCVAL[0m  - [07:00] -  Enhanced Transceiver Delay Compensation Value
 (rw) (07)  [0;32mETDCOFF[0m  - [22:16] -  Enhanced Transceiver Delay Compensation Offset
 (rw) (01)  [0;32mTDMDIS[0m  - [31:31] -  Transceiver Delay Measurement Disable
      0 - TDMDIS_0 :
         TDC measurement is enabled
      0x1 - TDMDIS_1 :
         TDC measurement is disabled
</lang>
#### can3.hr_time_stamp[2]
<link=p.CAN3.HR_TIME_STAMP[2]>
#### p.can3.hr_time_stamp[4]
<link=p.CAN3.HR_TIME_STAMP[4]>
#### p.CAN3.HR_TIME_STAMP[11]
<lang=dft>
 (ro)  [1;33m0x401d8c5c[0m (0x401d8000 + 0x0c5c)
High Resolution Time Stamp
 (ro) (32)  [0;32mTS[0m  - [31:00] -  High Resolution Time Stamp
</lang>
#### CAN3.HR_TIME_STAMP[19]
<link=p.CAN3.HR_TIME_STAMP[19]>
#### CAN3.HR_TIME_STAMP[21]
<link=p.CAN3.HR_TIME_STAMP[21]>
#### p.CAN3.HR_TIME_STAMP[27]
<lang=dft>
 (ro)  [1;33m0x401d8c9c[0m (0x401d8000 + 0x0c9c)
High Resolution Time Stamp
 (ro) (32)  [0;32mTS[0m  - [31:00] -  High Resolution Time Stamp
</lang>
#### can3.hr_time_stamp[41]
<link=p.CAN3.HR_TIME_STAMP[41]>
#### p.CAN3.HR_TIME_STAMP[42]
<lang=dft>
 (ro)  [1;33m0x401d8cd8[0m (0x401d8000 + 0x0cd8)
High Resolution Time Stamp
 (ro) (32)  [0;32mTS[0m  - [31:00] -  High Resolution Time Stamp
</lang>
#### CAN3.HR_TIME_STAMP[50]
<link=p.CAN3.HR_TIME_STAMP[50]>
#### CAN3.HR_TIME_STAMP[62]
<link=p.CAN3.HR_TIME_STAMP[62]>
#### p.CAN3.ERFFEL[0]
<lang=dft>
 (rw)  [1;33m0x401db000[0m (0x401d8000 + 0x3000)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[1]
<link=p.CAN3.ERFFEL[1]>
#### p.CAN3.ERFFEL[7]
<lang=dft>
 (rw)  [1;33m0x401db01c[0m (0x401d8000 + 0x301c)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[7]
<link=p.CAN3.ERFFEL[7]>
#### CAN3.ERFFEL[11]
<link=p.CAN3.ERFFEL[11]>
#### p.CAN3.ERFFEL[23]
<lang=dft>
 (rw)  [1;33m0x401db05c[0m (0x401d8000 + 0x305c)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[23]
<link=p.CAN3.ERFFEL[23]>
#### p.can3.erffel[29]
<link=p.CAN3.ERFFEL[29]>
#### p.CAN3.ERFFEL[33]
<lang=dft>
 (rw)  [1;33m0x401db084[0m (0x401d8000 + 0x3084)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[33]
<link=p.CAN3.ERFFEL[33]>
#### can3.erffel[36]
<link=p.CAN3.ERFFEL[36]>
#### p.CAN3.ERFFEL[39]
<lang=dft>
 (rw)  [1;33m0x401db09c[0m (0x401d8000 + 0x309c)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[39]
<link=p.CAN3.ERFFEL[39]>
#### p.CAN3.ERFFEL[41]
<lang=dft>
 (rw)  [1;33m0x401db0a4[0m (0x401d8000 + 0x30a4)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[43]
<link=p.CAN3.ERFFEL[43]>
#### can3.erffel[48]
<link=p.CAN3.ERFFEL[48]>
#### p.can3.erffel[53]
<link=p.CAN3.ERFFEL[53]>
#### p.can3.erffel[56]
<link=p.CAN3.ERFFEL[56]>
#### p.CAN3.ERFFEL[70]
<lang=dft>
 (rw)  [1;33m0x401db118[0m (0x401d8000 + 0x3118)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[80]
<link=p.CAN3.ERFFEL[80]>
#### CAN3.ERFFEL[89]
<link=p.CAN3.ERFFEL[89]>
#### p.CAN3.ERFFEL[92]
<lang=dft>
 (rw)  [1;33m0x401db170[0m (0x401d8000 + 0x3170)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[94]
<link=p.CAN3.ERFFEL[94]>
#### CAN3.ERFFEL[94]
<link=p.CAN3.ERFFEL[94]>
#### p.CAN3.ERFFEL[103]
<lang=dft>
 (rw)  [1;33m0x401db19c[0m (0x401d8000 + 0x319c)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[107]
<link=p.CAN3.ERFFEL[107]>
#### CAN3.ERFFEL[123]
<link=p.CAN3.ERFFEL[123]>
#### p.CAN3.ERFFEL[126]
<lang=dft>
 (rw)  [1;33m0x401db1f8[0m (0x401d8000 + 0x31f8)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[126]
<link=p.CAN3.ERFFEL[126]>
#### CAN3.ERFFEL[126]
<link=p.CAN3.ERFFEL[126]>
#### p.TMR1.COMP10
<lang=dft>
 (rw)  [1;33m0x401dc000[0m (0x401dc000 + 0x0000)
Timer Channel Compare Register 1
 (rw) (16)  [0;32mCOMPARISON_1[0m  - [15:00] -  Comparison Value 1
</lang>
#### p.TMR1.COMP21
<lang=dft>
 (rw)  [1;33m0x401dc022[0m (0x401dc000 + 0x0022)
Timer Channel Compare Register 2
 (rw) (16)  [0;32mCOMPARISON_2[0m  - [15:00] -  Comparison Value 2
</lang>
#### TMR1.CAPT0
<link=p.TMR1.CAPT0>
#### tmr1.capt1
<link=p.TMR1.CAPT1>
#### p.tmr1.capt3
<link=p.TMR1.CAPT3>
#### p.tmr1.hold0
<link=p.TMR1.HOLD0>
#### TMR1.CNTR3
<link=p.TMR1.CNTR3>
#### tmr1.ctrl1
<link=p.TMR1.CTRL1>
#### p.tmr1.ctrl3
<link=p.TMR1.CTRL3>
#### tmr1.sctrl2
<link=p.TMR1.SCTRL2>
#### p.tmr1.cmpld10
<link=p.TMR1.CMPLD10>
#### tmr1.filt0
<link=p.TMR1.FILT0>
#### p.TMR1.DMA3
<lang=dft>
 (rw)  [1;33m0x401dc078[0m (0x401dc000 + 0x0078)
Timer Channel DMA Enable Register
 (rw) (01)  [0;32mIEFDE[0m  - [00:00] -  Input Edge Flag DMA Enable
 (rw) (01)  [0;32mCMPLD1DE[0m  - [01:01] -  Comparator Preload Register 1 DMA Enable
 (rw) (01)  [0;32mCMPLD2DE[0m  - [02:02] -  Comparator Preload Register 2 DMA Enable
</lang>
#### TMR2.COMP21
<link=p.TMR2.COMP21>
#### p.tmr2.capt1
<link=p.TMR2.CAPT1>
#### TMR2.CAPT2
<link=p.TMR2.CAPT2>
#### tmr2.capt3
<link=p.TMR2.CAPT3>
#### p.tmr2.load1
<link=p.TMR2.LOAD1>
#### tmr2.load2
<link=p.TMR2.LOAD2>
#### tmr2.cntr1
<link=p.TMR2.CNTR1>
#### p.tmr2.cmpld13
<link=p.TMR2.CMPLD13>
#### TMR2.CMPLD13
<link=p.TMR2.CMPLD13>
#### p.TMR2.CSCTRL3
<lang=dft>
 (rw)  [1;33m0x401e0074[0m (0x401e0000 + 0x0074)
Timer Channel Comparator Status and Control Register
 (rw) (02)  [0;32mCL1[0m  - [01:00] -  Compare Load Control 1
      0 - CL1_0 :
         Never preload
      0x1 - CL1_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL1_2 :
         Load upon successful compare with the value in COMP2
 (rw) (02)  [0;32mCL2[0m  - [03:02] -  Compare Load Control 2
      0 - CL2_0 :
         Never preload
      0x1 - CL2_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL2_2 :
         Load upon successful compare with the value in COMP2
 (rw) (01)  [0;32mTCF1[0m  - [04:04] -  Timer Compare 1 Interrupt Flag
 (rw) (01)  [0;32mTCF2[0m  - [05:05] -  Timer Compare 2 Interrupt Flag
 (rw) (01)  [0;32mTCF1EN[0m  - [06:06] -  Timer Compare 1 Interrupt Enable
 (rw) (01)  [0;32mTCF2EN[0m  - [07:07] -  Timer Compare 2 Interrupt Enable
 (ro) (01)  [0;32mUP[0m  - [09:09] -  Counting Direction Indicator
      0 - UP_0 :
         The last count was in the DOWN direction.
      0x1 - UP_1 :
         The last count was in the UP direction.
 (rw) (01)  [0;32mTCI[0m  - [10:10] -  Triggered Count Initialization Control
      0 - TCI_0 :
         Stop counter upon receiving a second trigger event while still counting
          from the first trigger event.
      0x1 - TCI_1 :
         Reload the counter upon receiving a second trigger event while still co
         unting from the first trigger event.
 (rw) (01)  [0;32mROC[0m  - [11:11] -  Reload on Capture
      0 - ROC_0 :
         Do not reload the counter on a capture event.
      0x1 - ROC_1 :
         Reload the counter on a capture event.
 (rw) (01)  [0;32mALT_LOAD[0m  - [12:12] -  Alternative Load Enable
      0 - ALT_LOAD_0 :
         Counter can be re-initialized only with the LOAD register.
      0x1 - ALT_LOAD_1 :
         Counter can be re-initialized with the LOAD or CMPLD2 registers dependi
         ng on count direction.
 (rw) (01)  [0;32mFAULT[0m  - [13:13] -  Fault Enable
      0 - FAULT_0 :
         Fault function disabled.
      0x1 - FAULT_1 :
         Fault function enabled.
 (rw) (02)  [0;32mDBG_EN[0m  - [15:14] -  Debug Actions Enable
      0 - DBG_EN_0 :
         Continue with normal operation during debug mode. (default)
      0x1 - DBG_EN_1 :
         Halt TMR counter during debug mode.
      0x2 - DBG_EN_2 :
         Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
      0x3 - DBG_EN_3 :
         Both halt counter and force output to 0 during debug mode.
</lang>
#### TMR2.FILT3
<link=p.TMR2.FILT3>
#### p.tmr3.comp10
<link=p.TMR3.COMP10>
#### tmr3.comp23
<link=p.TMR3.COMP23>
#### p.TMR3.CNTR1
<lang=dft>
 (rw)  [1;33m0x401e402a[0m (0x401e4000 + 0x002a)
Timer Channel Counter Register
 (rw) (16)  [0;32mCOUNTER[0m  - [15:00] -  This read/write register is the counter for the corresponding channel in a time
 r module.
</lang>
#### tmr3.cmpld11
<link=p.TMR3.CMPLD11>
#### p.TMR3.CSCTRL2
<lang=dft>
 (rw)  [1;33m0x401e4054[0m (0x401e4000 + 0x0054)
Timer Channel Comparator Status and Control Register
 (rw) (02)  [0;32mCL1[0m  - [01:00] -  Compare Load Control 1
      0 - CL1_0 :
         Never preload
      0x1 - CL1_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL1_2 :
         Load upon successful compare with the value in COMP2
 (rw) (02)  [0;32mCL2[0m  - [03:02] -  Compare Load Control 2
      0 - CL2_0 :
         Never preload
      0x1 - CL2_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL2_2 :
         Load upon successful compare with the value in COMP2
 (rw) (01)  [0;32mTCF1[0m  - [04:04] -  Timer Compare 1 Interrupt Flag
 (rw) (01)  [0;32mTCF2[0m  - [05:05] -  Timer Compare 2 Interrupt Flag
 (rw) (01)  [0;32mTCF1EN[0m  - [06:06] -  Timer Compare 1 Interrupt Enable
 (rw) (01)  [0;32mTCF2EN[0m  - [07:07] -  Timer Compare 2 Interrupt Enable
 (ro) (01)  [0;32mUP[0m  - [09:09] -  Counting Direction Indicator
      0 - UP_0 :
         The last count was in the DOWN direction.
      0x1 - UP_1 :
         The last count was in the UP direction.
 (rw) (01)  [0;32mTCI[0m  - [10:10] -  Triggered Count Initialization Control
      0 - TCI_0 :
         Stop counter upon receiving a second trigger event while still counting
          from the first trigger event.
      0x1 - TCI_1 :
         Reload the counter upon receiving a second trigger event while still co
         unting from the first trigger event.
 (rw) (01)  [0;32mROC[0m  - [11:11] -  Reload on Capture
      0 - ROC_0 :
         Do not reload the counter on a capture event.
      0x1 - ROC_1 :
         Reload the counter on a capture event.
 (rw) (01)  [0;32mALT_LOAD[0m  - [12:12] -  Alternative Load Enable
      0 - ALT_LOAD_0 :
         Counter can be re-initialized only with the LOAD register.
      0x1 - ALT_LOAD_1 :
         Counter can be re-initialized with the LOAD or CMPLD2 registers dependi
         ng on count direction.
 (rw) (01)  [0;32mFAULT[0m  - [13:13] -  Fault Enable
      0 - FAULT_0 :
         Fault function disabled.
      0x1 - FAULT_1 :
         Fault function enabled.
 (rw) (02)  [0;32mDBG_EN[0m  - [15:14] -  Debug Actions Enable
      0 - DBG_EN_0 :
         Continue with normal operation during debug mode. (default)
      0x1 - DBG_EN_1 :
         Halt TMR counter during debug mode.
      0x2 - DBG_EN_2 :
         Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
      0x3 - DBG_EN_3 :
         Both halt counter and force output to 0 during debug mode.
</lang>
#### p.tmr3.filt1
<link=p.TMR3.FILT1>
#### TMR3.FILT2
<link=p.TMR3.FILT2>
#### TMR3.DMA1
<link=p.TMR3.DMA1>
#### p.tmr4.load0
<link=p.TMR4.LOAD0>
#### tmr4.hold0
<link=p.TMR4.HOLD0>
#### p.TMR4.CNTR2
<lang=dft>
 (rw)  [1;33m0x401e804a[0m (0x401e8000 + 0x004a)
Timer Channel Counter Register
 (rw) (16)  [0;32mCOUNTER[0m  - [15:00] -  This read/write register is the counter for the corresponding channel in a time
 r module.
</lang>
#### TMR4.CNTR3
<link=p.TMR4.CNTR3>
#### tmr4.ctrl1
<link=p.TMR4.CTRL1>
#### tmr4.sctrl2
<link=p.TMR4.SCTRL2>
#### p.TMR4.CMPLD13
<lang=dft>
 (rw)  [1;33m0x401e8070[0m (0x401e8000 + 0x0070)
Timer Channel Comparator Load Register 1
 (rw) (16)  [0;32mCOMPARATOR_LOAD_1[0m  - [15:00] -  This read/write register is the comparator 1 preload value for the COMP1 regist
 er for the corresponding channel in a timer module
</lang>
#### tmr4.cmpld22
<link=p.TMR4.CMPLD22>
#### TMR4.CSCTRL3
<link=p.TMR4.CSCTRL3>
#### p.TMR4.FILT0
<lang=dft>
 (rw)  [1;33m0x401e8016[0m (0x401e8000 + 0x0016)
Timer Channel Input Filter Register
 (rw) (08)  [0;32mFILT_PER[0m  - [07:00] -  Input Filter Sample Period
 (rw) (03)  [0;32mFILT_CNT[0m  - [10:08] -  Input Filter Sample Count
</lang>
#### tmr4.dma0
<link=p.TMR4.DMA0>
#### TMR4.ENBL
<link=p.TMR4.ENBL>
#### p.GPT1.SR
<lang=dft>
 (rw)  [1;33m0x401ec008[0m (0x401ec000 + 0x0008)
GPT Status Register
 (rw) (01)  [0;32mOF1[0m  - [00:00] -  See OF3
 (rw) (01)  [0;32mOF2[0m  - [01:01] -  See OF3
 (rw) (01)  [0;32mOF3[0m  - [02:02] -  OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag T
 he OFn bit indicates that a compare event has occurred on Output Compare channe
 l n
      0 - OF3_0 :
         Compare event has not occurred.
      0x1 - OF3_1 :
         Compare event has occurred.
 (rw) (01)  [0;32mIF1[0m  - [03:03] -  See IF2
 (rw) (01)  [0;32mIF2[0m  - [04:04] -  IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates that a 
 capture event has occurred on Input Capture channel n
      0 - IF2_0 :
         Capture event has not occurred.
      0x1 - IF2_1 :
         Capture event has occurred.
 (rw) (01)  [0;32mROV[0m  - [05:05] -  Rollover Flag
      0 - ROV_0 :
         Rollover has not occurred.
      0x1 - ROV_1 :
         Rollover has occurred.
</lang>
#### GPT1.CNT
<link=p.GPT1.CNT>
#### p.GPT2
<lang=dft>
base: 0x401f0000
CNT             CR              ICR1            ICR2            
IR              OCR1            OCR2            OCR3            
PR              SR              
ËæìÂÖ• p.GPT2.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.GPT2.{reg_name} to check details of registers
</lang>
#### GPT2.PR
<link=p.GPT2.PR>
#### gpt2.ocr1
<link=p.GPT2.OCR1>
#### gpt2.icr2
<link=p.GPT2.ICR2>
#### p.GPT2.CNT
<lang=dft>
 (ro)  [1;33m0x401f0024[0m (0x401f0000 + 0x0024)
GPT Counter Register
 (ro) (32)  [0;32mCOUNT[0m  - [31:00] -  Counter Value. The COUNT bits show the current count value of the GPT counter.
</lang>
#### p.OCOTP.DATA
<lang=dft>
 (rw)  [1;33m0x401f4020[0m (0x401f4000 + 0x0020)
OTP Controller Write Data Register
 (rw) (32)  [0;32mDATA[0m  - [31:00] -  DATA
</lang>
#### p.OCOTP.SCS_CLR
<lang=dft>
 (rw)  [1;33m0x401f4068[0m (0x401f4000 + 0x0068)
Software Controllable Signals Register
 (rw) (01)  [0;32mHAB_JDE[0m  - [00:00] -  HAB_JDE
 (rw) (30)  [0;32mSPARE[0m  - [30:01] -  SPARE
 (rw) (01)  [0;32mLOCK[0m  - [31:31] -  LOCK
</lang>
#### p.OCOTP.TIMING2
<lang=dft>
 (rw)  [1;33m0x401f4100[0m (0x401f4000 + 0x0100)
OTP Controller Timing Register
 (rw) (12)  [0;32mRELAX_PROG[0m  - [11:00] -  RELAX_PROG
 (ro) (04)  [0;32mRSRVD0[0m  - [15:12] -  RSRVD0
 (rw) (06)  [0;32mRELAX_READ[0m  - [21:16] -  RELAX_READ
 (ro) (10)  [0;32mRSRVD1[0m  - [31:22] -  RSRVD0
</lang>
#### ocotp.cfg5
<link=p.OCOTP.CFG5>
#### OCOTP.CFG5
<link=p.OCOTP.CFG5>
#### ocotp.ana1
<link=p.OCOTP.ANA1>
#### OCOTP.ANA1
<link=p.OCOTP.ANA1>
#### OCOTP.OTPMK2
<link=p.OCOTP.OTPMK2>
#### ocotp.srk4
<link=p.OCOTP.SRK4>
#### OCOTP.SRK4
<link=p.OCOTP.SRK4>
#### OCOTP.SJC_RESP0
<link=p.OCOTP.SJC_RESP0>
#### OCOTP.ROM_PATCH1
<link=p.OCOTP.ROM_PATCH1>
#### p.ocotp.rom_patch2
<link=p.OCOTP.ROM_PATCH2>
#### p.OCOTP.ROM_PATCH5
<lang=dft>
 (rw)  [1;33m0x401f4850[0m (0x401f4000 + 0x0850)
Value of OTP Bank6 Word5 (ROM Patch)
 (rw) (32)  [0;32mBITS[0m  - [31:00] -  BITS
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_07
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_07>
#### iomuxc.sw_mux_ctl_pad_gpio_emc_07
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_07>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_14
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_14>
#### iomuxc.sw_mux_ctl_pad_gpio_emc_18
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_18>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_21
<lang=dft>
 (rw)  [1;33m0x401f8068[0m (0x401f8000 + 0x0068)
SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register
 (rw) (03)  [0;32mMUX_MODE[0m  - [02:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: SEMC_BA0 of instance: semc
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM3_PWMA03 of instance: flexpwm3
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPI2C3_SDA of instance: lpi2c3
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: ENET_TDATA01 of instance: enet
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: QTIMER2_TIMER2 of instance: qtimer2
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO4_IO21 of instance: gpio4
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_EMC_21
</lang>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_22
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_22>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_29
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_29>
#### iomuxc.sw_mux_ctl_pad_gpio_emc_29
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_29>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_31
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_31>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_32
<lang=dft>
 (rw)  [1;33m0x401f8094[0m (0x401f8000 + 0x0094)
SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: SEMC_DATA10 of instance: semc
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM3_PWMB01 of instance: flexpwm3
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPUART7_RX of instance: lpuart7
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: CCM_PMIC_RDY of instance: ccm
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: CSI_DATA21 of instance: csi
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO3_IO18 of instance: gpio3
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: ENET2_TX_EN of instance: enet2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_EMC_32
</lang>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_40
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_40>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b0_00
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_00>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b0_07
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_07>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b0_10
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_10>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_03
<lang=dft>
 (rw)  [1;33m0x401f8108[0m (0x401f8000 + 0x0108)
SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: USB_OTG1_OC of instance: usb
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of instance: qtimer3
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPUART2_RX of instance: lpuart2
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: ENET_1588_EVENT2_IN of instance: enet
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO1_IO19 of instance: gpio1
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: usdhc2
      0x7 - ALT7 :
         Select mux mode: ALT7 mux port: KPP_COL06 of instance: kpp
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: GPT2_CAPTURE1 of instance: gpt2
      0x9 - ALT9 :
         Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO03 of instance: flexio3
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_AD_B1_03
</lang>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b1_13
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_13>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b1_14
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_14>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b0_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_02>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_06
<lang=dft>
 (rw)  [1;33m0x401f8154[0m (0x401f8000 + 0x0154)
SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: LCD_DATA02 of instance: lcdif
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of instance: qtimer3
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: ARM_TRACE2 of instance: cm7_mx6rt
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO06 of instance: flexio2
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: gpio2
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: SRC_BOOT_CFG02 of instance: src
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: ENET2_RX_CLK of instance: enet2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_B0_06
</lang>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_09
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_09>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b0_15
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_15>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_05>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b1_08
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_08>
#### iomuxc.sw_mux_ctl_pad_gpio_sd_b0_00
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B0_00>
#### p.iomuxc.sw_mux_ctl_pad_gpio_sd_b1_03
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_03>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_03
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_03>
#### p.iomuxc.sw_mux_ctl_pad_gpio_sd_b1_10
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_10>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_02
<lang=dft>
 (rw)  [1;33m0x401f820c[0m (0x401f8000 + 0x020c)
SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_emc_08
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_08>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_09
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_09>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_10
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_10>
#### p.iomuxc.sw_pad_ctl_pad_gpio_emc_13
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_13>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_15
<lang=dft>
 (rw)  [1;33m0x401f8240[0m (0x401f8000 + 0x0240)
SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_17
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_17>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_25
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_25>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_26
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_26>
#### p.iomuxc.sw_pad_ctl_pad_gpio_emc_27
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_27>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_31
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_31>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_33
<lang=dft>
 (rw)  [1;33m0x401f8288[0m (0x401f8000 + 0x0288)
SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_09
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_09>
#### p.iomuxc.sw_pad_ctl_pad_gpio_ad_b1_02
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_02>
#### iomuxc.sw_pad_ctl_pad_gpio_ad_b1_03
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_03>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_04
<lang=dft>
 (rw)  [1;33m0x401f82fc[0m (0x401f8000 + 0x02fc)
SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_05
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_05>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_03
<lang=dft>
 (rw)  [1;33m0x401f8338[0m (0x401f8000 + 0x0338)
SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_b0_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_06>
#### iomuxc.sw_pad_ctl_pad_gpio_b0_08
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_08>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_10
<lang=dft>
 (rw)  [1;33m0x401f8354[0m (0x401f8000 + 0x0354)
SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_b0_15
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_15>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_04
<lang=dft>
 (rw)  [1;33m0x401f837c[0m (0x401f8000 + 0x037c)
SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_04>
#### iomuxc.sw_pad_ctl_pad_gpio_b1_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_07>
#### p.iomuxc.sw_pad_ctl_pad_gpio_b1_09
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_09>
#### iomuxc.sw_pad_ctl_pad_gpio_b1_14
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_14>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B0_03
<lang=dft>
 (rw)  [1;33m0x401f83b8[0m (0x401f8000 + 0x03b8)
SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_sd_b1_00
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_00>
#### p.iomuxc.sw_pad_ctl_pad_gpio_sd_b1_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_04>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_05
<lang=dft>
 (rw)  [1;33m0x401f83d8[0m (0x401f8000 + 0x03d8)
SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_05
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_05>
#### IOMUXC.ANATOP_USB_OTG1_ID_SELECT_INPUT
<link=p.IOMUXC.ANATOP_USB_OTG1_ID_SELECT_INPUT>
#### IOMUXC.CCM_PMIC_READY_SELECT_INPUT
<link=p.IOMUXC.CCM_PMIC_READY_SELECT_INPUT>
#### iomuxc.csi_data08_select_input
<link=p.IOMUXC.CSI_DATA08_SELECT_INPUT>
#### IOMUXC.CSI_HSYNC_SELECT_INPUT
<link=p.IOMUXC.CSI_HSYNC_SELECT_INPUT>
#### iomuxc.enet_txclk_select_input
<link=p.IOMUXC.ENET_TXCLK_SELECT_INPUT>
#### IOMUXC.FLEXPWM1_PWMA0_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM1_PWMA0_SELECT_INPUT>
#### p.iomuxc.flexpwm2_pwmb3_select_input
<link=p.IOMUXC.FLEXPWM2_PWMB3_SELECT_INPUT>
#### p.IOMUXC.FLEXPWM2_PWMB1_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f848c[0m (0x401f8000 + 0x048c)
FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_09_ALT1 :
         Selecting Pad: GPIO_EMC_09 for Mode: ALT1
      0x1 - GPIO_B0_09_ALT2 :
         Selecting Pad: GPIO_B0_09 for Mode: ALT2
</lang>
#### p.iomuxc.lpi2c4_scl_select_input
<link=p.IOMUXC.LPI2C4_SCL_SELECT_INPUT>
#### p.IOMUXC.LPI2C4_SDA_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f84e8[0m (0x401f8000 + 0x04e8)
LPI2C4_SDA_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_11_ALT2 :
         Selecting Pad: GPIO_EMC_11 for Mode: ALT2
      0x1 - GPIO_AD_B0_13_ALT0 :
         Selecting Pad: GPIO_AD_B0_13 for Mode: ALT0
</lang>
#### iomuxc.lpspi2_sck_select_input
<link=p.IOMUXC.LPSPI2_SCK_SELECT_INPUT>
#### p.IOMUXC.LPSPI3_PCS0_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f850c[0m (0x401f8000 + 0x050c)
LPSPI3_PCS0_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_AD_B0_03_ALT7 :
         Selecting Pad: GPIO_AD_B0_03 for Mode: ALT7
      0x1 - GPIO_AD_B1_12_ALT2 :
         Selecting Pad: GPIO_AD_B1_12 for Mode: ALT2
</lang>
#### iomuxc.lpspi3_pcs0_select_input
<link=p.IOMUXC.LPSPI3_PCS0_SELECT_INPUT>
#### iomuxc.lpuart2_rx_select_input
<link=p.IOMUXC.LPUART2_RX_SELECT_INPUT>
#### iomuxc.lpuart2_tx_select_input
<link=p.IOMUXC.LPUART2_TX_SELECT_INPUT>
#### IOMUXC.LPUART4_RX_SELECT_INPUT
<link=p.IOMUXC.LPUART4_RX_SELECT_INPUT>
#### p.IOMUXC.LPUART6_TX_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8554[0m (0x401f8000 + 0x0554)
LPUART6_TX_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_25_ALT2 :
         Selecting Pad: GPIO_EMC_25 for Mode: ALT2
      0x1 - GPIO_AD_B0_02_ALT2 :
         Selecting Pad: GPIO_AD_B0_02 for Mode: ALT2
</lang>
#### p.IOMUXC.LPUART7_RX_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8558[0m (0x401f8000 + 0x0558)
LPUART7_RX_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_09_ALT2 :
         Selecting Pad: GPIO_SD_B1_09 for Mode: ALT2
      0x1 - GPIO_EMC_32_ALT2 :
         Selecting Pad: GPIO_EMC_32 for Mode: ALT2
</lang>
#### IOMUXC.LPUART7_RX_SELECT_INPUT
<link=p.IOMUXC.LPUART7_RX_SELECT_INPUT>
#### iomuxc.nmi_select_input
<link=p.IOMUXC.NMI_SELECT_INPUT>
#### IOMUXC.SAI1_MCLK2_SELECT_INPUT
<link=p.IOMUXC.SAI1_MCLK2_SELECT_INPUT>
#### p.IOMUXC.SAI1_RX_DATA2_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f859c[0m (0x401f8000 + 0x059c)
SAI1_RX_DATA2_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_01_ALT3 :
         Selecting Pad: GPIO_SD_B1_01 for Mode: ALT3
      0x1 - GPIO_B0_11_ALT3 :
         Selecting Pad: GPIO_B0_11 for Mode: ALT3
</lang>
#### IOMUXC.SAI1_RX_DATA3_SELECT_INPUT
<link=p.IOMUXC.SAI1_RX_DATA3_SELECT_INPUT>
#### p.IOMUXC.USB_OTG1_OC_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f85d0[0m (0x401f8000 + 0x05d0)
USB_OTG1_OC_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_AD_B0_03_ALT3 :
         Selecting Pad: GPIO_AD_B0_03 for Mode: ALT3
      0x1 - GPIO_AD_B1_03_ALT0 :
         Selecting Pad: GPIO_AD_B1_03 for Mode: ALT0
</lang>
#### p.IOMUXC.USDHC1_WP_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f85d8[0m (0x401f8000 + 0x05d8)
USDHC1_WP_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_12_ALT3 :
         Selecting Pad: GPIO_EMC_12 for Mode: ALT3
      0x1 - GPIO_EMC_36_ALT6 :
         Selecting Pad: GPIO_EMC_36for Mode: ALT6
      0x2 - GPIO_AD_B1_00_ALT6 :
         Selecting Pad:GPIO_AD_B1_00 for Mode: ALT6
      0x3 - GPIO_B1_13_ALT6 :
         Selecting Pad: GPIO_B1_13 for Mode: ALT6
</lang>
#### iomuxc.usdhc2_cmd_select_input
<link=p.IOMUXC.USDHC2_CMD_SELECT_INPUT>
#### p.iomuxc.usdhc2_data2_select_input
<link=p.IOMUXC.USDHC2_DATA2_SELECT_INPUT>
#### IOMUXC.USDHC2_DATA6_SELECT_INPUT
<link=p.IOMUXC.USDHC2_DATA6_SELECT_INPUT>
#### IOMUXC.USDHC2_DATA7_SELECT_INPUT
<link=p.IOMUXC.USDHC2_DATA7_SELECT_INPUT>
#### IOMUXC.XBAR1_IN03_SELECT_INPUT
<link=p.IOMUXC.XBAR1_IN03_SELECT_INPUT>
#### iomuxc.xbar1_in08_select_input
<link=p.IOMUXC.XBAR1_IN08_SELECT_INPUT>
#### p.IOMUXC.XBAR1_IN09_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8628[0m (0x401f8000 + 0x0628)
XBAR1_IN09_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_07_ALT3 :
         Selecting Pad: GPIO_EMC_07 for Mode: ALT3
      0x1 - GPIO_SD_B0_05_ALT3 :
         Selecting Pad: GPIO_SD_B0_05 for Mode: ALT3
</lang>
#### p.IOMUXC.XBAR1_IN20_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8634[0m (0x401f8000 + 0x0634)
XBAR1_IN20_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_15_ALT1 :
         Selecting Pad: GPIO_EMC_15 for Mode: ALT1
      0x1 - GPIO_AD_B0_08_ALT6 :
         Selecting Pad: GPIO_AD_B0_08 for Mode: ALT6
</lang>
#### IOMUXC.XBAR1_IN22_SELECT_INPUT
<link=p.IOMUXC.XBAR1_IN22_SELECT_INPUT>
#### IOMUXC.XBAR1_IN25_SELECT_INPUT
<link=p.IOMUXC.XBAR1_IN25_SELECT_INPUT>
#### p.iomuxc.sw_mux_ctl_pad_gpio_spi_b0_01
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_01>
#### iomuxc.sw_mux_ctl_pad_gpio_spi_b0_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_02>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_05
<lang=dft>
 (rw)  [1;33m0x401f8670[0m (0x401f8000 + 0x0670)
SW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register
 (rw) (03)  [0;32mMUX_MODE[0m  - [02:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: FLEXSPI2_A_SS0_B of instance: flexspi2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_SPI_B0_05
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_spi_b0_01
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_01>
#### iomuxc.sw_pad_ctl_pad_gpio_spi_b0_08
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_08>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_10
<lang=dft>
 (rw)  [1;33m0x401f86dc[0m (0x401f8000 + 0x06dc)
SW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled_ :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz_ :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz_ :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz_ :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz_ :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_spi_b1_02
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_02>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_04
<lang=dft>
 (rw)  [1;33m0x401f86fc[0m (0x401f8000 + 0x06fc)
SW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled_ :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz_ :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz_ :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz_ :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz_ :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_spi_b1_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_07>
#### p.IOMUXC.ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8728[0m (0x401f8000 + 0x0728)
ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_33_ALT8 :
         Selecting Pad: GPIO_EMC_33 for Mode: ALT8
      0x1 - GPIO_SD_B0_01_ALT8 :
         Selecting Pad: GPIO_SD_B0_01 for Mode: ALT8
      0x2 - GPIO_B0_15_ALT8 :
         Selecting Pad: GPIO_B0_15 for Mode: ALT8
</lang>
#### iomuxc.enet2_ipp_ind_mac0_txclk_select_input
<link=p.IOMUXC.ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT>
#### iomuxc.flexspi2_ipp_ind_io_fa_bit1_select_input
<link=p.IOMUXC.FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT>
#### p.IOMUXC.GPT1_IPP_IND_CAPIN1_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8758[0m (0x401f8000 + 0x0758)
GPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_24_ALT4 :
         Selecting Pad: GPIO_EMC_24 for Mode: ALT4
      0x1 - GPIO_B1_05_ALT8 :
         Selecting Pad: GPIO_B1_05 for Mode: ALT8
</lang>
#### p.iomuxc.gpt2_ipp_ind_capin2_select_input
<link=p.IOMUXC.GPT2_IPP_IND_CAPIN2_SELECT_INPUT>
#### p.IOMUXC.SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0
<lang=dft>
 (rw)  [1;33m0x401f8778[0m (0x401f8000 + 0x0778)
SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_33_ALT3 :
         Selecting Pad: GPIO_EMC_33 for Mode: ALT3
      0x1 - GPIO_SD_B1_00_ALT8 :
         Selecting Pad: GPIO_SD_B1_00 for Mode: ALT8
</lang>
#### IOMUXC.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT
<link=p.IOMUXC.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT>
#### p.IOMUXC.SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8784[0m (0x401f8000 + 0x0784)
SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_39_ALT3 :
         Selecting Pad: GPIO_EMC_39 for Mode: ALT3
      0x1 - GPIO_SD_B1_02_ALT8 :
         Selecting Pad: GPIO_SD_B1_02 for Mode: ALT8
</lang>
#### kpp.kddr
<link=p.KPP.KDDR>
#### p.KPP.KPDR
<lang=dft>
 (rw)  [1;33m0x401fc006[0m (0x401fc000 + 0x0006)
Keypad Data Register
 (rw) (08)  [0;32mKRD[0m  - [07:00] -  Keypad Row Data
 (rw) (08)  [0;32mKCD[0m  - [15:08] -  Keypad Column Data
</lang>
#### p.FLEXSPI.AHBCR
<lang=dft>
 (rw)  [1;33m0x402a800c[0m (0x402a8000 + 0x000c)
AHB Bus Control Register
 (rw) (01)  [0;32mAPAREN[0m  - [00:00] -  Parallel mode enabled for AHB triggered Command (both read and write) .
      0 - APAREN_0 :
         Flash will be accessed in Individual mode.
      0x1 - APAREN_1 :
         Flash will be accessed in Parallel mode.
 (rw) (01)  [0;32mCACHABLEEN[0m  - [03:03] -  Enable AHB bus cachable read access support.
      0 - CACHABLEEN_0 :
         Disabled. When there is AHB bus cachable read access, FlexSPI will not 
         check whether it hit AHB TX Buffer.
      0x1 - CACHABLEEN_1 :
         Enabled. When there is AHB bus cachable read access, FlexSPI will check
          whether it hit AHB TX Buffer first.
 (rw) (01)  [0;32mBUFFERABLEEN[0m  - [04:04] -  Enable AHB bus bufferable write access support. This field affects the last bea
 t of AHB write access, refer for more details about AHB bufferable write.
      0 - BUFFERABLEEN_0 :
         Disabled. For all AHB write access (no matter bufferable or non-buffera
         ble ), FlexSPI will return AHB Bus ready after all data is transmitted 
         to External device and AHB command finished.
      0x1 - BUFFERABLEEN_1 :
         Enabled. For AHB bufferable write access, FlexSPI will return AHB Bus r
         eady when the AHB command is granted by arbitrator and will not wait fo
         r AHB command finished.
 (rw) (01)  [0;32mPREFETCHEN[0m  - [05:05] -  AHB Read Prefetch Enable.
 (rw) (01)  [0;32mREADADDROPT[0m  - [06:06] -  AHB Read Address option bit. This option bit is intend to remove AHB burst star
 t address alignment limitation.
      0 - READADDROPT_0 :
         There is AHB read burst start address alignment limitation when flash i
         s accessed in parallel mode or flash is wordaddressable.
      0x1 - READADDROPT_1 :
         There is no AHB read burst start address alignment limitation. FlexSPI 
         will fetch more datas than AHB burst required to meet the alignment req
         uirement.
</lang>
#### p.flexspi.ahbrxbuf1cr0
<link=p.FLEXSPI.AHBRXBUF1CR0>
#### p.FLEXSPI.FLSHA2CR0
<lang=dft>
 (rw)  [1;33m0x402a8064[0m (0x402a8000 + 0x0064)
Flash A2 Control Register 0
 (rw) (23)  [0;32mFLSHSZ[0m  - [22:00] -  Flash Size in KByte.
</lang>
#### flexspi.flshcr1a1
<link=p.FLEXSPI.FLSHCR1A1>
#### p.flexspi.flshcr1a2
<link=p.FLEXSPI.FLSHCR1A2>
#### p.FLEXSPI.FLSHCR2B1
<lang=dft>
 (rw)  [1;33m0x402a8088[0m (0x402a8000 + 0x0088)
Flash A1 Control Register 2
 (rw) (04)  [0;32mARDSEQID[0m  - [03:00] -  Sequence Index for AHB Read triggered Command in LUT.
 (rw) (03)  [0;32mARDSEQNUM[0m  - [07:05] -  Sequence Number for AHB Read triggered Command in LUT.
 (rw) (04)  [0;32mAWRSEQID[0m  - [11:08] -  Sequence Index for AHB Write triggered Command.
 (rw) (03)  [0;32mAWRSEQNUM[0m  - [15:13] -  Sequence Number for AHB Write triggered Command.
 (rw) (12)  [0;32mAWRWAIT[0m  - [27:16] -  For certain devices (such as FPGA), it need some time to write data into intern
 al memory after the command sequences finished on FlexSPI interface
 (rw) (03)  [0;32mAWRWAITUNIT[0m  - [30:28] -  AWRWAIT unit
      0 - AWRWAITUNIT_0 :
         The AWRWAIT unit is 2 ahb clock cycle
      0x1 - AWRWAITUNIT_1 :
         The AWRWAIT unit is 8 ahb clock cycle
      0x2 - AWRWAITUNIT_2 :
         The AWRWAIT unit is 32 ahb clock cycle
      0x3 - AWRWAITUNIT_3 :
         The AWRWAIT unit is 128 ahb clock cycle
      0x4 - AWRWAITUNIT_4 :
         The AWRWAIT unit is 512 ahb clock cycle
      0x5 - AWRWAITUNIT_5 :
         The AWRWAIT unit is 2048 ahb clock cycle
      0x6 - AWRWAITUNIT_6 :
         The AWRWAIT unit is 8192 ahb clock cycle
      0x7 - AWRWAITUNIT_7 :
         The AWRWAIT unit is 32768 ahb clock cycle
 (rw) (01)  [0;32mCLRINSTRPTR[0m  - [31:31] -  Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. R
 efer Programmable Sequence Engine for details.
</lang>
#### p.flexspi.flshcr2b1
<link=p.FLEXSPI.FLSHCR2B1>
#### p.FLEXSPI.FLSHCR4
<lang=dft>
 (rw)  [1;33m0x402a8094[0m (0x402a8000 + 0x0094)
Flash Control Register 4
 (rw) (01)  [0;32mWMOPT1[0m  - [00:00] -  Write mask option bit 1. This option bit could be used to remove AHB write burs
 t start address alignment limitation.
      0 - WMOPT1_0 :
         DQS pin will be used as Write Mask when writing to external device. The
         re is no limitation on AHB write burst start address alignment when fla
         sh is accessed in individual mode.
      0x1 - WMOPT1_1 :
         DQS pin will not be used as Write Mask when writing to external device.
          There is limitation on AHB write burst start address alignment when fl
         ash is accessed in individual mode.
 (rw) (01)  [0;32mWMENA[0m  - [02:02] -  Write mask enable bit for flash device on port A. When write mask function is n
 eeded for memory device on port A, this bit must be set.
      0 - WMENA_0 :
         Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to
          external device.
      0x1 - WMENA_1 :
         Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write
          mask output when writing to external device.
 (rw) (01)  [0;32mWMENB[0m  - [03:03] -  Write mask enable bit for flash device on port B. When write mask function is n
 eeded for memory device on port B, this bit must be set.
      0 - WMENB_0 :
         Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to
          external device.
      0x1 - WMENB_1 :
         Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write
          mask output when writing to external device.
</lang>
#### p.FLEXSPI.IPCR1
<lang=dft>
 (rw)  [1;33m0x402a80a4[0m (0x402a8000 + 0x00a4)
IP Control Register 1
 (rw) (16)  [0;32mIDATSZ[0m  - [15:00] -  Flash Read/Program Data Size (in Bytes) for IP command.
 (rw) (04)  [0;32mISEQID[0m  - [19:16] -  Sequence Index in LUT for IP command.
 (rw) (03)  [0;32mISEQNUM[0m  - [26:24] -  Sequence Number for IP command: ISEQNUM+1.
 (rw) (01)  [0;32mIPAREN[0m  - [31:31] -  Parallel mode Enabled for IP command.
      0 - IPAREN_0 :
         Flash will be accessed in Individual mode.
      0x1 - IPAREN_1 :
         Flash will be accessed in Parallel mode.
</lang>
#### flexspi.ipcr1
<link=p.FLEXSPI.IPCR1>
#### p.FLEXSPI.DLLCRB
<lang=dft>
 (rw)  [1;33m0x402a80c4[0m (0x402a8000 + 0x00c4)
DLL Control Register 0
 (rw) (01)  [0;32mDLLEN[0m  - [00:00] -  DLL calibration enable.
 (rw) (01)  [0;32mDLLRESET[0m  - [01:01] -  Software could force a reset on DLL by setting this field to 0x1. This will cau
 se the DLL to lose lock and re-calibrate to detect an ref_clock half period pha
 se shift. The reset action is edge triggered, so software need to clear this bi
 t after set this bit (no delay limitation).
 (rw) (04)  [0;32mSLVDLYTARGET[0m  - [06:03] -  The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycl
 e of reference clock (serial clock).
 (rw) (01)  [0;32mOVRDEN[0m  - [08:08] -  Slave clock delay line delay cell number selection override enable.
 (rw) (06)  [0;32mOVRDVAL[0m  - [14:09] -  Slave clock delay line delay cell number selection override value.
</lang>
#### p.flexspi.sts0
<link=p.FLEXSPI.STS0>
#### FLEXSPI.AHBSPNDSTS
<link=p.FLEXSPI.AHBSPNDSTS>
#### FLEXSPI.RFDR[5]
<link=p.FLEXSPI.RFDR[5]>
#### flexspi.rfdr[15]
<link=p.FLEXSPI.RFDR[15]>
#### p.FLEXSPI.RFDR[18]
<lang=dft>
 (ro)  [1;33m0x402a8148[0m (0x402a8000 + 0x0148)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### FLEXSPI.RFDR[25]
<link=p.FLEXSPI.RFDR[25]>
#### p.FLEXSPI.RFDR[29]
<lang=dft>
 (ro)  [1;33m0x402a8174[0m (0x402a8000 + 0x0174)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### flexspi.tfdr[13]
<link=p.FLEXSPI.TFDR[13]>
#### p.FLEXSPI.TFDR[19]
<lang=dft>
 (wo)  [1;33m0x402a81cc[0m (0x402a8000 + 0x01cc)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.flexspi.tfdr[20]
<link=p.FLEXSPI.TFDR[20]>
#### flexspi.tfdr[26]
<link=p.FLEXSPI.TFDR[26]>
#### p.FLEXSPI.TFDR[30]
<lang=dft>
 (wo)  [1;33m0x402a81f8[0m (0x402a8000 + 0x01f8)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### flexspi.lut[11]
<link=p.FLEXSPI.LUT[11]>
#### p.FLEXSPI.LUT[12]
<lang=dft>
 (rw)  [1;33m0x402a8230[0m (0x402a8000 + 0x0230)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[13]
<link=p.FLEXSPI.LUT[13]>
#### flexspi.lut[16]
<link=p.FLEXSPI.LUT[16]>
#### FLEXSPI.LUT[26]
<link=p.FLEXSPI.LUT[26]>
#### p.FLEXSPI.LUT[27]
<lang=dft>
 (rw)  [1;33m0x402a826c[0m (0x402a8000 + 0x026c)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### flexspi.lut[27]
<link=p.FLEXSPI.LUT[27]>
#### p.flexspi.lut[32]
<link=p.FLEXSPI.LUT[32]>
#### p.FLEXSPI.LUT[34]
<lang=dft>
 (rw)  [1;33m0x402a8288[0m (0x402a8000 + 0x0288)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[35]
<link=p.FLEXSPI.LUT[35]>
#### flexspi.lut[37]
<link=p.FLEXSPI.LUT[37]>
#### p.flexspi.lut[38]
<link=p.FLEXSPI.LUT[38]>
#### flexspi.lut[38]
<link=p.FLEXSPI.LUT[38]>
#### flexspi.lut[46]
<link=p.FLEXSPI.LUT[46]>
#### p.flexspi.lut[49]
<link=p.FLEXSPI.LUT[49]>
#### FLEXSPI.LUT[53]
<link=p.FLEXSPI.LUT[53]>
#### FLEXSPI.LUT[56]
<link=p.FLEXSPI.LUT[56]>
#### flexspi.lut[60]
<link=p.FLEXSPI.LUT[60]>
#### p.flexspi2.mcr2
<link=p.FLEXSPI2.MCR2>
#### p.FLEXSPI2.INTEN
<lang=dft>
 (rw)  [1;33m0x402a4010[0m (0x402a4000 + 0x0010)
Interrupt Enable Register
 (rw) (01)  [0;32mIPCMDDONEEN[0m  - [00:00] -  IP triggered Command Sequences Execution finished interrupt enable.
 (rw) (01)  [0;32mIPCMDGEEN[0m  - [01:01] -  IP triggered Command Sequences Grant Timeout interrupt enable.
 (rw) (01)  [0;32mAHBCMDGEEN[0m  - [02:02] -  AHB triggered Command Sequences Grant Timeout interrupt enable.
 (rw) (01)  [0;32mIPCMDERREN[0m  - [03:03] -  IP triggered Command Sequences Error Detected interrupt enable.
 (rw) (01)  [0;32mAHBCMDERREN[0m  - [04:04] -  AHB triggered Command Sequences Error Detected interrupt enable.
 (rw) (01)  [0;32mIPRXWAEN[0m  - [05:05] -  IP RX FIFO WaterMark available interrupt enable.
 (rw) (01)  [0;32mIPTXWEEN[0m  - [06:06] -  IP TX FIFO WaterMark empty interrupt enable.
 (rw) (01)  [0;32mSCKSTOPBYRDEN[0m  - [08:08] -  SCK is stopped during command sequence because Async RX FIFO full interrupt ena
 ble.
 (rw) (01)  [0;32mSCKSTOPBYWREN[0m  - [09:09] -  SCK is stopped during command sequence because Async TX FIFO empty interrupt en
 able.
 (rw) (01)  [0;32mAHBBUSTIMEOUTEN[0m  - [10:10] -  AHB Bus timeout interrupt.Refer Interrupts chapter for more details.
 (rw) (01)  [0;32mSEQTIMEOUTEN[0m  - [11:11] -  Sequence execution timeout interrupt enable.Refer Interrupts chapter for more d
 etails.
</lang>
#### FLEXSPI2.LUTCR
<link=p.FLEXSPI2.LUTCR>
#### flexspi2.ahbrxbuf1cr0
<link=p.FLEXSPI2.AHBRXBUF1CR0>
#### p.FLEXSPI2.FLSHA1CR0
<lang=dft>
 (rw)  [1;33m0x402a4060[0m (0x402a4000 + 0x0060)
Flash A1 Control Register 0
 (rw) (23)  [0;32mFLSHSZ[0m  - [22:00] -  Flash Size in KByte.
</lang>
#### flexspi2.flshb2cr0
<link=p.FLEXSPI2.FLSHB2CR0>
#### p.FLEXSPI2.FLSHCR1A2
<lang=dft>
 (rw)  [1;33m0x402a4074[0m (0x402a4000 + 0x0074)
Flash A1 Control Register 1
 (rw) (05)  [0;32mTCSS[0m  - [04:00] -  Serial Flash CS setup time.
 (rw) (05)  [0;32mTCSH[0m  - [09:05] -  Serial Flash CS Hold time.
 (rw) (01)  [0;32mWA[0m  - [10:10] -  Word Addressable.
 (rw) (04)  [0;32mCAS[0m  - [14:11] -  Column Address Size.
 (rw) (01)  [0;32mCSINTERVALUNIT[0m  - [15:15] -  CS interval unit
      0 - CSINTERVALUNIT_0 :
         The CS interval unit is 1 serial clock cycle
      0x1 - CSINTERVALUNIT_1 :
         The CS interval unit is 256 serial clock cycle
 (rw) (16)  [0;32mCSINTERVAL[0m  - [31:16] -  This field is used to set the minimum interval between flash device Chip select
 ion deassertion and flash device Chip selection assertion. If external flash ha
 s a limitation on the interval between command sequences, this field should be 
 set accordingly. If there is no limitation, set this field with value 0x0.
</lang>
#### FLEXSPI2.FLSHCR1A2
<link=p.FLEXSPI2.FLSHCR1A2>
#### flexspi2.flshcr1b1
<link=p.FLEXSPI2.FLSHCR1B1>
#### flexspi2.ipcmd
<link=p.FLEXSPI2.IPCMD>
#### p.FLEXSPI2.RFDR[1]
<lang=dft>
 (ro)  [1;33m0x402a4104[0m (0x402a4000 + 0x0104)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### p.flexspi2.rfdr[4]
<link=p.FLEXSPI2.RFDR[4]>
#### p.FLEXSPI2.RFDR[12]
<lang=dft>
 (ro)  [1;33m0x402a4130[0m (0x402a4000 + 0x0130)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### flexspi2.rfdr[12]
<link=p.FLEXSPI2.RFDR[12]>
#### p.flexspi2.rfdr[17]
<link=p.FLEXSPI2.RFDR[17]>
#### flexspi2.rfdr[17]
<link=p.FLEXSPI2.RFDR[17]>
#### p.FLEXSPI2.RFDR[18]
<lang=dft>
 (ro)  [1;33m0x402a4148[0m (0x402a4000 + 0x0148)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### flexspi2.rfdr[18]
<link=p.FLEXSPI2.RFDR[18]>
#### FLEXSPI2.RFDR[25]
<link=p.FLEXSPI2.RFDR[25]>
#### flexspi2.rfdr[29]
<link=p.FLEXSPI2.RFDR[29]>
#### p.flexspi2.rfdr[31]
<link=p.FLEXSPI2.RFDR[31]>
#### p.FLEXSPI2.TFDR[0]
<lang=dft>
 (wo)  [1;33m0x402a4180[0m (0x402a4000 + 0x0180)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.flexspi2.tfdr[11]
<link=p.FLEXSPI2.TFDR[11]>
#### p.FLEXSPI2.TFDR[14]
<lang=dft>
 (wo)  [1;33m0x402a41b8[0m (0x402a4000 + 0x01b8)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### flexspi2.tfdr[18]
<link=p.FLEXSPI2.TFDR[18]>
#### p.FLEXSPI2.TFDR[25]
<lang=dft>
 (wo)  [1;33m0x402a41e4[0m (0x402a4000 + 0x01e4)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.flexspi2.tfdr[27]
<link=p.FLEXSPI2.TFDR[27]>
#### flexspi2.tfdr[27]
<link=p.FLEXSPI2.TFDR[27]>
#### FLEXSPI2.TFDR[31]
<link=p.FLEXSPI2.TFDR[31]>
#### p.flexspi2.lut[3]
<link=p.FLEXSPI2.LUT[3]>
#### FLEXSPI2.LUT[5]
<link=p.FLEXSPI2.LUT[5]>
#### flexspi2.lut[7]
<link=p.FLEXSPI2.LUT[7]>
#### flexspi2.lut[13]
<link=p.FLEXSPI2.LUT[13]>
#### flexspi2.lut[25]
<link=p.FLEXSPI2.LUT[25]>
#### FLEXSPI2.LUT[33]
<link=p.FLEXSPI2.LUT[33]>
#### p.FLEXSPI2.LUT[43]
<lang=dft>
 (rw)  [1;33m0x402a42ac[0m (0x402a4000 + 0x02ac)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.FLEXSPI2.LUT[46]
<lang=dft>
 (rw)  [1;33m0x402a42b8[0m (0x402a4000 + 0x02b8)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.FLEXSPI2.LUT[50]
<lang=dft>
 (rw)  [1;33m0x402a42c8[0m (0x402a4000 + 0x02c8)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi2.lut[53]
<link=p.FLEXSPI2.LUT[53]>
#### pxp.ctrl_clr
<link=p.PXP.CTRL_CLR>
#### PXP.STAT_CLR
<link=p.PXP.STAT_CLR>
#### pxp.out_ctrl_tog
<link=p.PXP.OUT_CTRL_TOG>
#### PXP.OUT_LRC
<link=p.PXP.OUT_LRC>
#### p.pxp.out_as_ulc
<link=p.PXP.OUT_AS_ULC>
#### pxp.out_as_lrc
<link=p.PXP.OUT_AS_LRC>
#### pxp.ps_ctrl_clr
<link=p.PXP.PS_CTRL_CLR>
#### p.PXP.PS_OFFSET
<lang=dft>
 (rw)  [1;33m0x402b4120[0m (0x402b4000 + 0x0120)
PS Scale Offset Register
 (rw) (12)  [0;32mXOFFSET[0m  - [11:00] -  This is a 12 bit fractional representation (0
 (ro) (04)  [0;32mRSVD1[0m  - [15:12] -  Reserved, always set to zero.
 (rw) (12)  [0;32mYOFFSET[0m  - [27:16] -  This is a 12 bit fractional representation (0
 (ro) (04)  [0;32mRSVD2[0m  - [31:28] -  Reserved, always set to zero.
</lang>
#### p.pxp.ps_clrkeylow
<link=p.PXP.PS_CLRKEYLOW>
#### p.pxp.as_buf
<link=p.PXP.AS_BUF>
#### p.PXP.AS_CLRKEYHIGH
<lang=dft>
 (rw)  [1;33m0x402b4190[0m (0x402b4000 + 0x0190)
Overlay Color Key High
 (rw) (24)  [0;32mPIXEL[0m  - [23:00] -  High range of RGB color key applied to AS buffer. Each overlay has an independe
 nt colorkey enable.
 (ro) (08)  [0;32mRSVD1[0m  - [31:24] -  Reserved, always set to zero.
</lang>
#### lcdif.ctrl2_tog
<link=p.LCDIF.CTRL2_TOG>
#### lcdif.cur_buf
<link=p.LCDIF.CUR_BUF>
#### LCDIF.PIGEONCTRL0_SET
<link=p.LCDIF.PIGEONCTRL0_SET>
#### LCDIF.PIGEONCTRL0_CLR
<link=p.LCDIF.PIGEONCTRL0_CLR>
#### lcdif.pigeonctrl2_set
<link=p.LCDIF.PIGEONCTRL2_SET>
#### LCDIF.PIGEON_1_0
<link=p.LCDIF.PIGEON_1_0>
#### p.LCDIF.PIGEON_2_1
<lang=dft>
 (rw)  [1;33m0x402b8890[0m (0x402b8000 + 0x0890)
Panel Interface Signal Generator Register
 (rw) (16)  [0;32mSET_CNT[0m  - [15:00] -  Assert signal output when counter match this value
      0 - START_ACTIVE :
         Start as active
 (rw) (16)  [0;32mCLR_CNT[0m  - [31:16] -  Deassert signal output when counter match this value
      0 - CLEAR_USING_MASK :
         Keep active until mask off
</lang>
#### p.lcdif.pigeon_2_1
<link=p.LCDIF.PIGEON_2_1>
#### LCDIF.PIGEON_3_2
<link=p.LCDIF.PIGEON_3_2>
#### LCDIF.PIGEON_4_0
<link=p.LCDIF.PIGEON_4_0>
#### lcdif.pigeon_5_0
<link=p.LCDIF.PIGEON_5_0>
#### lcdif.pigeon_6_0
<link=p.LCDIF.PIGEON_6_0>
#### p.LCDIF.PIGEON_7_0
<lang=dft>
 (rw)  [1;33m0x402b89c0[0m (0x402b8000 + 0x09c0)
Panel Interface Signal Generator Register
 (rw) (01)  [0;32mEN[0m  - [00:00] -  Enable pigeon Mode on this signal
 (rw) (01)  [0;32mPOL[0m  - [01:01] -  Polarity of signal output
      0 - ACTIVE_HIGH :
         Normal Signal (Active high)
      0x1 - ACTIVE_LOW :
         Inverted signal (Active low)
 (rw) (02)  [0;32mINC_SEL[0m  - [03:02] -  Event to incrment local counter
      0 - PCLK :
         pclk
      0x1 - LINE :
         Line start pulse
      0x2 - FRAME :
         Frame start pulse
      0x3 - SIG_ANOTHER :
         Use another signal as tick event
 (rw) (04)  [0;32mOFFSET[0m  - [07:04] -  offset on pclk unit
 (rw) (04)  [0;32mMASK_CNT_SEL[0m  - [11:08] -  select global counters as mask condition, use together with MASK_CNT
      0 - HSTATE_CNT :
         pclk counter within one hscan state
      0x1 - HSTATE_CYCLE :
         pclk cycle within one hscan state
      0x2 - VSTATE_CNT :
         line counter within one vscan state
      0x3 - VSTATE_CYCLE :
         line cycle within one vscan state
      0x4 - FRAME_CNT :
         frame counter
      0x5 - FRAME_CYCLE :
         frame cycle
      0x6 - HCNT :
         horizontal counter (pclk counter within one line )
      0x7 - VCNT :
         vertical counter (line counter within one frame)
 (rw) (12)  [0;32mMASK_CNT[0m  - [23:12] -  When the global counter selected through MASK_CNT_SEL matches value in this reg
 , pigeon local counter start ticking
 (rw) (08)  [0;32mSTATE_MASK[0m  - [31:24] -  state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any combination of scan s
 tates as reference point for local counter to start ticking
      0x1 - FS :
         FRAME SYNC
      0x2 - FB :
         FRAME BEGIN
      0x4 - FD :
         FRAME DATA
      0x8 - FE :
         FRAME END
      0x10 - LS :
         LINE SYNC
      0x20 - LB :
         LINE BEGIN
      0x40 - LD :
         LINE DATA
      0x80 - LE :
         LINE END
</lang>
#### LCDIF.PIGEON_8_2
<link=p.LCDIF.PIGEON_8_2>
#### lcdif.pigeon_9_2
<link=p.LCDIF.PIGEON_9_2>
#### lcdif.pigeon_10_0
<link=p.LCDIF.PIGEON_10_0>
#### p.LCDIF.LUT0_ADDR
<lang=dft>
 (rw)  [1;33m0x402b8b10[0m (0x402b8000 + 0x0b10)
Lookup Table Control Register.
 (rw) (08)  [0;32mADDR[0m  - [07:00] -  LUT indexed address pointer
</lang>
#### p.LCDIF.LUT0_DATA
<lang=dft>
 (rw)  [1;33m0x402b8b20[0m (0x402b8000 + 0x0b20)
Lookup Table Data Register.
 (rw) (32)  [0;32mDATA[0m  - [31:00] -  Writing this field will load 4 bytes, aligned to four byte boundaries, of data 
 indexed by the ADDR field of the REG_LUT_CTRL register
</lang>
#### p.csi.csicr1
<link=p.CSI.CSICR1>
#### p.csi.csisr
<link=p.CSI.CSISR>
#### CSI.CSIIMAG_PARA
<link=p.CSI.CSIIMAG_PARA>
#### csi.csicr18
<link=p.CSI.CSICR18>
#### p.USDHC1.CMD_RSP0
<lang=dft>
 (ro)  [1;33m0x402c0010[0m (0x402c0000 + 0x0010)
Command Response0
 (ro) (32)  [0;32mCMDRSP0[0m  - [31:00] -  Command Response 0
</lang>
#### p.usdhc1.pres_state
<link=p.USDHC1.PRES_STATE>
#### p.USDHC1.SYS_CTRL
<lang=dft>
 (rw)  [1;33m0x402c002c[0m (0x402c0000 + 0x002c)
System Control
 (rw) (04)  [0;32mDVS[0m  - [07:04] -  Divisor
      0 - DVS_0 :
         Divide-by-1
      0x1 - DVS_1 :
         Divide-by-2
      0xE - DVS_14 :
         Divide-by-15
      0xF - DVS_15 :
         Divide-by-16
 (rw) (08)  [0;32mSDCLKFS[0m  - [15:08] -  SDCLK Frequency Select
 (rw) (04)  [0;32mDTOCV[0m  - [19:16] -  Data Timeout Counter Value
      0 - DTOCV_0 :
         SDCLK x 2 14
      0x1 - DTOCV_1 :
         SDCLK x 2 15
      0xD - DTOCV_13 :
         SDCLK x 2 27
      0xE - DTOCV_14 :
         SDCLK x 2 28
      0xF - DTOCV_15 :
         SDCLK x 2 29
 (rw) (01)  [0;32mIPP_RST_N[0m  - [23:23] -  IPP_RST_N
 (rw) (01)  [0;32mRSTA[0m  - [24:24] -  Software Reset For ALL
      0 - RSTA_0 :
         No Reset
      0x1 - RSTA_1 :
         Reset
 (rw) (01)  [0;32mRSTC[0m  - [25:25] -  Software Reset For CMD Line
      0 - RSTC_0 :
         No Reset
      0x1 - RSTC_1 :
         Reset
 (rw) (01)  [0;32mRSTD[0m  - [26:26] -  Software Reset For DATA Line
      0 - RSTD_0 :
         No Reset
      0x1 - RSTD_1 :
         Reset
 (rw) (01)  [0;32mINITA[0m  - [27:27] -  Initialization Active
 (rw) (01)  [0;32mRSTT[0m  - [28:28] -  Reset Tuning
</lang>
#### USDHC1.SYS_CTRL
<link=p.USDHC1.SYS_CTRL>
#### usdhc1.int_status_en
<link=p.USDHC1.INT_STATUS_EN>
#### USDHC2.CMD_RSP2
<link=p.USDHC2.CMD_RSP2>
#### usdhc2.cmd_rsp3
<link=p.USDHC2.CMD_RSP3>
#### usdhc2.host_ctrl_cap
<link=p.USDHC2.HOST_CTRL_CAP>
#### p.USDHC2.WTMK_LVL
<lang=dft>
 (rw)  [1;33m0x402c4044[0m (0x402c4000 + 0x0044)
Watermark Level
 (rw) (08)  [0;32mRD_WML[0m  - [07:00] -  Read Watermark Level
 (rw) (05)  [0;32mRD_BRST_LEN[0m  - [12:08] -  Read Burst Length Due to system restriction, the actual burst length may not ex
 ceed 16.
 (rw) (08)  [0;32mWR_WML[0m  - [23:16] -  Write Watermark Level
 (rw) (05)  [0;32mWR_BRST_LEN[0m  - [28:24] -  Write Burst Length Due to system restriction, the actual burst length may not e
 xceed 16.
</lang>
#### p.USDHC2.DLL_STATUS
<lang=dft>
 (ro)  [1;33m0x402c4064[0m (0x402c4000 + 0x0064)
DLL Status
 (ro) (01)  [0;32mDLL_STS_SLV_LOCK[0m  - [00:00] -  DLL_STS_SLV_LOCK
 (ro) (01)  [0;32mDLL_STS_REF_LOCK[0m  - [01:01] -  DLL_STS_REF_LOCK
 (ro) (07)  [0;32mDLL_STS_SLV_SEL[0m  - [08:02] -  DLL_STS_SLV_SEL
 (ro) (07)  [0;32mDLL_STS_REF_SEL[0m  - [15:09] -  DLL_STS_REF_SEL
</lang>
#### p.ENET.EIR
<lang=dft>
 (rw)  [1;33m0x402d8004[0m (0x402d8000 + 0x0004)
Interrupt Event Register
 (rw) (01)  [0;32mTS_TIMER[0m  - [15:15] -  Timestamp Timer
 (rw) (01)  [0;32mTS_AVAIL[0m  - [16:16] -  Transmit Timestamp Available
 (rw) (01)  [0;32mWAKEUP[0m  - [17:17] -  Node Wakeup Request Indication
 (rw) (01)  [0;32mPLR[0m  - [18:18] -  Payload Receive Error
 (rw) (01)  [0;32mUN[0m  - [19:19] -  Transmit FIFO Underrun
 (rw) (01)  [0;32mRL[0m  - [20:20] -  Collision Retry Limit
 (rw) (01)  [0;32mLC[0m  - [21:21] -  Late Collision
 (rw) (01)  [0;32mEBERR[0m  - [22:22] -  Ethernet Bus Error
 (rw) (01)  [0;32mMII[0m  - [23:23] -  MII Interrupt.
 (rw) (01)  [0;32mRXB[0m  - [24:24] -  Receive Buffer Interrupt
 (rw) (01)  [0;32mRXF[0m  - [25:25] -  Receive Frame Interrupt
 (rw) (01)  [0;32mTXB[0m  - [26:26] -  Transmit Buffer Interrupt
 (rw) (01)  [0;32mTXF[0m  - [27:27] -  Transmit Frame Interrupt
 (rw) (01)  [0;32mGRA[0m  - [28:28] -  Graceful Stop Complete
 (rw) (01)  [0;32mBABT[0m  - [29:29] -  Babbling Transmit Error
 (rw) (01)  [0;32mBABR[0m  - [30:30] -  Babbling Receive Error
</lang>
#### enet.tdar
<link=p.ENET.TDAR>
#### p.enet.mscr
<link=p.ENET.MSCR>
#### enet.mibc
<link=p.ENET.MIBC>
#### ENET.RXIC
<link=p.ENET.RXIC>
#### p.enet.gaur
<link=p.ENET.GAUR>
#### enet.tipg
<link=p.ENET.TIPG>
#### enet.rmon_t_drop
<link=p.ENET.RMON_T_DROP>
#### p.ENET.RMON_T_PACKETS
<lang=dft>
 (ro)  [1;33m0x402d8204[0m (0x402d8000 + 0x0204)
Tx Packet Count Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Packet count
</lang>
#### enet.rmon_t_frag
<link=p.ENET.RMON_T_FRAG>
#### enet.ieee_t_frame_ok
<link=p.ENET.IEEE_T_FRAME_OK>
#### ENET.RMON_R_BC_PKT
<link=p.ENET.RMON_R_BC_PKT>
#### enet.rmon_r_mc_pkt
<link=p.ENET.RMON_R_MC_PKT>
#### p.ENET.RMON_R_JAB
<lang=dft>
 (ro)  [1;33m0x402d82a0[0m (0x402d8000 + 0x02a0)
Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of receive packets greater than MAX_FL and bad CRC
</lang>
#### ENET.RMON_R_JAB
<link=p.ENET.RMON_R_JAB>
#### p.ENET.RMON_R_P65TO127
<lang=dft>
 (ro)  [1;33m0x402d82ac[0m (0x402d8000 + 0x02ac)
Rx 65- to 127-Byte Packets Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of 65- to 127-byte recieve packets
</lang>
#### p.enet.rmon_r_p256to511
<link=p.ENET.RMON_R_P256TO511>
#### ENET.RMON_R_P_GTE2048
<link=p.ENET.RMON_R_P_GTE2048>
#### ENET.RMON_R_OCTETS
<link=p.ENET.RMON_R_OCTETS>
#### p.enet.atper
<link=p.ENET.ATPER>
#### p.ENET.ATSTMP
<lang=dft>
 (ro)  [1;33m0x402d8418[0m (0x402d8000 + 0x0418)
Timestamp of Last Transmitted Frame
 (ro) (32)  [0;32mTIMESTAMP[0m  - [31:00] -  Timestamp of the last frame transmitted by the core that had TxBD[TS] set
</lang>
#### enet.atstmp
<link=p.ENET.ATSTMP>
#### p.ENET.TCSR0
<lang=dft>
 (rw)  [1;33m0x402d8608[0m (0x402d8000 + 0x0608)
Timer Control Status Register
 (rw) (01)  [0;32mTDRE[0m  - [00:00] -  Timer DMA Request Enable
      0 - TDRE_0 :
         DMA request is disabled
      0x1 - TDRE_1 :
         DMA request is enabled
 (rw) (04)  [0;32mTMODE[0m  - [05:02] -  Timer Mode
      0 - TMODE_0 :
         Timer Channel is disabled.
      0x1 - TMODE_1 :
         Timer Channel is configured for Input Capture on rising edge.
      0x2 - TMODE_2 :
         Timer Channel is configured for Input Capture on falling edge.
      0x3 - TMODE_3 :
         Timer Channel is configured for Input Capture on both edges.
      0x4 - TMODE_4 :
         Timer Channel is configured for Output Compare - software only.
      0x5 - TMODE_5 :
         Timer Channel is configured for Output Compare - toggle output on compa
         re.
      0x6 - TMODE_6 :
         Timer Channel is configured for Output Compare - clear output on compar
         e.
      0x7 - TMODE_7 :
         Timer Channel is configured for Output Compare - set output on compare.
      #10x1 - TMODE_9 :
         Timer Channel is configured for Output Compare - set output on compare,
          clear output on overflow.
      0xA - TMODE_10 :
         Timer Channel is configured for Output Compare - clear output on compar
         e, set output on overflow.
      0xE - TMODE_14 :
         Timer Channel is configured for Output Compare - pulse output low on co
         mpare for 1 to 32 1588-clock cycles as specified by TPWC.
      0xF - TMODE_15 :
         Timer Channel is configured for Output Compare - pulse output high on c
         ompare for 1 to 32 1588-clock cycles as specified by TPWC.
 (rw) (01)  [0;32mTIE[0m  - [06:06] -  Timer Interrupt Enable
      0 - TIE_0 :
         Interrupt is disabled
      0x1 - TIE_1 :
         Interrupt is enabled
 (rw) (01)  [0;32mTF[0m  - [07:07] -  Timer Flag
      0 - TF_0 :
         Input Capture or Output Compare has not occurred.
      0x1 - TF_1 :
         Input Capture or Output Compare has occurred.
 (rw) (05)  [0;32mTPWC[0m  - [15:11] -  Timer PulseWidth Control
      0 - TPWC_0 :
         Pulse width is one 1588-clock cycle.
      0x1 - TPWC_1 :
         Pulse width is two 1588-clock cycles.
      0x2 - TPWC_2 :
         Pulse width is three 1588-clock cycles.
      0x3 - TPWC_3 :
         Pulse width is four 1588-clock cycles.
      0x1F - TPWC_31 :
         Pulse width is 32 1588-clock cycles.
</lang>
#### p.enet.tccr0
<link=p.ENET.TCCR0>
#### enet.tccr0
<link=p.ENET.TCCR0>
#### p.ENET2
<lang=dft>
base: 0x402d4000
ATCOR           ATCR            ATINC           ATOFF           
ATPER           ATSTMP          ATVR            ECR             
EIMR            EIR             FTRL            GALR            
GAUR            IALR            IAUR            IEEE_R_ALIGN    
IEEE_R_CRC      IEEE_R_DROP     IEEE_R_FDXFC    IEEE_R_FRAME_OK 
IEEE_R_MACERR   IEEE_R_OCTETS_OK  IEEE_T_1COL     IEEE_T_CSERR    
IEEE_T_DEF      IEEE_T_DROP     IEEE_T_EXCOL    IEEE_T_FDXFC    
IEEE_T_FRAME_OK IEEE_T_LCOL     IEEE_T_MACERR   IEEE_T_MCOL     
IEEE_T_OCTETS_OK  IEEE_T_SQE      MIBC            MMFR            
MRBR            MSCR            OPD             PALR            
PAUR            RACC            RAEM            RAFL            
RCR             RDAR            RDSR            RMON_R_BC_PKT   
RMON_R_CRC_ALIGN  RMON_R_FRAG     RMON_R_JAB      RMON_R_MC_PKT   
RMON_R_OCTETS   RMON_R_OVERSIZE RMON_R_P1024TO2047  RMON_R_P128TO255  
RMON_R_P256TO511  RMON_R_P512TO1023  RMON_R_P64      RMON_R_P65TO127 
RMON_R_PACKETS  RMON_R_P_GTE2048  RMON_R_RESVD_0  RMON_R_UNDERSIZE  
RMON_T_BC_PKT   RMON_T_COL      RMON_T_CRC_ALIGN  RMON_T_DROP     
RMON_T_FRAG     RMON_T_JAB      RMON_T_MC_PKT   RMON_T_OCTETS   
RMON_T_OVERSIZE RMON_T_P1024TO2047  RMON_T_P128TO255  RMON_T_P256TO511  
RMON_T_P512TO1023  RMON_T_P64      RMON_T_P65TO127 RMON_T_PACKETS  
RMON_T_P_GTE2048  RMON_T_UNDERSIZE  RSEM            RSFL            
RXIC            TACC            TAEM            TAFL            
TCCR0           TCCR1           TCCR2           TCCR3           
TCR             TCSR0           TCSR1           TCSR2           
TCSR3           TDAR            TDSR            TFWR            
TGSR            TIPG            TSEM            TXIC            
ËæìÂÖ• p.ENET2.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.ENET2.{reg_name} to check details of registers
</lang>
#### enet2.ecr
<link=p.ENET2.ECR>
#### ENET2.RCR
<link=p.ENET2.RCR>
#### ENET2.PAUR
<link=p.ENET2.PAUR>
#### p.enet2.tfwr
<link=p.ENET2.TFWR>
#### ENET2.MRBR
<link=p.ENET2.MRBR>
#### ENET2.RAFL
<link=p.ENET2.RAFL>
#### p.ENET2.RMON_T_MC_PKT
<lang=dft>
 (ro)  [1;33m0x402d420c[0m (0x402d4000 + 0x020c)
Tx Multicast Packets Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Multicast packets
</lang>
#### p.ENET2.RMON_T_P65TO127
<lang=dft>
 (ro)  [1;33m0x402d422c[0m (0x402d4000 + 0x022c)
Tx 65- to 127-byte Packets Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Number of 65- to 127-byte transmit packets
</lang>
#### enet2.rmon_t_p_gte2048
<link=p.ENET2.RMON_T_P_GTE2048>
#### p.ENET2.IEEE_T_EXCOL
<lang=dft>
 (ro)  [1;33m0x402d4260[0m (0x402d4000 + 0x0260)
Frames Transmitted with Excessive Collisions Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of frames transmitted with excessive collisions
</lang>
#### p.enet2.ieee_t_sqe
<link=p.ENET2.IEEE_T_SQE>
#### p.ENET2.IEEE_T_OCTETS_OK
<lang=dft>
 (ro)  [1;33m0x402d4274[0m (0x402d4000 + 0x0274)
Octet Count for Frames Transmitted w/o Error Statistic Register
 (ro) (32)  [0;32mCOUNT[0m  - [31:00] -  Octet count for frames transmitted without error Counts total octets (includes 
 header and FCS fields).
</lang>
#### enet2.rmon_r_mc_pkt
<link=p.ENET2.RMON_R_MC_PKT>
#### p.enet2.rmon_r_p128to255
<link=p.ENET2.RMON_R_P128TO255>
#### ENET2.RMON_R_P128TO255
<link=p.ENET2.RMON_R_P128TO255>
#### p.ENET2.RMON_R_P256TO511
<lang=dft>
 (ro)  [1;33m0x402d42b4[0m (0x402d4000 + 0x02b4)
Rx 256- to 511-Byte Packets Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of 256- to 511-byte recieve packets
</lang>
#### p.enet2.rmon_r_p_gte2048
<link=p.ENET2.RMON_R_P_GTE2048>
#### ENET2.IEEE_R_FRAME_OK
<link=p.ENET2.IEEE_R_FRAME_OK>
#### enet2.ieee_r_align
<link=p.ENET2.IEEE_R_ALIGN>
#### ENET2.IEEE_R_ALIGN
<link=p.ENET2.IEEE_R_ALIGN>
#### p.enet2.ieee_r_macerr
<link=p.ENET2.IEEE_R_MACERR>
#### ENET2.IEEE_R_MACERR
<link=p.ENET2.IEEE_R_MACERR>
#### enet2.tcsr0
<link=p.ENET2.TCSR0>
#### p.ENET2.TCSR1
<lang=dft>
 (rw)  [1;33m0x402d4610[0m (0x402d4000 + 0x0610)
Timer Control Status Register
 (rw) (01)  [0;32mTDRE[0m  - [00:00] -  Timer DMA Request Enable
      0 - TDRE_0 :
         DMA request is disabled
      0x1 - TDRE_1 :
         DMA request is enabled
 (rw) (04)  [0;32mTMODE[0m  - [05:02] -  Timer Mode
      0 - TMODE_0 :
         Timer Channel is disabled.
      0x1 - TMODE_1 :
         Timer Channel is configured for Input Capture on rising edge.
      0x2 - TMODE_2 :
         Timer Channel is configured for Input Capture on falling edge.
      0x3 - TMODE_3 :
         Timer Channel is configured for Input Capture on both edges.
      0x4 - TMODE_4 :
         Timer Channel is configured for Output Compare - software only.
      0x5 - TMODE_5 :
         Timer Channel is configured for Output Compare - toggle output on compa
         re.
      0x6 - TMODE_6 :
         Timer Channel is configured for Output Compare - clear output on compar
         e.
      0x7 - TMODE_7 :
         Timer Channel is configured for Output Compare - set output on compare.
      #10x1 - TMODE_9 :
         Timer Channel is configured for Output Compare - set output on compare,
          clear output on overflow.
      0xA - TMODE_10 :
         Timer Channel is configured for Output Compare - clear output on compar
         e, set output on overflow.
      0xE - TMODE_14 :
         Timer Channel is configured for Output Compare - pulse output low on co
         mpare for 1 to 32 1588-clock cycles as specified by TPWC.
      0xF - TMODE_15 :
         Timer Channel is configured for Output Compare - pulse output high on c
         ompare for 1 to 32 1588-clock cycles as specified by TPWC.
 (rw) (01)  [0;32mTIE[0m  - [06:06] -  Timer Interrupt Enable
      0 - TIE_0 :
         Interrupt is disabled
      0x1 - TIE_1 :
         Interrupt is enabled
 (rw) (01)  [0;32mTF[0m  - [07:07] -  Timer Flag
      0 - TF_0 :
         Input Capture or Output Compare has not occurred.
      0x1 - TF_1 :
         Input Capture or Output Compare has occurred.
 (rw) (05)  [0;32mTPWC[0m  - [15:11] -  Timer PulseWidth Control
      0 - TPWC_0 :
         Pulse width is one 1588-clock cycle.
      0x1 - TPWC_1 :
         Pulse width is two 1588-clock cycles.
      0x2 - TPWC_2 :
         Pulse width is three 1588-clock cycles.
      0x3 - TPWC_3 :
         Pulse width is four 1588-clock cycles.
      0x1F - TPWC_31 :
         Pulse width is 32 1588-clock cycles.
</lang>
#### p.enet2.tccr2
<link=p.ENET2.TCCR2>
#### ENET2.TCCR3
<link=p.ENET2.TCCR3>
#### p.USB1.HWGENERAL
<lang=dft>
 (ro)  [1;33m0x402e0004[0m (0x402e0000 + 0x0004)
Hardware General
 (ro) (02)  [0;32mPHYW[0m  - [05:04] -  Data width of the transciever connected to the controller core. PHYW bit reset 
 value is
      0 - PHYW_0 :
         8 bit wide data bus Software non-programmable
      0x1 - PHYW_1 :
         16 bit wide data bus Software non-programmable
      0x2 - PHYW_2 :
         Reset to 8 bit wide data bus Software programmable
      0x3 - PHYW_3 :
         Reset to 16 bit wide data bus Software programmable
 (ro) (03)  [0;32mPHYM[0m  - [08:06] -  Transciever type
      0 - PHYM_0 :
         UTMI/UMTI+
      0x1 - PHYM_1 :
         ULPI DDR
      0x2 - PHYM_2 :
         ULPI
      0x3 - PHYM_3 :
         Serial Only
      0x4 - PHYM_4 :
         Software programmable - reset to UTMI/UTMI+
      0x5 - PHYM_5 :
         Software programmable - reset to ULPI DDR
      0x6 - PHYM_6 :
         Software programmable - reset to ULPI
      0x7 - PHYM_7 :
         Software programmable - reset to Serial
 (ro) (02)  [0;32mSM[0m  - [10:09] -  Serial interface mode capability
      0 - SM_0 :
         No Serial Engine, always use parallel signalling.
      0x1 - SM_1 :
         Serial Engine present, always use serial signalling for FS/LS.
      0x2 - SM_2 :
         Software programmable - Reset to use parallel signalling for FS/LS
      0x3 - SM_3 :
         Software programmable - Reset to use serial signalling for FS/LS
</lang>
#### p.USB1.HWDEVICE
<lang=dft>
 (ro)  [1;33m0x402e000c[0m (0x402e0000 + 0x000c)
Device Hardware Parameters
 (ro) (01)  [0;32mDC[0m  - [00:00] -  Device Capable. Indicating whether device operation mode is supported or not.
      0 - DC_0 :
         Not supported
      0x1 - DC_1 :
         Supported
 (ro) (05)  [0;32mDEVEP[0m  - [05:01] -  Device Endpoint Number
</lang>
#### usb1.hwdevice
<link=p.USB1.HWDEVICE>
#### USB1.CAPLENGTH
<link=p.USB1.CAPLENGTH>
#### p.usb1.dccparams
<link=p.USB1.DCCPARAMS>
#### usb1.usbintr
<link=p.USB1.USBINTR>
#### USB1.USBINTR
<link=p.USB1.USBINTR>
#### p.USB1.FRINDEX
<lang=dft>
 (rw)  [1;33m0x402e014c[0m (0x402e0000 + 0x014c)
USB Frame Index
 (rw) (14)  [0;32mFRINDEX[0m  - [13:00] -  Frame Index
      0 - FRINDEX_0 :
         (1024) 12
      0x1 - FRINDEX_1 :
         (512) 11
      0x2 - FRINDEX_2 :
         (256) 10
      0x3 - FRINDEX_3 :
         (128) 9
      0x4 - FRINDEX_4 :
         (64) 8
      0x5 - FRINDEX_5 :
         (32) 7
      0x6 - FRINDEX_6 :
         (16) 6
      0x7 - FRINDEX_7 :
         (8) 5
</lang>
#### USB1.ASYNCLISTADDR
<link=p.USB1.ASYNCLISTADDR>
#### p.usb1.endptprime
<link=p.USB1.ENDPTPRIME>
#### p.USB1.ENDPTCTRL3
<lang=dft>
 (rw)  [1;33m0x402e01cc[0m (0x402e0000 + 0x01cc)
Endpoint Control 3
 (rw) (01)  [0;32mRXS[0m  - [00:00] -  RX Endpoint Stall - Read/Write 0 End Point OK
 (rw) (01)  [0;32mRXD[0m  - [01:01] -  RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Defaul
 t] Should always be written as zero
 (rw) (02)  [0;32mRXT[0m  - [03:02] -  RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mRXI[0m  - [05:05] -  RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for
  test and should always be written as zero
 (rw) (01)  [0;32mRXR[0m  - [06:06] -  RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the host and device
 (rw) (01)  [0;32mRXE[0m  - [07:07] -  RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
 (rw) (01)  [0;32mTXS[0m  - [16:16] -  TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will
  be cleared automatically upon receipt of a SETUP request if this Endpoint is c
 onfigured as a Control Endpoint and this bit will continue to be cleared by har
 dware until the associated ENDPTSETUPSTAT bit is cleared
 (rw) (01)  [0;32mTXD[0m  - [17:17] -  TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFA
 ULT] Should always be written as 0
 (rw) (02)  [0;32mTXT[0m  - [19:18] -  TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mTXI[0m  - [21:21] -  TX Data Toggle Inhibit 0 PID Sequencing Enabled
 (rw) (01)  [0;32mTXR[0m  - [22:22] -  TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the Host and device
 (rw) (01)  [0;32mTXE[0m  - [23:23] -  TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
</lang>
#### USB1.ENDPTCTRL4
<link=p.USB1.ENDPTCTRL4>
#### p.usb1.endptctrl6
<link=p.USB1.ENDPTCTRL6>
#### usb1.endptctrl7
<link=p.USB1.ENDPTCTRL7>
#### USB2.HWTXBUF
<link=p.USB2.HWTXBUF>
#### p.usb2.caplength
<link=p.USB2.CAPLENGTH>
#### p.usb2.usbintr
<link=p.USB2.USBINTR>
#### p.USB2.FRINDEX
<lang=dft>
 (rw)  [1;33m0x402e034c[0m (0x402e0200 + 0x014c)
USB Frame Index
 (rw) (14)  [0;32mFRINDEX[0m  - [13:00] -  Frame Index
      0 - FRINDEX_0 :
         (1024) 12
      0x1 - FRINDEX_1 :
         (512) 11
      0x2 - FRINDEX_2 :
         (256) 10
      0x3 - FRINDEX_3 :
         (128) 9
      0x4 - FRINDEX_4 :
         (64) 8
      0x5 - FRINDEX_5 :
         (32) 7
      0x6 - FRINDEX_6 :
         (16) 6
      0x7 - FRINDEX_7 :
         (8) 5
</lang>
#### p.USB2.PERIODICLISTBASE
<lang=dft>
 (rw)  [1;33m0x402e0354[0m (0x402e0200 + 0x0154)
Frame List Base Address
 (rw) (20)  [0;32mBASEADR[0m  - [31:12] -  Base Address (Low)
</lang>
#### USB2.ASYNCLISTADDR
<link=p.USB2.ASYNCLISTADDR>
#### usb2.endptlistaddr
<link=p.USB2.ENDPTLISTADDR>
#### p.usb2.endptsetupstat
<link=p.USB2.ENDPTSETUPSTAT>
#### p.USB2.ENDPTCOMPLETE
<lang=dft>
 (rw)  [1;33m0x402e03bc[0m (0x402e0200 + 0x01bc)
Endpoint Complete
 (rw) (08)  [0;32mERCE[0m  - [07:00] -  Endpoint Receive Complete Event - RW/C
 (rw) (08)  [0;32mETCE[0m  - [23:16] -  Endpoint Transmit Complete Event - R/WC
</lang>
#### usb2.endptctrl1
<link=p.USB2.ENDPTCTRL1>
#### p.USB2.ENDPTCTRL4
<lang=dft>
 (rw)  [1;33m0x402e03d0[0m (0x402e0200 + 0x01d0)
Endpoint Control 4
 (rw) (01)  [0;32mRXS[0m  - [00:00] -  RX Endpoint Stall - Read/Write 0 End Point OK
 (rw) (01)  [0;32mRXD[0m  - [01:01] -  RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Defaul
 t] Should always be written as zero
 (rw) (02)  [0;32mRXT[0m  - [03:02] -  RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mRXI[0m  - [05:05] -  RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for
  test and should always be written as zero
 (rw) (01)  [0;32mRXR[0m  - [06:06] -  RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the host and device
 (rw) (01)  [0;32mRXE[0m  - [07:07] -  RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
 (rw) (01)  [0;32mTXS[0m  - [16:16] -  TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will
  be cleared automatically upon receipt of a SETUP request if this Endpoint is c
 onfigured as a Control Endpoint and this bit will continue to be cleared by har
 dware until the associated ENDPTSETUPSTAT bit is cleared
 (rw) (01)  [0;32mTXD[0m  - [17:17] -  TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFA
 ULT] Should always be written as 0
 (rw) (02)  [0;32mTXT[0m  - [19:18] -  TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mTXI[0m  - [21:21] -  TX Data Toggle Inhibit 0 PID Sequencing Enabled
 (rw) (01)  [0;32mTXR[0m  - [22:22] -  TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the Host and device
 (rw) (01)  [0;32mTXE[0m  - [23:23] -  TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
</lang>
#### p.SEMC.BMCR1
<lang=dft>
 (rw)  [1;33m0x402f000c[0m (0x402f0000 + 0x000c)
Master Bus (AXI) Control Register 1
 (rw) (04)  [0;32mWQOS[0m  - [03:00] -  Weight of QoS
 (rw) (04)  [0;32mWAGE[0m  - [07:04] -  Weight of Aging
 (rw) (08)  [0;32mWPH[0m  - [15:08] -  Weight of Page Hit
 (rw) (08)  [0;32mWRWS[0m  - [23:16] -  Weight of Read/Write switch
 (rw) (08)  [0;32mWBR[0m  - [31:24] -  Weight of Bank Rotation
</lang>
#### p.semc.bmcr1
<link=p.SEMC.BMCR1>
#### semc.br6
<link=p.SEMC.BR6>
#### p.SEMC.NANDCR3
<lang=dft>
 (rw)  [1;33m0x402f005c[0m (0x402f0000 + 0x005c)
NAND control register 3
 (rw) (01)  [0;32mNDOPT1[0m  - [00:00] -  NAND option bit 1
 (rw) (01)  [0;32mNDOPT2[0m  - [01:01] -  NAND option bit 2
 (rw) (01)  [0;32mNDOPT3[0m  - [02:02] -  NAND option bit 3
 (rw) (01)  [0;32mCLE[0m  - [03:03] -  NAND CLE Option
 (rw) (04)  [0;32mRDS[0m  - [19:16] -  Read Data Setup cycle time.
 (rw) (04)  [0;32mRDH[0m  - [23:20] -  Read Data Hold cycle time.
 (rw) (04)  [0;32mWDS[0m  - [27:24] -  Write Data Setup cycle time.
 (rw) (04)  [0;32mWDH[0m  - [31:28] -  Write Data Hold cycle time.
</lang>
#### semc.sramcr3
<link=p.SEMC.SRAMCR3>
#### SEMC.IPCR1
<link=p.SEMC.IPCR1>
#### p.semc.iprxdat
<link=p.SEMC.IPRXDAT>
#### p.SEMC.STS5
<lang=dft>
 (ro)  [1;33m0x402f00d4[0m (0x402f0000 + 0x00d4)
Status register 5
</lang>
#### p.semc.sts7
<link=p.SEMC.STS7>
#### SEMC.STS9
<link=p.SEMC.STS9>
#### p.DCP.CTRL_TOG
<lang=dft>
 (rw)  [1;33m0x402fc00c[0m (0x402fc000 + 0x000c)
DCP control register 0
 (rw) (08)  [0;32mCHANNEL_INTERRUPT_ENABLE[0m  - [07:00] -  Per-channel interrupt enable bit
      0x1 - CH0 :
         CH0
      0x2 - CH1 :
         CH1
      0x4 - CH2 :
         CH2
      0x8 - CH3 :
         CH3
 (rw) (01)  [0;32mENABLE_CONTEXT_SWITCHING[0m  - [21:21] -  Enable automatic context switching for the channels
 (rw) (01)  [0;32mENABLE_CONTEXT_CACHING[0m  - [22:22] -  The software must set this bit to enable the caching of contexts between the op
 erations
 (rw) (01)  [0;32mGATHER_RESIDUAL_WRITES[0m  - [23:23] -  The software must set this bit to enable the ragged writes to the unaligned buf
 fers to be gathered between multiple write operations
 (ro) (01)  [0;32mPRESENT_SHA[0m  - [28:28] -  Indicates whether the SHA1/SHA2 functions are present.
      0 - Absent :
         Absent
      0x1 - Present :
         Present
 (ro) (01)  [0;32mPRESENT_CRYPTO[0m  - [29:29] -  Indicates whether the crypto (cipher/hash) functions are present.
      0 - Absent :
         Absent
      0x1 - Present :
         Present
 (rw) (01)  [0;32mCLKGATE[0m  - [30:30] -  This bit must be set to zero for a normal operation
 (rw) (01)  [0;32mSFTRST[0m  - [31:31] -  Set this bit to zero to enable a normal DCP operation
</lang>
#### p.dcp.stat_set
<link=p.DCP.STAT_SET>
#### p.DCP.PACKET4
<lang=dft>
 (ro)  [1;33m0x402fc0c0[0m (0x402fc000 + 0x00c0)
DCP work packet 4 status register
 (ro) (32)  [0;32mADDR[0m  - [31:00] -  Destination buffer address pointer
</lang>
#### p.dcp.packet6
<link=p.DCP.PACKET6>
#### p.dcp.ch0stat_set
<link=p.DCP.CH0STAT_SET>
#### DCP.CH0OPTS_SET
<link=p.DCP.CH0OPTS_SET>
#### p.DCP.CH0OPTS_CLR
<lang=dft>
 (rw)  [1;33m0x402fc138[0m (0x402fc000 + 0x0138)
DCP channel 0 options register
 (rw) (16)  [0;32mRECOVERY_TIMER[0m  - [15:00] -  This field indicates the recovery time for the channel
</lang>
#### p.dcp.ch1stat_clr
<link=p.DCP.CH1STAT_CLR>
#### dcp.ch1opts
<link=p.DCP.CH1OPTS>
#### p.DCP.CH2STAT
<lang=dft>
 (rw)  [1;33m0x402fc1a0[0m (0x402fc000 + 0x01a0)
DCP channel 2 status register
 (rw) (01)  [0;32mHASH_MISMATCH[0m  - [01:01] -  This bit indicates that a hashing check operation is mismatched for the control
  packets that enable the HASH_CHECK bit
 (rw) (01)  [0;32mERROR_SETUP[0m  - [02:02] -  This bit indicates that the hardware detected an invalid programming configurat
 ion (such as a buffer length that is not a multiple of the natural data size fo
 r the operation)
 (rw) (01)  [0;32mERROR_PACKET[0m  - [03:03] -  This bit indicates that a bus error occurred when reading the packet or payload
 , or when writing the status back to the packet paylaod
 (rw) (01)  [0;32mERROR_SRC[0m  - [04:04] -  This bit indicates that a bus error occurred when reading from the source buffe
 r
 (rw) (01)  [0;32mERROR_DST[0m  - [05:05] -  This bit indicates that a bus error occurred when storing to the destination bu
 ffer
 (rw) (01)  [0;32mERROR_PAGEFAULT[0m  - [06:06] -  This bit indicates that a page fault occurred while converting a virtual addres
 s to a physical address
 (rw) (08)  [0;32mERROR_CODE[0m  - [23:16] -  Indicates additional error codes for some of the error conditions.
      0x1 - NEXT_CHAIN_IS_0 :
         Error is signalled because the next pointer is 0x00000000.
      0x2 - NO_CHAIN :
         Error is signalled because the semaphore is of a non-zero value and nei
         ther of the chain bits is set.
      0x3 - CONTEXT_ERROR :
         Error is signalled because an error was reported while reading/writing 
         the context buffer.
      0x4 - PAYLOAD_ERROR :
         Error is signalled because an error was reported while reading/writing 
         the payload.
      0x5 - INVALID_MODE :
         Error is signalled because the control packet specifies an invalid mode
          select (for instance, blit + hash).
 (ro) (08)  [0;32mTAG[0m  - [31:24] -  Indicates the tag from the last completed packet in the command structure.
</lang>
#### p.dcp.ch2stat_set
<link=p.DCP.CH2STAT_SET>
#### DCP.CH2OPTS_SET
<link=p.DCP.CH2OPTS_SET>
#### p.dcp.ch3sema
<link=p.DCP.CH3SEMA>
#### p.dcp.ch3stat_clr
<link=p.DCP.CH3STAT_CLR>
#### dcp.ch3opts_clr
<link=p.DCP.CH3OPTS_CLR>
#### p.dcp.ch3opts_tog
<link=p.DCP.CH3OPTS_TOG>
#### p.dcp.version
<link=p.DCP.VERSION>
#### dcp.version
<link=p.DCP.VERSION>
#### SPDIF.SRPC
<link=p.SPDIF.SRPC>
#### p.spdif.srl
<link=p.SPDIF.SRL>
#### p.SPDIF.STR
<lang=dft>
 (rw)  [1;33m0x40380030[0m (0x40380000 + 0x0030)
SPDIFTxRight Register
 (wo) (24)  [0;32mTxDataRight[0m  - [23:00] -  SPDIF transmit right channel data. It is write-only, and always returns zeros w
 hen read
</lang>
#### p.SPDIF.STC
<lang=dft>
 (rw)  [1;33m0x40380050[0m (0x40380000 + 0x0050)
SPDIFTxClk Register
 (rw) (07)  [0;32mTxClk_DF[0m  - [06:00] -  Divider factor (1-128)
      0 - TxClk_DF_0 :
         divider factor is 1
      0x1 - TxClk_DF_1 :
         divider factor is 2
      0x7F - TxClk_DF_127 :
         divider factor is 128
 (rw) (01)  [0;32mtx_all_clk_en[0m  - [07:07] -  Spdif transfer clock enable. When data is going to be transfered, this bit shou
 ld be set to1.
      0 - tx_all_clk_en_0 :
         disable transfer clock.
      0x1 - tx_all_clk_en_1 :
         enable transfer clock.
 (rw) (03)  [0;32mTxClk_Source[0m  - [10:08] -  no description available
      0 - TxClk_Source_0 :
         XTALOSC input (XTALOSC clock)
      0x1 - TxClk_Source_1 :
         tx_clk input (from SPDIF0_CLK_ROOT. See CCM.)
      0x2 - TxClk_Source_2 :
         tx_clk1 (from SAI1)
      0x3 - TxClk_Source_3 :
         tx_clk2 SPDIF_EXT_CLK, from pads
      0x4 - TxClk_Source_4 :
         tx_clk3 (from SAI2)
      0x5 - TxClk_Source_5 :
         ipg_clk input (frequency divided)
      0x6 - TxClk_Source_6 :
         tx_clk4 (from SAI3)
 (rw) (09)  [0;32mSYSCLK_DF[0m  - [19:11] -  system clock divider factor, 2~512.
      0 - SYSCLK_DF_0 :
         no clock signal
      0x1 - SYSCLK_DF_1 :
         divider factor is 2
      0x1FF - SYSCLK_DF_511 :
         divider factor is 512
</lang>
#### SAI1.TCR2
<link=p.SAI1.TCR2>
#### p.SAI1.TDR[0]
<lang=dft>
 (rw)  [1;33m0x40384020[0m (0x40384000 + 0x0020)
SAI Transmit Data Register
 (rw) (32)  [0;32mTDR[0m  - [31:00] -  Transmit Data Register
</lang>
#### sai1.tdr[2]
<link=p.SAI1.TDR[2]>
#### p.sai1.tdr[3]
<link=p.SAI1.TDR[3]>
#### SAI1.TFR[1]
<link=p.SAI1.TFR[1]>
#### p.SAI1.TMR
<lang=dft>
 (rw)  [1;33m0x40384060[0m (0x40384000 + 0x0060)
SAI Transmit Mask Register
 (rw) (32)  [0;32mTWM[0m  - [31:00] -  Transmit Word Mask
      0 - TWM_0 :
         Word N is enabled.
      0x1 - TWM_1 :
         Word N is masked. The transmit data pins are tri-stated or drive zero w
         hen masked.
</lang>
#### SAI1.RCR3
<link=p.SAI1.RCR3>
#### sai1.rfr[2]
<link=p.SAI1.RFR[2]>
#### p.sai2.tdr[1]
<link=p.SAI2.TDR[1]>
#### SAI2.TDR[3]
<link=p.SAI2.TDR[3]>
#### sai2.tfr[3]
<link=p.SAI2.TFR[3]>
#### p.SAI2.RCR1
<lang=dft>
 (rw)  [1;33m0x4038808c[0m (0x40388000 + 0x008c)
SAI Receive Configuration 1 Register
 (rw) (05)  [0;32mRFW[0m  - [04:00] -  Receive FIFO Watermark
</lang>
#### p.sai2.rcr2
<link=p.SAI2.RCR2>
#### sai2.rcr4
<link=p.SAI2.RCR4>
#### SAI2.RCR4
<link=p.SAI2.RCR4>
#### SAI2.RDR[2]
<link=p.SAI2.RDR[2]>
#### p.SAI2.RFR[0]
<lang=dft>
 (ro)  [1;33m0x403880c0[0m (0x40388000 + 0x00c0)
SAI Receive FIFO Register
 (ro) (06)  [0;32mRFP[0m  - [05:00] -  Read FIFO Pointer
 (ro) (01)  [0;32mRCP[0m  - [15:15] -  Receive Channel Pointer
      0 - RCP_0 :
         No effect.
      0x1 - RCP_1 :
         FIFO combine is enabled for FIFO reads and this FIFO will be read on th
         e next FIFO read.
 (ro) (06)  [0;32mWFP[0m  - [21:16] -  Write FIFO Pointer
</lang>
#### sai2.rfr[0]
<link=p.SAI2.RFR[0]>
#### p.sai3.param
<link=p.SAI3.PARAM>
#### p.sai3.rcr2
<link=p.SAI3.RCR2>
#### sai3.rcr3
<link=p.SAI3.RCR3>
#### SAI3.RDR[3]
<link=p.SAI3.RDR[3]>
#### p.LPSPI1.CR
<lang=dft>
 (rw)  [1;33m0x40394010[0m (0x40394000 + 0x0010)
Control Register
 (rw) (01)  [0;32mMEN[0m  - [00:00] -  Module Enable
      0 - MEN_0 :
         Module is disabled
      0x1 - MEN_1 :
         Module is enabled
 (rw) (01)  [0;32mRST[0m  - [01:01] -  Software Reset
      0 - RST_0 :
         Module is not reset
      0x1 - RST_1 :
         Module is reset
 (rw) (01)  [0;32mDOZEN[0m  - [02:02] -  Doze mode enable
      0 - DOZEN_0 :
         Module is enabled in Doze mode
      0x1 - DOZEN_1 :
         Module is disabled in Doze mode
 (rw) (01)  [0;32mDBGEN[0m  - [03:03] -  Debug Enable
      0 - DBGEN_0 :
         Module is disabled in debug mode
      0x1 - DBGEN_1 :
         Module is enabled in debug mode
 (wo) (01)  [0;32mRTF[0m  - [08:08] -  Reset Transmit FIFO
      0 - RTF_0 :
         No effect
      0x1 - RTF_1 :
         Transmit FIFO is reset
 (wo) (01)  [0;32mRRF[0m  - [09:09] -  Reset Receive FIFO
      0 - RRF_0 :
         No effect
      0x1 - RRF_1 :
         Receive FIFO is reset
</lang>
#### p.lpspi1.rsr
<link=p.LPSPI1.RSR>
#### p.LPSPI2.IER
<lang=dft>
 (rw)  [1;33m0x40398018[0m (0x40398000 + 0x0018)
Interrupt Enable Register
 (rw) (01)  [0;32mTDIE[0m  - [00:00] -  Transmit Data Interrupt Enable
      0 - TDIE_0 :
         Disabled
      0x1 - TDIE_1 :
         Enabled
 (rw) (01)  [0;32mRDIE[0m  - [01:01] -  Receive Data Interrupt Enable
      0 - RDIE_0 :
         Disabled
      0x1 - RDIE_1 :
         Enabled
 (rw) (01)  [0;32mWCIE[0m  - [08:08] -  Word Complete Interrupt Enable
      0 - WCIE_0 :
         Disabled
      0x1 - WCIE_1 :
         Enabled
 (rw) (01)  [0;32mFCIE[0m  - [09:09] -  Frame Complete Interrupt Enable
      0 - FCIE_0 :
         Disabled
      0x1 - FCIE_1 :
         Enabled
 (rw) (01)  [0;32mTCIE[0m  - [10:10] -  Transfer Complete Interrupt Enable
      0 - TCIE_0 :
         Disabled
      0x1 - TCIE_1 :
         Enabled
 (rw) (01)  [0;32mTEIE[0m  - [11:11] -  Transmit Error Interrupt Enable
      0 - TEIE_0 :
         Disabled
      0x1 - TEIE_1 :
         Enabled
 (rw) (01)  [0;32mREIE[0m  - [12:12] -  Receive Error Interrupt Enable
      0 - REIE_0 :
         Disabled
      0x1 - REIE_1 :
         Enabled
 (rw) (01)  [0;32mDMIE[0m  - [13:13] -  Data Match Interrupt Enable
      0 - DMIE_0 :
         Disabled
      0x1 - DMIE_1 :
         Enabled
</lang>
#### lpspi2.der
<link=p.LPSPI2.DER>
#### lpspi2.fcr
<link=p.LPSPI2.FCR>
#### p.lpspi2.tdr
<link=p.LPSPI2.TDR>
#### lpspi3.verid
<link=p.LPSPI3.VERID>
#### p.LPSPI3.DER
<lang=dft>
 (rw)  [1;33m0x4039c01c[0m (0x4039c000 + 0x001c)
DMA Enable Register
 (rw) (01)  [0;32mTDDE[0m  - [00:00] -  Transmit Data DMA Enable
      0 - TDDE_0 :
         DMA request is disabled
      0x1 - TDDE_1 :
         DMA request is enabled
 (rw) (01)  [0;32mRDDE[0m  - [01:01] -  Receive Data DMA Enable
      0 - RDDE_0 :
         DMA request is disabled
      0x1 - RDDE_1 :
         DMA request is enabled
</lang>
#### p.LPSPI3.TDR
<lang=dft>
 (wo)  [1;33m0x4039c064[0m (0x4039c000 + 0x0064)
Transmit Data Register
 (wo) (32)  [0;32mDATA[0m  - [31:00] -  Transmit Data
</lang>
#### LPSPI4.PARAM
<link=p.LPSPI4.PARAM>
#### lpspi4.cfgr0
<link=p.LPSPI4.CFGR0>
#### p.LPSPI4.DMR1
<lang=dft>
 (rw)  [1;33m0x403a0034[0m (0x403a0000 + 0x0034)
Data Match Register 1
 (rw) (32)  [0;32mMATCH1[0m  - [31:00] -  Match 1 Value
</lang>
#### p.LPSPI4.TDR
<lang=dft>
 (wo)  [1;33m0x403a0064[0m (0x403a0000 + 0x0064)
Transmit Data Register
 (wo) (32)  [0;32mDATA[0m  - [31:00] -  Transmit Data
</lang>
#### p.LPSPI4.RSR
<lang=dft>
 (ro)  [1;33m0x403a0070[0m (0x403a0000 + 0x0070)
Receive Status Register
 (ro) (01)  [0;32mSOF[0m  - [00:00] -  Start Of Frame
      0 - SOF_0 :
         Subsequent data word received after LPSPI_PCS assertion
      0x1 - SOF_1 :
         First data word received after LPSPI_PCS assertion
 (ro) (01)  [0;32mRXEMPTY[0m  - [01:01] -  RX FIFO Empty
      0 - RXEMPTY_0 :
         RX FIFO is not empty
      0x1 - RXEMPTY_1 :
         RX FIFO is empty
</lang>
#### adc_etc.done0_1_irq
<link=p.ADC_ETC.DONE0_1_IRQ>
#### ADC_ETC.DMA_CTRL
<link=p.ADC_ETC.DMA_CTRL>
#### ADC_ETC.TRIG0_CHAIN_3_2
<link=p.ADC_ETC.TRIG0_CHAIN_3_2>
#### ADC_ETC.TRIG0_RESULT_1_0
<link=p.ADC_ETC.TRIG0_RESULT_1_0>
#### adc_etc.trig0_result_5_4
<link=p.ADC_ETC.TRIG0_RESULT_5_4>
#### adc_etc.trig0_result_7_6
<link=p.ADC_ETC.TRIG0_RESULT_7_6>
#### adc_etc.trig1_chain_1_0
<link=p.ADC_ETC.TRIG1_CHAIN_1_0>
#### adc_etc.trig1_chain_7_6
<link=p.ADC_ETC.TRIG1_CHAIN_7_6>
#### ADC_ETC.TRIG2_CHAIN_3_2
<link=p.ADC_ETC.TRIG2_CHAIN_3_2>
#### ADC_ETC.TRIG2_CHAIN_5_4
<link=p.ADC_ETC.TRIG2_CHAIN_5_4>
#### adc_etc.trig3_chain_7_6
<link=p.ADC_ETC.TRIG3_CHAIN_7_6>
#### p.adc_etc.trig3_result_1_0
<link=p.ADC_ETC.TRIG3_RESULT_1_0>
#### p.adc_etc.trig3_result_7_6
<link=p.ADC_ETC.TRIG3_RESULT_7_6>
#### p.ADC_ETC.TRIG4_COUNTER
<lang=dft>
 (rw)  [1;33m0x403b00b4[0m (0x403b0000 + 0x00b4)
ETC_TRIG4 Counter Register
 (rw) (16)  [0;32mINIT_DELAY[0m  - [15:00] -  TRIGGER initial delay counter
 (rw) (16)  [0;32mSAMPLE_INTERVAL[0m  - [31:16] -  TRIGGER sampling interval counter
</lang>
#### adc_etc.trig4_counter
<link=p.ADC_ETC.TRIG4_COUNTER>
#### p.ADC_ETC.TRIG5_RESULT_5_4
<lang=dft>
 (ro)  [1;33m0x403b00f8[0m (0x403b0000 + 0x00f8)
ETC_TRIG Result Data 5/4 Register
 (ro) (12)  [0;32mDATA4[0m  - [11:00] -  Result DATA4
 (ro) (12)  [0;32mDATA5[0m  - [27:16] -  Result DATA5
</lang>
#### p.ADC_ETC.TRIG5_RESULT_7_6
<lang=dft>
 (ro)  [1;33m0x403b00fc[0m (0x403b0000 + 0x00fc)
ETC_TRIG Result Data 7/6 Register
 (ro) (12)  [0;32mDATA6[0m  - [11:00] -  Result DATA6
 (ro) (12)  [0;32mDATA7[0m  - [27:16] -  Result DATA7
</lang>
#### p.adc_etc.trig6_chain_5_4
<link=p.ADC_ETC.TRIG6_CHAIN_5_4>
#### p.adc_etc.trig6_chain_7_6
<link=p.ADC_ETC.TRIG6_CHAIN_7_6>
#### adc_etc.trig7_chain_5_4
<link=p.ADC_ETC.TRIG7_CHAIN_5_4>
#### p.AOI1.BFCRT231
<lang=dft>
 (rw)  [1;33m0x403b4006[0m (0x403b4000 + 0x0006)
Boolean Function Term 2 and 3 Configuration Register for EVENTn
 (rw) (02)  [0;32mPT3_DC[0m  - [01:00] -  Product term 3, D input configuration
      0 - PT3_DC_0 :
         Force the D input in this product term to a logical zero
      0x1 - PT3_DC_1 :
         Pass the D input in this product term
      0x2 - PT3_DC_2 :
         Complement the D input in this product term
      0x3 - PT3_DC_3 :
         Force the D input in this product term to a logical one
 (rw) (02)  [0;32mPT3_CC[0m  - [03:02] -  Product term 3, C input configuration
      0 - PT3_CC_0 :
         Force the C input in this product term to a logical zero
      0x1 - PT3_CC_1 :
         Pass the C input in this product term
      0x2 - PT3_CC_2 :
         Complement the C input in this product term
      0x3 - PT3_CC_3 :
         Force the C input in this product term to a logical one
 (rw) (02)  [0;32mPT3_BC[0m  - [05:04] -  Product term 3, B input configuration
      0 - PT3_BC_0 :
         Force the B input in this product term to a logical zero
      0x1 - PT3_BC_1 :
         Pass the B input in this product term
      0x2 - PT3_BC_2 :
         Complement the B input in this product term
      0x3 - PT3_BC_3 :
         Force the B input in this product term to a logical one
 (rw) (02)  [0;32mPT3_AC[0m  - [07:06] -  Product term 3, A input configuration
      0 - PT3_AC_0 :
         Force the A input in this product term to a logical zero
      0x1 - PT3_AC_1 :
         Pass the A input in this product term
      0x2 - PT3_AC_2 :
         Complement the A input in this product term
      0x3 - PT3_AC_3 :
         Force the A input in this product term to a logical one
 (rw) (02)  [0;32mPT2_DC[0m  - [09:08] -  Product term 2, D input configuration
      0 - PT2_DC_0 :
         Force the D input in this product term to a logical zero
      0x1 - PT2_DC_1 :
         Pass the D input in this product term
      0x2 - PT2_DC_2 :
         Complement the D input in this product term
      0x3 - PT2_DC_3 :
         Force the D input in this product term to a logical one
 (rw) (02)  [0;32mPT2_CC[0m  - [11:10] -  Product term 2, C input configuration
      0 - PT2_CC_0 :
         Force the C input in this product term to a logical zero
      0x1 - PT2_CC_1 :
         Pass the C input in this product term
      0x2 - PT2_CC_2 :
         Complement the C input in this product term
      0x3 - PT2_CC_3 :
         Force the C input in this product term to a logical one
 (rw) (02)  [0;32mPT2_BC[0m  - [13:12] -  Product term 2, B input configuration
      0 - PT2_BC_0 :
         Force the B input in this product term to a logical zero
      0x1 - PT2_BC_1 :
         Pass the B input in this product term
      0x2 - PT2_BC_2 :
         Complement the B input in this product term
      0x3 - PT2_BC_3 :
         Force the B input in this product term to a logical one
 (rw) (02)  [0;32mPT2_AC[0m  - [15:14] -  Product term 2, A input configuration
      0 - PT2_AC_0 :
         Force the A input in this product term to a logical zero
      0x1 - PT2_AC_1 :
         Pass the A input in this product term
      0x2 - PT2_AC_2 :
         Complement the A input in this product term
      0x3 - PT2_AC_3 :
         Force the A input in this product term to a logical one
</lang>
#### aoi1.bfcrt232
<link=p.AOI1.BFCRT232>
#### AOI2.BFCRT011
<link=p.AOI2.BFCRT011>
#### xbara1.sel11
<link=p.XBARA1.SEL11>
#### p.XBARA1.SEL13
<lang=dft>
 (rw)  [1;33m0x403bc01a[0m (0x403bc000 + 0x001a)
Crossbar A Select Register 13
 (rw) (07)  [0;32mSEL26[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL27[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### p.xbara1.sel14
<link=p.XBARA1.SEL14>
#### xbara1.sel24
<link=p.XBARA1.SEL24>
#### p.xbara1.sel25
<link=p.XBARA1.SEL25>
#### p.XBARA1.SEL26
<lang=dft>
 (rw)  [1;33m0x403bc034[0m (0x403bc000 + 0x0034)
Crossbar A Select Register 26
 (rw) (07)  [0;32mSEL52[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL53[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### XBARA1.SEL27
<link=p.XBARA1.SEL27>
#### XBARA1.SEL30
<link=p.XBARA1.SEL30>
#### p.XBARA1.SEL35
<lang=dft>
 (rw)  [1;33m0x403bc046[0m (0x403bc000 + 0x0046)
Crossbar A Select Register 35
 (rw) (07)  [0;32mSEL70[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL71[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### xbara1.sel37
<link=p.XBARA1.SEL37>
#### XBARA1.SEL52
<link=p.XBARA1.SEL52>
#### p.xbarb2.sel1
<link=p.XBARB2.SEL1>
#### xbarb2.sel4
<link=p.XBARB2.SEL4>
#### p.xbarb3.sel6
<link=p.XBARB3.SEL6>
#### XBARB3.SEL6
<link=p.XBARB3.SEL6>
#### enc1.revh
<link=p.ENC1.REVH>
#### ENC1.LINIT
<link=p.ENC1.LINIT>
#### p.enc2
<link=p.ENC2>
#### p.enc2.filt
<link=p.ENC2.FILT>
#### p.enc2.wtr
<link=p.ENC2.WTR>
#### p.ENC2.LMOD
<lang=dft>
 (rw)  [1;33m0x403cc022[0m (0x403cc000 + 0x0022)
Lower Modulus Register
 (rw) (16)  [0;32mMOD[0m  - [15:00] -  This read/write register contains the lower (least significant) half of the mod
 ulus register
</lang>
#### p.enc3.filt
<link=p.ENC3.FILT>
#### ENC3.WTR
<link=p.ENC3.WTR>
#### ENC3.POSDH
<link=p.ENC3.POSDH>
#### ENC3.REVH
<link=p.ENC3.REVH>
#### p.enc3.tst
<link=p.ENC3.TST>
#### enc3.tst
<link=p.ENC3.TST>
#### p.ENC4.POSDH
<lang=dft>
 (ro)  [1;33m0x403d4008[0m (0x403d4000 + 0x0008)
Position Difference Hold Register
 (ro) (16)  [0;32mPOSDH[0m  - [15:00] -  This read-only register contains a snapshot of the value of the POSD register
</lang>
#### p.ENC4.LPOS
<lang=dft>
 (rw)  [1;33m0x403d4010[0m (0x403d4000 + 0x0010)
Lower Position Counter Register
 (rw) (16)  [0;32mPOS[0m  - [15:00] -  This read/write register contains the lower (least significant) half of the pos
 ition counter
</lang>
#### ENC4.CTRL2
<link=p.ENC4.CTRL2>
#### p.pwm1.sm0fracval4
<link=p.PWM1.SM0FRACVAL4>
#### pwm1.sm0fracval4
<link=p.PWM1.SM0FRACVAL4>
#### pwm1.sm0val4
<link=p.PWM1.SM0VAL4>
#### p.PWM1.SM0CVAL0
<lang=dft>
 (ro)  [1;33m0x403dc040[0m (0x403dc000 + 0x0040)
Capture Value 0 Register
 (ro) (16)  [0;32mCAPTVAL0[0m  - [15:00] -  CAPTVAL0
</lang>
#### PWM1.SM0CVAL0
<link=p.PWM1.SM0CVAL0>
#### p.PWM1.SM0CVAL0CYC
<lang=dft>
 (ro)  [1;33m0x403dc042[0m (0x403dc000 + 0x0042)
Capture Value 0 Cycle Register
 (ro) (04)  [0;32mCVAL0CYC[0m  - [03:00] -  CVAL0CYC
</lang>
#### PWM1.SM0CVAL0CYC
<link=p.PWM1.SM0CVAL0CYC>
#### p.PWM1.SM0CVAL3CYC
<lang=dft>
 (ro)  [1;33m0x403dc04e[0m (0x403dc000 + 0x004e)
Capture Value 3 Cycle Register
 (ro) (04)  [0;32mCVAL3CYC[0m  - [03:00] -  CVAL3CYC
</lang>
#### pwm1.sm1ctrl
<link=p.PWM1.SM1CTRL>
#### p.pwm1.sm1fracval1
<link=p.PWM1.SM1FRACVAL1>
#### p.PWM1.SM1FRACVAL3
<lang=dft>
 (rw)  [1;33m0x403dc074[0m (0x403dc000 + 0x0074)
Fractional Value Register 3
 (rw) (05)  [0;32mFRACVAL3[0m  - [15:11] -  Fractional Value 3
</lang>
#### pwm1.sm1val5
<link=p.PWM1.SM1VAL5>
#### PWM1.SM1DTCNT0
<link=p.PWM1.SM1DTCNT0>
#### pwm1.sm1captcompa
<link=p.PWM1.SM1CAPTCOMPA>
#### PWM1.SM1CAPTCOMPX
<link=p.PWM1.SM1CAPTCOMPX>
#### pwm1.sm1cval3cyc
<link=p.PWM1.SM1CVAL3CYC>
#### PWM1.SM1CVAL4
<link=p.PWM1.SM1CVAL4>
#### p.pwm1.sm1cval5
<link=p.PWM1.SM1CVAL5>
#### pwm1.sm2ctrl2
<link=p.PWM1.SM2CTRL2>
#### p.pwm1.sm2val5
<link=p.PWM1.SM2VAL5>
#### PWM1.SM2DMAEN
<link=p.PWM1.SM2DMAEN>
#### p.PWM1.SM2DISMAP1
<lang=dft>
 (rw)  [1;33m0x403dc0ee[0m (0x403dc000 + 0x00ee)
Fault Disable Mapping Register 1
 (rw) (04)  [0;32mDIS1A[0m  - [03:00] -  PWM_A Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1B[0m  - [07:04] -  PWM_B Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1X[0m  - [11:08] -  PWM_X Fault Disable Mask 1
</lang>
#### p.pwm1.sm2captctrlb
<link=p.PWM1.SM2CAPTCTRLB>
#### PWM1.SM2CAPTCTRLB
<link=p.PWM1.SM2CAPTCTRLB>
#### p.PWM1.SM2CAPTCTRLX
<lang=dft>
 (rw)  [1;33m0x403dc0fc[0m (0x403dc000 + 0x00fc)
Capture Control X Register
 (rw) (01)  [0;32mARMX[0m  - [00:00] -  Arm X
      0 - ARMX_0 :
         Input capture operation is disabled.
      0x1 - ARMX_1 :
         Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.
 (rw) (01)  [0;32mONESHOTX[0m  - [01:01] -  One Shot Mode Aux
      0 - ONESHOTX_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after the ARMX bit is set. Once a c
         apture occurs, capture circuit 0 is disarmed and capture circuit 1 is a
         rmed. After capture circuit 1 performs a capture, it is disarmed and ca
         pture circuit 0 is re-armed. The process continues indefinitely.If only
          one of the capture circuits is enabled, then captures continue indefin
         itely on the enabled capture circuit.
      0x1 - ONESHOTX_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after the ARMX bit is set. Once a captu
         re occurs, capture circuit 0 is disarmed and capture circuit 1 is armed
         . After capture circuit 1 performs a capture, it is disarmed and the AR
         MX bit is cleared. No further captures will be performed until the ARMX
          bit is set again.If only one of the capture circuits is enabled, then 
         a single capture will occur on the enabled capture circuit and the ARMX
          bit is then cleared.
 (rw) (02)  [0;32mEDGX0[0m  - [03:02] -  Edge X 0
      0 - EDGX0_0 :
         Disabled
      0x1 - EDGX0_1 :
         Capture falling edges
      0x2 - EDGX0_2 :
         Capture rising edges
      0x3 - EDGX0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGX1[0m  - [05:04] -  Edge X 1
      0 - EDGX1_0 :
         Disabled
      0x1 - EDGX1_1 :
         Capture falling edges
      0x2 - EDGX1_2 :
         Capture rising edges
      0x3 - EDGX1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELX[0m  - [06:06] -  Input Select X
      0 - INP_SELX_0 :
         Raw PWM_X input signal selected as source.
      0x1 - INP_SELX_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX
         [EDGX1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDG
         X1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTX_EN[0m  - [07:07] -  Edge Counter X Enable
      0 - EDGCNTX_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTX_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFXWM[0m  - [09:08] -  Capture X FIFOs Water Mark
 (ro) (03)  [0;32mCX0CNT[0m  - [12:10] -  Capture X0 FIFO Word Count
 (ro) (03)  [0;32mCX1CNT[0m  - [15:13] -  Capture X1 FIFO Word Count
</lang>
#### p.PWM1.SM2CVAL0CYC
<lang=dft>
 (ro)  [1;33m0x403dc102[0m (0x403dc000 + 0x0102)
Capture Value 0 Cycle Register
 (ro) (04)  [0;32mCVAL0CYC[0m  - [03:00] -  CVAL0CYC
</lang>
#### p.pwm1.sm2cval3
<link=p.PWM1.SM2CVAL3>
#### pwm1.sm2cval4
<link=p.PWM1.SM2CVAL4>
#### p.pwm1.sm3fracval3
<link=p.PWM1.SM3FRACVAL3>
#### p.pwm1.sm3val4
<link=p.PWM1.SM3VAL4>
#### PWM1.SM3DTCNT1
<link=p.PWM1.SM3DTCNT1>
#### PWM1.SM3CAPTCOMPA
<link=p.PWM1.SM3CAPTCOMPA>
#### pwm1.sm3cval5cyc
<link=p.PWM1.SM3CVAL5CYC>
#### pwm1.outen
<link=p.PWM1.OUTEN>
#### p.PWM1.FFILT0
<lang=dft>
 (rw)  [1;33m0x403dc190[0m (0x403dc000 + 0x0190)
Fault Filter Register
 (rw) (08)  [0;32mFILT_PER[0m  - [07:00] -  Fault Filter Period
 (rw) (03)  [0;32mFILT_CNT[0m  - [10:08] -  Fault Filter Count
 (rw) (01)  [0;32mGSTR[0m  - [15:15] -  Fault Glitch Stretch Enable
      0 - GSTR_0 :
         Fault input glitch stretching is disabled.
      0x1 - GSTR_1 :
         Input fault signals will be stretched to at least 2 IPBus clock cycles.
</lang>
#### PWM1.FCTRL20
<link=p.PWM1.FCTRL20>
#### p.pwm2.sm0cnt
<link=p.PWM2.SM0CNT>
#### p.pwm2.sm0init
<link=p.PWM2.SM0INIT>
#### PWM2.SM0DTCNT0
<link=p.PWM2.SM0DTCNT0>
#### p.pwm2.sm1fracval2
<link=p.PWM2.SM1FRACVAL2>
#### p.pwm2.sm1frctrl
<link=p.PWM2.SM1FRCTRL>
#### p.pwm2.sm1octrl
<link=p.PWM2.SM1OCTRL>
#### PWM2.SM1STS
<link=p.PWM2.SM1STS>
#### p.PWM2.SM1DISMAP1
<lang=dft>
 (rw)  [1;33m0x403e008e[0m (0x403e0000 + 0x008e)
Fault Disable Mapping Register 1
 (rw) (04)  [0;32mDIS1A[0m  - [03:00] -  PWM_A Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1B[0m  - [07:04] -  PWM_B Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1X[0m  - [11:08] -  PWM_X Fault Disable Mask 1
</lang>
#### PWM2.SM1CAPTCTRLA
<link=p.PWM2.SM1CAPTCTRLA>
#### p.PWM2.SM1CAPTCTRLX
<lang=dft>
 (rw)  [1;33m0x403e009c[0m (0x403e0000 + 0x009c)
Capture Control X Register
 (rw) (01)  [0;32mARMX[0m  - [00:00] -  Arm X
      0 - ARMX_0 :
         Input capture operation is disabled.
      0x1 - ARMX_1 :
         Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.
 (rw) (01)  [0;32mONESHOTX[0m  - [01:01] -  One Shot Mode Aux
      0 - ONESHOTX_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after the ARMX bit is set. Once a c
         apture occurs, capture circuit 0 is disarmed and capture circuit 1 is a
         rmed. After capture circuit 1 performs a capture, it is disarmed and ca
         pture circuit 0 is re-armed. The process continues indefinitely.If only
          one of the capture circuits is enabled, then captures continue indefin
         itely on the enabled capture circuit.
      0x1 - ONESHOTX_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after the ARMX bit is set. Once a captu
         re occurs, capture circuit 0 is disarmed and capture circuit 1 is armed
         . After capture circuit 1 performs a capture, it is disarmed and the AR
         MX bit is cleared. No further captures will be performed until the ARMX
          bit is set again.If only one of the capture circuits is enabled, then 
         a single capture will occur on the enabled capture circuit and the ARMX
          bit is then cleared.
 (rw) (02)  [0;32mEDGX0[0m  - [03:02] -  Edge X 0
      0 - EDGX0_0 :
         Disabled
      0x1 - EDGX0_1 :
         Capture falling edges
      0x2 - EDGX0_2 :
         Capture rising edges
      0x3 - EDGX0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGX1[0m  - [05:04] -  Edge X 1
      0 - EDGX1_0 :
         Disabled
      0x1 - EDGX1_1 :
         Capture falling edges
      0x2 - EDGX1_2 :
         Capture rising edges
      0x3 - EDGX1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELX[0m  - [06:06] -  Input Select X
      0 - INP_SELX_0 :
         Raw PWM_X input signal selected as source.
      0x1 - INP_SELX_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX
         [EDGX1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDG
         X1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTX_EN[0m  - [07:07] -  Edge Counter X Enable
      0 - EDGCNTX_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTX_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFXWM[0m  - [09:08] -  Capture X FIFOs Water Mark
 (ro) (03)  [0;32mCX0CNT[0m  - [12:10] -  Capture X0 FIFO Word Count
 (ro) (03)  [0;32mCX1CNT[0m  - [15:13] -  Capture X1 FIFO Word Count
</lang>
#### PWM2.SM1CAPTCOMPX
<link=p.PWM2.SM1CAPTCOMPX>
#### p.PWM2.SM1CVAL0CYC
<lang=dft>
 (ro)  [1;33m0x403e00a2[0m (0x403e0000 + 0x00a2)
Capture Value 0 Cycle Register
 (ro) (04)  [0;32mCVAL0CYC[0m  - [03:00] -  CVAL0CYC
</lang>
#### pwm2.sm1cval1
<link=p.PWM2.SM1CVAL1>
#### pwm2.sm2val2
<link=p.PWM2.SM2VAL2>
#### p.PWM2.SM2FRACVAL3
<lang=dft>
 (rw)  [1;33m0x403e00d4[0m (0x403e0000 + 0x00d4)
Fractional Value Register 3
 (rw) (05)  [0;32mFRACVAL3[0m  - [15:11] -  Fractional Value 3
</lang>
#### PWM2.SM2CVAL3
<link=p.PWM2.SM2CVAL3>
#### pwm2.sm3val3
<link=p.PWM2.SM3VAL3>
#### p.pwm2.sm3captctrla
<link=p.PWM2.SM3CAPTCTRLA>
#### pwm2.sm3captctrlb
<link=p.PWM2.SM3CAPTCTRLB>
#### p.PWM2.SM3CVAL0
<lang=dft>
 (ro)  [1;33m0x403e0160[0m (0x403e0000 + 0x0160)
Capture Value 0 Register
 (ro) (16)  [0;32mCAPTVAL0[0m  - [15:00] -  CAPTVAL0
</lang>
#### p.PWM2.SM3CVAL0CYC
<lang=dft>
 (ro)  [1;33m0x403e0162[0m (0x403e0000 + 0x0162)
Capture Value 0 Cycle Register
 (ro) (04)  [0;32mCVAL0CYC[0m  - [03:00] -  CVAL0CYC
</lang>
#### PWM2.SM3CVAL1
<link=p.PWM2.SM3CVAL1>
#### p.PWM2.SM3CVAL3CYC
<lang=dft>
 (ro)  [1;33m0x403e016e[0m (0x403e0000 + 0x016e)
Capture Value 3 Cycle Register
 (ro) (04)  [0;32mCVAL3CYC[0m  - [03:00] -  CVAL3CYC
</lang>
#### p.pwm2.mask
<link=p.PWM2.MASK>
#### pwm2.ffilt0
<link=p.PWM2.FFILT0>
#### p.pwm3.sm0val5
<link=p.PWM3.SM0VAL5>
#### PWM3.SM0STS
<link=p.PWM3.SM0STS>
#### pwm3.sm0dmaen
<link=p.PWM3.SM0DMAEN>
#### p.PWM3.SM0DISMAP1
<lang=dft>
 (rw)  [1;33m0x403e402e[0m (0x403e4000 + 0x002e)
Fault Disable Mapping Register 1
 (rw) (04)  [0;32mDIS1A[0m  - [03:00] -  PWM_A Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1B[0m  - [07:04] -  PWM_B Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1X[0m  - [11:08] -  PWM_X Fault Disable Mask 1
</lang>
#### PWM3.SM0CAPTCTRLA
<link=p.PWM3.SM0CAPTCTRLA>
#### p.pwm3.sm0captctrlb
<link=p.PWM3.SM0CAPTCTRLB>
#### p.PWM3.SM0CAPTCTRLX
<lang=dft>
 (rw)  [1;33m0x403e403c[0m (0x403e4000 + 0x003c)
Capture Control X Register
 (rw) (01)  [0;32mARMX[0m  - [00:00] -  Arm X
      0 - ARMX_0 :
         Input capture operation is disabled.
      0x1 - ARMX_1 :
         Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.
 (rw) (01)  [0;32mONESHOTX[0m  - [01:01] -  One Shot Mode Aux
      0 - ONESHOTX_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after the ARMX bit is set. Once a c
         apture occurs, capture circuit 0 is disarmed and capture circuit 1 is a
         rmed. After capture circuit 1 performs a capture, it is disarmed and ca
         pture circuit 0 is re-armed. The process continues indefinitely.If only
          one of the capture circuits is enabled, then captures continue indefin
         itely on the enabled capture circuit.
      0x1 - ONESHOTX_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after the ARMX bit is set. Once a captu
         re occurs, capture circuit 0 is disarmed and capture circuit 1 is armed
         . After capture circuit 1 performs a capture, it is disarmed and the AR
         MX bit is cleared. No further captures will be performed until the ARMX
          bit is set again.If only one of the capture circuits is enabled, then 
         a single capture will occur on the enabled capture circuit and the ARMX
          bit is then cleared.
 (rw) (02)  [0;32mEDGX0[0m  - [03:02] -  Edge X 0
      0 - EDGX0_0 :
         Disabled
      0x1 - EDGX0_1 :
         Capture falling edges
      0x2 - EDGX0_2 :
         Capture rising edges
      0x3 - EDGX0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGX1[0m  - [05:04] -  Edge X 1
      0 - EDGX1_0 :
         Disabled
      0x1 - EDGX1_1 :
         Capture falling edges
      0x2 - EDGX1_2 :
         Capture rising edges
      0x3 - EDGX1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELX[0m  - [06:06] -  Input Select X
      0 - INP_SELX_0 :
         Raw PWM_X input signal selected as source.
      0x1 - INP_SELX_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX
         [EDGX1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDG
         X1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTX_EN[0m  - [07:07] -  Edge Counter X Enable
      0 - EDGCNTX_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTX_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFXWM[0m  - [09:08] -  Capture X FIFOs Water Mark
 (ro) (03)  [0;32mCX0CNT[0m  - [12:10] -  Capture X0 FIFO Word Count
 (ro) (03)  [0;32mCX1CNT[0m  - [15:13] -  Capture X1 FIFO Word Count
</lang>
#### PWM3.SM0CAPTCOMPX
<link=p.PWM3.SM0CAPTCOMPX>
#### p.PWM3.SM0CVAL0CYC
<lang=dft>
 (ro)  [1;33m0x403e4042[0m (0x403e4000 + 0x0042)
Capture Value 0 Cycle Register
 (ro) (04)  [0;32mCVAL0CYC[0m  - [03:00] -  CVAL0CYC
</lang>
#### p.pwm3.sm0cval3
<link=p.PWM3.SM0CVAL3>
#### pwm3.sm0cval5
<link=p.PWM3.SM0CVAL5>
#### pwm3.sm0cval5cyc
<link=p.PWM3.SM0CVAL5CYC>
#### pwm3.sm1init
<link=p.PWM3.SM1INIT>
#### p.pwm3.sm1fracval3
<link=p.PWM3.SM1FRACVAL3>
#### p.pwm3.sm1val4
<link=p.PWM3.SM1VAL4>
#### pwm3.sm1dmaen
<link=p.PWM3.SM1DMAEN>
#### PWM3.SM1DTCNT0
<link=p.PWM3.SM1DTCNT0>
#### pwm3.sm1cval5
<link=p.PWM3.SM1CVAL5>
#### p.pwm3.sm2fracval4
<link=p.PWM3.SM2FRACVAL4>
#### pwm3.sm2fracval5
<link=p.PWM3.SM2FRACVAL5>
#### pwm3.sm2val5
<link=p.PWM3.SM2VAL5>
#### pwm3.sm2captcompb
<link=p.PWM3.SM2CAPTCOMPB>
#### p.PWM3.SM2CVAL0
<lang=dft>
 (ro)  [1;33m0x403e4100[0m (0x403e4000 + 0x0100)
Capture Value 0 Register
 (ro) (16)  [0;32mCAPTVAL0[0m  - [15:00] -  CAPTVAL0
</lang>
#### p.PWM3.SM2CVAL0CYC
<lang=dft>
 (ro)  [1;33m0x403e4102[0m (0x403e4000 + 0x0102)
Capture Value 0 Cycle Register
 (ro) (04)  [0;32mCVAL0CYC[0m  - [03:00] -  CVAL0CYC
</lang>
#### PWM3.SM2CVAL1
<link=p.PWM3.SM2CVAL1>
#### p.PWM3.SM2CVAL3CYC
<lang=dft>
 (ro)  [1;33m0x403e410e[0m (0x403e4000 + 0x010e)
Capture Value 3 Cycle Register
 (ro) (04)  [0;32mCVAL3CYC[0m  - [03:00] -  CVAL3CYC
</lang>
#### p.pwm3.sm3fracval1
<link=p.PWM3.SM3FRACVAL1>
#### p.PWM3.SM3FRACVAL3
<lang=dft>
 (rw)  [1;33m0x403e4134[0m (0x403e4000 + 0x0134)
Fractional Value Register 3
 (rw) (05)  [0;32mFRACVAL3[0m  - [15:11] -  Fractional Value 3
</lang>
#### pwm3.sm3val4
<link=p.PWM3.SM3VAL4>
#### pwm3.sm3captcompb
<link=p.PWM3.SM3CAPTCOMPB>
#### pwm3.sm3cval0cyc
<link=p.PWM3.SM3CVAL0CYC>
#### PWM3.SM3CVAL3
<link=p.PWM3.SM3CVAL3>
#### p.pwm3.sm3cval5
<link=p.PWM3.SM3CVAL5>
#### pwm4.sm0ctrl
<link=p.PWM4.SM0CTRL>
#### p.PWM4.SM0VAL5
<lang=dft>
 (rw)  [1;33m0x403e801e[0m (0x403e8000 + 0x001e)
Value Register 5
 (rw) (16)  [0;32mVAL5[0m  - [15:00] -  Value Register 5
</lang>
#### PWM4.SM0DISMAP0
<link=p.PWM4.SM0DISMAP0>
#### p.pwm4.sm0captcompa
<link=p.PWM4.SM0CAPTCOMPA>
#### p.PWM4.SM0CVAL3
<lang=dft>
 (ro)  [1;33m0x403e804c[0m (0x403e8000 + 0x004c)
Capture Value 3 Register
 (ro) (16)  [0;32mCAPTVAL3[0m  - [15:00] -  CAPTVAL3
</lang>
#### p.pwm4.sm0cval4
<link=p.PWM4.SM0CVAL4>
#### pwm4.sm0cval4
<link=p.PWM4.SM0CVAL4>
#### PWM4.SM0CVAL4CYC
<link=p.PWM4.SM0CVAL4CYC>
#### p.pwm4.sm1fracval4
<link=p.PWM4.SM1FRACVAL4>
#### p.PWM4.SM1VAL4
<lang=dft>
 (rw)  [1;33m0x403e807a[0m (0x403e8000 + 0x007a)
Value Register 4
 (rw) (16)  [0;32mVAL4[0m  - [15:00] -  Value Register 4
</lang>
#### p.pwm4.sm1tctrl
<link=p.PWM4.SM1TCTRL>
#### p.pwm4.sm1dismap0
<link=p.PWM4.SM1DISMAP0>
#### p.PWM4.SM1DTCNT0
<lang=dft>
 (rw)  [1;33m0x403e8090[0m (0x403e8000 + 0x0090)
Deadtime Count Register 0
 (rw) (16)  [0;32mDTCNT0[0m  - [15:00] -  DTCNT0
</lang>
#### PWM4.SM1CAPTCOMPB
<link=p.PWM4.SM1CAPTCOMPB>
#### PWM4.SM1CVAL3CYC
<link=p.PWM4.SM1CVAL3CYC>
#### p.pwm4.sm1cval4cyc
<link=p.PWM4.SM1CVAL4CYC>
#### PWM4.SM2CNT
<link=p.PWM4.SM2CNT>
#### p.pwm4.sm2val2
<link=p.PWM4.SM2VAL2>
#### PWM4.SM2VAL2
<link=p.PWM4.SM2VAL2>
#### p.PWM4.SM2FRACVAL4
<lang=dft>
 (rw)  [1;33m0x403e80d8[0m (0x403e8000 + 0x00d8)
Fractional Value Register 4
 (rw) (05)  [0;32mFRACVAL4[0m  - [15:11] -  Fractional Value 4
</lang>
#### pwm4.sm2tctrl
<link=p.PWM4.SM2TCTRL>
#### pwm4.sm2dtcnt0
<link=p.PWM4.SM2DTCNT0>
#### PWM4.SM2CAPTCTRLA
<link=p.PWM4.SM2CAPTCTRLA>
#### p.PWM4.SM2CAPTCOMPA
<lang=dft>
 (rw)  [1;33m0x403e80f6[0m (0x403e8000 + 0x00f6)
Capture Compare A Register
 (rw) (08)  [0;32mEDGCMPA[0m  - [07:00] -  Edge Compare A
 (ro) (08)  [0;32mEDGCNTA[0m  - [15:08] -  Edge Counter A
</lang>
#### PWM4.SM2CVAL0
<link=p.PWM4.SM2CVAL0>
#### PWM4.SM2CVAL1CYC
<link=p.PWM4.SM2CVAL1CYC>
#### p.PWM4.SM2CVAL4CYC
<lang=dft>
 (ro)  [1;33m0x403e8112[0m (0x403e8000 + 0x0112)
Capture Value 4 Cycle Register
 (ro) (04)  [0;32mCVAL4CYC[0m  - [03:00] -  CVAL4CYC
</lang>
#### p.pwm4.sm3val3
<link=p.PWM4.SM3VAL3>
#### PWM4.SM3VAL3
<link=p.PWM4.SM3VAL3>
#### PWM4.SM3TCTRL
<link=p.PWM4.SM3TCTRL>
#### p.PWM4.SM3DTCNT0
<lang=dft>
 (rw)  [1;33m0x403e8150[0m (0x403e8000 + 0x0150)
Deadtime Count Register 0
 (rw) (16)  [0;32mDTCNT0[0m  - [15:00] -  DTCNT0
</lang>
#### pwm4.sm3dtcnt1
<link=p.PWM4.SM3DTCNT1>
#### p.pwm4.sm3cval1cyc
<link=p.PWM4.SM3CVAL1CYC>
#### p.pwm4.sm3cval2cyc
<link=p.PWM4.SM3CVAL2CYC>
#### pwm4.sm3cval2cyc
<link=p.PWM4.SM3CVAL2CYC>
#### PWM4.SM3CVAL3
<link=p.PWM4.SM3CVAL3>
#### p.PWM4.SM3CVAL5
<lang=dft>
 (ro)  [1;33m0x403e8174[0m (0x403e8000 + 0x0174)
Capture Value 5 Register
 (ro) (16)  [0;32mCAPTVAL5[0m  - [15:00] -  CAPTVAL5
</lang>
#### pwm4.sm3cval5cyc
<link=p.PWM4.SM3CVAL5CYC>
#### pwm4.mctrl
<link=p.PWM4.MCTRL>
#### PWM4.MCTRL
<link=p.PWM4.MCTRL>
#### p.PWM4.FCTRL20
<lang=dft>
 (rw)  [1;33m0x403e8194[0m (0x403e8000 + 0x0194)
Fault Control 2 Register
 (rw) (04)  [0;32mNOCOMB[0m  - [03:00] -  No Combinational Path From Fault Input To PWM Output
      0 - NOCOMB_0 :
         There is a combinational link from the fault inputs to the PWM outputs.
          The fault inputs are combined with the filtered and latched fault sign
         als to disable the PWM outputs.
      0x1 - NOCOMB_1 :
         The direct combinational path from the fault inputs to the PWM outputs 
         is disabled and the filtered and latched fault signals are used to disa
         ble the PWM outputs.
</lang>
#### PWM4.FCTRL20
<link=p.PWM4.FCTRL20>
#### BEE.AES_KEY0_W2
<link=p.BEE.AES_KEY0_W2>
#### p.bee.ctr_nonce0_w0
<link=p.BEE.CTR_NONCE0_W0>
#### p.bee.ctr_nonce1_w3
<link=p.BEE.CTR_NONCE1_W3>
#### LPI2C1.PARAM
<link=p.LPI2C1.PARAM>
#### p.LPI2C1.MCFGR1
<lang=dft>
 (rw)  [1;33m0x403f0024[0m (0x403f0000 + 0x0024)
Master Configuration Register 1
 (rw) (03)  [0;32mPRESCALE[0m  - [02:00] -  Prescaler
      0 - PRESCALE_0 :
         Divide by 1
      0x1 - PRESCALE_1 :
         Divide by 2
      0x2 - PRESCALE_2 :
         Divide by 4
      0x3 - PRESCALE_3 :
         Divide by 8
      0x4 - PRESCALE_4 :
         Divide by 16
      0x5 - PRESCALE_5 :
         Divide by 32
      0x6 - PRESCALE_6 :
         Divide by 64
      0x7 - PRESCALE_7 :
         Divide by 128
 (rw) (01)  [0;32mAUTOSTOP[0m  - [08:08] -  Automatic STOP Generation
      0 - AUTOSTOP_0 :
         No effect
      0x1 - AUTOSTOP_1 :
         STOP condition is automatically generated whenever the transmit FIFO is
          empty and the LPI2C master is busy
 (rw) (01)  [0;32mIGNACK[0m  - [09:09] -  IGNACK
      0 - IGNACK_0 :
         LPI2C Master will receive ACK and NACK normally
      0x1 - IGNACK_1 :
         LPI2C Master will treat a received NACK as if it (NACK) was an ACK
 (rw) (01)  [0;32mTIMECFG[0m  - [10:10] -  Timeout Configuration
      0 - TIMECFG_0 :
         Pin Low Timeout Flag will set if SCL is low for longer than the configu
         red timeout
      0x1 - TIMECFG_1 :
         Pin Low Timeout Flag will set if either SCL or SDA is low for longer th
         an the configured timeout
 (rw) (03)  [0;32mMATCFG[0m  - [18:16] -  Match Configuration
      0 - MATCFG_0 :
         Match is disabled
      0x2 - MATCFG_2 :
         Match is enabled (1st data word equals MATCH0 OR MATCH1)
      0x3 - MATCFG_3 :
         Match is enabled (any data word equals MATCH0 OR MATCH1)
      0x4 - MATCFG_4 :
         Match is enabled (1st data word equals MATCH0 AND 2nd data word equals 
         MATCH1)
      0x5 - MATCFG_5 :
         Match is enabled (any data word equals MATCH0 AND next data word equals
          MATCH1)
      0x6 - MATCFG_6 :
         Match is enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)
      0x7 - MATCFG_7 :
         Match is enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)
 (rw) (03)  [0;32mPINCFG[0m  - [26:24] -  Pin Configuration
      0 - PINCFG_0 :
         2-pin open drain mode
      0x1 - PINCFG_1 :
         2-pin output only mode (ultra-fast mode)
      0x2 - PINCFG_2 :
         2-pin push-pull mode
      0x3 - PINCFG_3 :
         4-pin push-pull mode
      0x4 - PINCFG_4 :
         2-pin open drain mode with separate LPI2C slave
      0x5 - PINCFG_5 :
         2-pin output only mode (ultra-fast mode) with separate LPI2C slave
      0x6 - PINCFG_6 :
         2-pin push-pull mode with separate LPI2C slave
      0x7 - PINCFG_7 :
         4-pin push-pull mode (inverted outputs)
</lang>
#### p.lpi2c1.mcfgr3
<link=p.LPI2C1.MCFGR3>
#### p.LPI2C1.SSR
<lang=dft>
 (rw)  [1;33m0x403f0114[0m (0x403f0000 + 0x0114)
Slave Status Register
 (ro) (01)  [0;32mTDF[0m  - [00:00] -  Transmit Data Flag
      0 - TDF_0 :
         Transmit data not requested
      0x1 - TDF_1 :
         Transmit data is requested
 (ro) (01)  [0;32mRDF[0m  - [01:01] -  Receive Data Flag
      0 - RDF_0 :
         Receive data is not ready
      0x1 - RDF_1 :
         Receive data is ready
 (ro) (01)  [0;32mAVF[0m  - [02:02] -  Address Valid Flag
      0 - AVF_0 :
         Address Status Register is not valid
      0x1 - AVF_1 :
         Address Status Register is valid
 (ro) (01)  [0;32mTAF[0m  - [03:03] -  Transmit ACK Flag
      0 - TAF_0 :
         Transmit ACK/NACK is not required
      0x1 - TAF_1 :
         Transmit ACK/NACK is required
 (rw) (01)  [0;32mRSF[0m  - [08:08] -  Repeated Start Flag
      0 - RSF_0 :
         Slave has not detected a Repeated START condition
      0x1 - RSF_1 :
         Slave has detected a Repeated START condition
 (rw) (01)  [0;32mSDF[0m  - [09:09] -  STOP Detect Flag
      0 - SDF_0 :
         Slave has not detected a STOP condition
      0x1 - SDF_1 :
         Slave has detected a STOP condition
 (rw) (01)  [0;32mBEF[0m  - [10:10] -  Bit Error Flag
      0 - BEF_0 :
         Slave has not detected a bit error
      0x1 - BEF_1 :
         Slave has detected a bit error
 (rw) (01)  [0;32mFEF[0m  - [11:11] -  FIFO Error Flag
      0 - FEF_0 :
         FIFO underflow or overflow was not detected
      0x1 - FEF_1 :
         FIFO underflow or overflow was detected
 (ro) (01)  [0;32mAM0F[0m  - [12:12] -  Address Match 0 Flag
      0 - AM0F_0 :
         Have not received an ADDR0 matching address
      0x1 - AM0F_1 :
         Have received an ADDR0 matching address
 (ro) (01)  [0;32mAM1F[0m  - [13:13] -  Address Match 1 Flag
      0 - AM1F_0 :
         Have not received an ADDR1 or ADDR0/ADDR1 range matching address
      0x1 - AM1F_1 :
         Have received an ADDR1 or ADDR0/ADDR1 range matching address
 (ro) (01)  [0;32mGCF[0m  - [14:14] -  General Call Flag
      0 - GCF_0 :
         Slave has not detected the General Call Address or the General Call Add
         ress is disabled
      0x1 - GCF_1 :
         Slave has detected the General Call Address
 (ro) (01)  [0;32mSARF[0m  - [15:15] -  SMBus Alert Response Flag
      0 - SARF_0 :
         SMBus Alert Response is disabled or not detected
      0x1 - SARF_1 :
         SMBus Alert Response is enabled and detected
 (ro) (01)  [0;32mSBF[0m  - [24:24] -  Slave Busy Flag
      0 - SBF_0 :
         I2C Slave is idle
      0x1 - SBF_1 :
         I2C Slave is busy
 (ro) (01)  [0;32mBBF[0m  - [25:25] -  Bus Busy Flag
      0 - BBF_0 :
         I2C Bus is idle
      0x1 - BBF_1 :
         I2C Bus is busy
</lang>
#### lpi2c1.ssr
<link=p.LPI2C1.SSR>
#### lpi2c1.sder
<link=p.LPI2C1.SDER>
#### LPI2C1.STAR
<link=p.LPI2C1.STAR>
#### p.lpi2c2.param
<link=p.LPI2C2.PARAM>
#### p.lpi2c2.mcr
<link=p.LPI2C2.MCR>
#### lpi2c2.mcr
<link=p.LPI2C2.MCR>
#### lpi2c2.mrdr
<link=p.LPI2C2.MRDR>
#### LPI2C2.SIER
<link=p.LPI2C2.SIER>
#### p.LPI2C2.SAMR
<lang=dft>
 (rw)  [1;33m0x403f4140[0m (0x403f4000 + 0x0140)
Slave Address Match Register
 (rw) (10)  [0;32mADDR0[0m  - [10:01] -  Address 0 Value
 (rw) (10)  [0;32mADDR1[0m  - [26:17] -  Address 1 Value
</lang>
#### p.lpi2c2.samr
<link=p.LPI2C2.SAMR>
#### lpi2c2.samr
<link=p.LPI2C2.SAMR>
#### LPI2C2.SRDR
<link=p.LPI2C2.SRDR>
#### LPI2C3.SCR
<link=p.LPI2C3.SCR>
#### lpi2c3.sier
<link=p.LPI2C3.SIER>
#### LPI2C3.SIER
<link=p.LPI2C3.SIER>
#### p.LPI2C3.SAMR
<lang=dft>
 (rw)  [1;33m0x403f8140[0m (0x403f8000 + 0x0140)
Slave Address Match Register
 (rw) (10)  [0;32mADDR0[0m  - [10:01] -  Address 0 Value
 (rw) (10)  [0;32mADDR1[0m  - [26:17] -  Address 1 Value
</lang>
#### p.lpi2c3.samr
<link=p.LPI2C3.SAMR>
#### LPI2C4.MSR
<link=p.LPI2C4.MSR>
#### LPI2C4.STAR
<link=p.LPI2C4.STAR>
#### lpi2c4.srdr
<link=p.LPI2C4.SRDR>
#### p.systemcontrol.shpr1
<link=p.SYSTEMCONTROL.SHPR1>
#### systemcontrol.cfsr
<link=p.SYSTEMCONTROL.CFSR>
#### p.SYSTEMCONTROL.ID_AFR0
<lang=dft>
 (ro)  [1;33m0xe000ed4c[0m (0xe000e000 + 0x0d4c)
Auxiliary Feature Register
 (ro) (04)  [0;32mIMPLEMENTATION_DEFINED0[0m  - [03:00] -  Gives information about the IMPLEMENTATION DEFINED features of a processor impl
 ementation.
 (ro) (04)  [0;32mIMPLEMENTATION_DEFINED1[0m  - [07:04] -  Gives information about the IMPLEMENTATION DEFINED features of a processor impl
 ementation.
 (ro) (04)  [0;32mIMPLEMENTATION_DEFINED2[0m  - [11:08] -  Gives information about the IMPLEMENTATION DEFINED features of a processor impl
 ementation.
 (ro) (04)  [0;32mIMPLEMENTATION_DEFINED3[0m  - [15:12] -  Gives information about the IMPLEMENTATION DEFINED features of a processor impl
 ementation.
</lang>
#### p.SYSTEMCONTROL.ID_MMFR3
<lang=dft>
 (ro)  [1;33m0xe000ed5c[0m (0xe000e000 + 0x0d5c)
Memory Model Feature Register 3
 (ro) (32)  [0;32mID_MMFR3[0m  - [31:00] -  Gives information about the implemented memory model and memory management supp
 ort.
</lang>
#### SystemControl.ID_ISAR1
<link=p.SYSTEMCONTROL.ID_ISAR1>
#### p.SYSTEMCONTROL.DCIMVAC
<lang=dft>
 (wo)  [1;33m0xe000ef5c[0m (0xe000e000 + 0x0f5c)
Data cache invalidate by address to Point of Coherency (PoC)
 (wo) (32)  [0;32mDCIMVAC[0m  - [31:00] -  D-cache invalidate by MVA to PoC
</lang>
#### p.systemcontrol.dcimvac
<link=p.SYSTEMCONTROL.DCIMVAC>
#### p.systemcontrol.dcisw
<link=p.SYSTEMCONTROL.DCISW>
#### SystemControl.DCCMVAC
<link=p.SYSTEMCONTROL.DCCMVAC>
#### NVIC.NVICISER4
<link=p.NVIC.NVICISER4>
#### p.NVIC.NVICICER1
<lang=dft>
 (rw)  [1;33m0xe000e184[0m (0xe000e100 + 0x0084)
Interrupt Clear Enable Register n
 (rw) (32)  [0;32mCLRENA[0m  - [31:00] -  Interrupt clear-enable bits
</lang>
#### nvic.nvicicer3
<link=p.NVIC.NVICICER3>
#### NVIC.NVICIP0
<link=p.NVIC.NVICIP0>
#### p.nvic.nvicip4
<link=p.NVIC.NVICIP4>
#### nvic.nvicip6
<link=p.NVIC.NVICIP6>
#### NVIC.NVICIP11
<link=p.NVIC.NVICIP11>
#### p.nvic.nvicip13
<link=p.NVIC.NVICIP13>
#### nvic.nvicip13
<link=p.NVIC.NVICIP13>
#### NVIC.NVICIP20
<link=p.NVIC.NVICIP20>
#### p.NVIC.NVICIP26
<lang=dft>
 (rw)  [1;33m0xe000e41a[0m (0xe000e100 + 0x031a)
Interrupt Priority Register 26
 (rw) (04)  [0;32mPRI26[0m  - [07:04] -  Priority of the INT_LPUART7 interrupt 26
</lang>
#### p.NVIC.NVICIP39
<lang=dft>
 (rw)  [1;33m0xe000e427[0m (0xe000e100 + 0x0327)
Interrupt Priority Register 39
 (rw) (04)  [0;32mPRI39[0m  - [07:04] -  Priority of the INT_KPP interrupt 39
</lang>
#### p.nvic.nvicip40
<link=p.NVIC.NVICIP40>
#### p.NVIC.NVICIP45
<lang=dft>
 (rw)  [1;33m0xe000e42d[0m (0xe000e100 + 0x032d)
Interrupt Priority Register 45
 (rw) (04)  [0;32mPRI45[0m  - [07:04] -  Priority of the INT_WDOG2 interrupt 45
</lang>
#### p.NVIC.NVICIP52
<lang=dft>
 (rw)  [1;33m0xe000e434[0m (0xe000e100 + 0x0334)
Interrupt Priority Register 52
 (rw) (04)  [0;32mPRI52[0m  - [07:04] -  Priority of the INT_Reserved68 interrupt 52
</lang>
#### nvic.nvicip62
<link=p.NVIC.NVICIP62>
#### p.nvic.nvicip66
<link=p.NVIC.NVICIP66>
#### p.nvic.nvicip71
<link=p.NVIC.NVICIP71>
#### nvic.nvicip71
<link=p.NVIC.NVICIP71>
#### NVIC.NVICIP73
<link=p.NVIC.NVICIP73>
#### p.NVIC.NVICIP74
<lang=dft>
 (rw)  [1;33m0xe000e44a[0m (0xe000e100 + 0x034a)
Interrupt Priority Register 74
 (rw) (04)  [0;32mPRI74[0m  - [07:04] -  Priority of the INT_GPIO1_INT2 interrupt 74
</lang>
#### p.NVIC.NVICIP81
<lang=dft>
 (rw)  [1;33m0xe000e451[0m (0xe000e100 + 0x0351)
Interrupt Priority Register 81
 (rw) (04)  [0;32mPRI81[0m  - [07:04] -  Priority of the INT_GPIO1_Combined_16_31 interrupt 81
</lang>
#### p.nvic.nvicip84
<link=p.NVIC.NVICIP84>
#### NVIC.NVICIP89
<link=p.NVIC.NVICIP89>
#### p.NVIC.NVICIP96
<lang=dft>
 (rw)  [1;33m0xe000e460[0m (0xe000e100 + 0x0360)
Interrupt Priority Register 96
 (rw) (04)  [0;32mPRI96[0m  - [07:04] -  Priority of the INT_CCM_2 interrupt 96
</lang>
#### nvic.nvicip101
<link=p.NVIC.NVICIP101>
#### NVIC.NVICIP103
<link=p.NVIC.NVICIP103>
#### p.nvic.nvicip107
<link=p.NVIC.NVICIP107>
#### p.NVIC.NVICIP108
<lang=dft>
 (rw)  [1;33m0xe000e46c[0m (0xe000e100 + 0x036c)
Interrupt Priority Register 108
 (rw) (04)  [0;32mPRI108[0m  - [07:04] -  Priority of interrupt 108
</lang>
#### p.nvic.nvicip110
<link=p.NVIC.NVICIP110>
#### NVIC.NVICIP110
<link=p.NVIC.NVICIP110>
#### nvic.nvicip116
<link=p.NVIC.NVICIP116>
#### p.nvic.nvicip121
<link=p.NVIC.NVICIP121>
#### p.NVIC.NVICIP126
<lang=dft>
 (rw)  [1;33m0xe000e47e[0m (0xe000e100 + 0x037e)
Interrupt Priority Register 126
 (rw) (04)  [0;32mPRI126[0m  - [07:04] -  Priority of the INT_ACMP4 interrupt 126
</lang>
#### nvic.nvicip130
<link=p.NVIC.NVICIP130>
#### p.NVIC.NVICIP135
<lang=dft>
 (rw)  [1;33m0xe000e487[0m (0xe000e100 + 0x0387)
Interrupt Priority Register 135
 (rw) (04)  [0;32mPRI135[0m  - [07:04] -  Priority of the INT_TMR3 interrupt 135
</lang>
#### p.NVIC.NVICIP147
<lang=dft>
 (rw)  [1;33m0xe000e493[0m (0xe000e100 + 0x0393)
Interrupt Priority Register 147
 (rw) (04)  [0;32mPRI147[0m  - [07:04] -  Priority of the INT_PWM4_0 interrupt 147
</lang>
#### REG3
<link=p.DCDC.REG3>
#### CVAL0
<link=p.PIT.CVAL0>
#### TFLG0
<link=p.PIT.TFLG0>
#### tflg0
<link=TFLG0>
#### tctrl1
<link=TCTRL1>
#### LDVAL2
<link=p.PIT.LDVAL2>
#### SCR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CMP1.SCR
   p.CMP2.SCR
   p.CMP3.SCR
   p.CMP4.SCR
   p.SRC.SCR
   p.SPDIF.SCR
   p.LPI2C1.SCR
   p.LPI2C2.SCR
   p.LPI2C3.SCR
   p.LPI2C4.SCR
   p.SystemControl.SCR
#### DACCR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CMP1.DACCR
   p.CMP2.DACCR
   p.CMP3.DACCR
   p.CMP4.DACCR
#### gpr1
<link=GPR1>
#### SW_PAD_CTL_PAD_WAKEUP
<link=p.IOMUXC_SNVS.SW_PAD_CTL_PAD_WAKEUP>
#### sw_pad_ctl_pad_pmic_on_req
<link=SW_PAD_CTL_PAD_PMIC_ON_REQ>
#### GPR8
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.IOMUXC_GPR.GPR8
   p.SRC.GPR8
#### gpr10
<link=GPR10>
#### GPR16
<link=p.IOMUXC_GPR.GPR16>
#### serv
<link=SERV>
#### HC4
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ADC1.HC4
   p.ADC2.HC4
#### R3
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ADC1.R3
   p.ADC2.R3
#### r5
<link=R5>
#### PKRRNG
<link=p.TRNG.PKRRNG>
#### PKRSQ
<link=p.TRNG.PKRSQ>
#### sblim
<link=SBLIM>
#### totsam
<link=TOTSAM>
#### scr3c
<link=SCR3C>
#### ent[5]
<link=ENT[5]>
#### vid1
<link=VID1>
#### hpsvcr
<link=HPSVCR>
#### HPHACIVR
<link=p.SNVS.HPHACIVR>
#### HPRTCLR
<link=p.SNVS.HPRTCLR>
#### LPTDCR
<link=p.SNVS.LPTDCR>
#### lpgpr[0]
<link=LPGPR[0]>
#### LPGPR[6]
<link=p.SNVS.LPGPR[6]>
#### PLL_AUDIO_TOG
<link=p.CCM_ANALOG.PLL_AUDIO_TOG>
#### PLL_ENET_CLR
<link=p.CCM_ANALOG.PLL_ENET_CLR>
#### misc1_tog
<link=MISC1_TOG>
#### reg_1p1
<link=REG_1P1>
#### reg_1p1_tog
<link=REG_1P1_TOG>
#### TEMPSENSE1
<link=p.TEMPMON.TEMPSENSE1>
#### tempsense2
<link=TEMPSENSE2>
#### USB1_VBUS_DETECT_SET
<link=p.USB_ANALOG.USB1_VBUS_DETECT_SET>
#### LOWPWR_CTRL_CLR
<link=p.XTALOSC24M.LOWPWR_CTRL_CLR>
#### LOWPWR_CTRL_TOG
<link=p.XTALOSC24M.LOWPWR_CTRL_TOG>
#### OSC_CONFIG0_CLR
<link=p.XTALOSC24M.OSC_CONFIG0_CLR>
#### RX
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USBPHY1.RX
   p.USBPHY2.RX
#### DEBUG_SET
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USBPHY1.DEBUG_SET
   p.USBPHY2.DEBUG_SET
#### CSL1
<link=p.CSU.CSL1>
#### csl7
<link=CSL7>
#### CSL12
<link=p.CSU.CSL12>
#### csl18
<link=CSL18>
#### csl21
<link=CSL21>
#### CSL27
<link=p.CSU.CSL27>
#### DEBUG_MODE
<link=p.TSC.DEBUG_MODE>
#### DEBUG_MODE2
<link=p.TSC.DEBUG_MODE2>
#### cdne
<link=CDNE>
#### ears
<link=EARS>
#### DCHPRI12
<link=p.DMA0.DCHPRI12>
#### dchpri12
<link=DCHPRI12>
#### DCHPRI27
<link=p.DMA0.DCHPRI27>
#### dchpri27
<link=DCHPRI27>
#### tcd0_biter_elinkno
<link=TCD0_BITER_ELINKNO>
#### TCD1_SOFF
<link=p.DMA0.TCD1_SOFF>
#### tcd1_csr
<link=TCD1_CSR>
#### tcd1_biter_elinkyes
<link=TCD1_BITER_ELINKYES>
#### TCD2_NBYTES_MLOFFYES
<link=p.DMA0.TCD2_NBYTES_MLOFFYES>
#### tcd2_citer_elinkyes
<link=TCD2_CITER_ELINKYES>
#### TCD3_DOFF
<link=p.DMA0.TCD3_DOFF>
#### tcd4_nbytes_mloffyes
<link=TCD4_NBYTES_MLOFFYES>
#### TCD4_CITER_ELINKNO
<link=p.DMA0.TCD4_CITER_ELINKNO>
#### tcd5_daddr
<link=TCD5_DADDR>
#### TCD5_CITER_ELINKYES
<link=p.DMA0.TCD5_CITER_ELINKYES>
#### TCD7_NBYTES_MLOFFYES
<link=p.DMA0.TCD7_NBYTES_MLOFFYES>
#### tcd7_daddr
<link=TCD7_DADDR>
#### TCD7_CSR
<link=p.DMA0.TCD7_CSR>
#### tcd7_biter_elinkno
<link=TCD7_BITER_ELINKNO>
#### TCD8_SADDR
<link=p.DMA0.TCD8_SADDR>
#### tcd8_saddr
<link=TCD8_SADDR>
#### TCD8_NBYTES_MLOFFNO
<link=p.DMA0.TCD8_NBYTES_MLOFFNO>
#### tcd9_citer_elinkno
<link=TCD9_CITER_ELINKNO>
#### tcd10_saddr
<link=TCD10_SADDR>
#### tcd10_soff
<link=TCD10_SOFF>
#### TCD10_DOFF
<link=p.DMA0.TCD10_DOFF>
#### tcd11_saddr
<link=TCD11_SADDR>
#### tcd11_nbytes_mlno
<link=TCD11_NBYTES_MLNO>
#### TCD11_DADDR
<link=p.DMA0.TCD11_DADDR>
#### TCD11_DOFF
<link=p.DMA0.TCD11_DOFF>
#### tcd13_slast
<link=TCD13_SLAST>
#### tcd13_daddr
<link=TCD13_DADDR>
#### TCD13_CITER_ELINKYES
<link=p.DMA0.TCD13_CITER_ELINKYES>
#### tcd13_citer_elinkyes
<link=TCD13_CITER_ELINKYES>
#### tcd13_csr
<link=TCD13_CSR>
#### TCD14_DLASTSGA
<link=p.DMA0.TCD14_DLASTSGA>
#### tcd14_csr
<link=TCD14_CSR>
#### TCD15_DLASTSGA
<link=p.DMA0.TCD15_DLASTSGA>
#### TCD17_SADDR
<link=p.DMA0.TCD17_SADDR>
#### TCD17_ATTR
<link=p.DMA0.TCD17_ATTR>
#### TCD18_DADDR
<link=p.DMA0.TCD18_DADDR>
#### tcd21_csr
<link=TCD21_CSR>
#### TCD21_BITER_ELINKNO
<link=p.DMA0.TCD21_BITER_ELINKNO>
#### tcd24_saddr
<link=TCD24_SADDR>
#### tcd24_nbytes_mloffno
<link=TCD24_NBYTES_MLOFFNO>
#### TCD24_CITER_ELINKNO
<link=p.DMA0.TCD24_CITER_ELINKNO>
#### TCD24_DLASTSGA
<link=p.DMA0.TCD24_DLASTSGA>
#### tcd24_biter_elinkno
<link=TCD24_BITER_ELINKNO>
#### tcd24_biter_elinkyes
<link=TCD24_BITER_ELINKYES>
#### tcd25_soff
<link=TCD25_SOFF>
#### TCD25_NBYTES_MLOFFYES
<link=p.DMA0.TCD25_NBYTES_MLOFFYES>
#### TCD26_SADDR
<link=p.DMA0.TCD26_SADDR>
#### tcd27_slast
<link=TCD27_SLAST>
#### TCD27_DADDR
<link=p.DMA0.TCD27_DADDR>
#### TCD28_CSR
<link=p.DMA0.TCD28_CSR>
#### tcd30_dlastsga
<link=TCD30_DLASTSGA>
#### tcd31_nbytes_mloffyes
<link=TCD31_NBYTES_MLOFFYES>
#### chcfg[1]
<link=CHCFG[1]>
#### CHCFG[2]
<link=p.DMAMUX.CHCFG[2]>
#### CHCFG[8]
<link=p.DMAMUX.CHCFG[8]>
#### chcfg[28]
<link=CHCFG[28]>
#### chcfg[31]
<link=CHCFG[31]>
#### isr4
<link=ISR4>
#### MEGA_SR
<link=p.PGC.MEGA_SR>
#### cbcdr
<link=CBCDR>
#### CS1CDR
<link=p.CCM.CS1CDR>
#### rompatch6d
<link=ROMPATCH6D>
#### ROMPATCH5A
<link=p.ROMC.ROMPATCH5A>
#### verid
<link=VERID>
#### pincfg
<link=PINCFG>
#### SHIFTSTAT
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTSTAT
   p.FLEXIO2.SHIFTSTAT
   p.FLEXIO3.SHIFTSTAT
#### SHIFTSTATE
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTSTATE
   p.FLEXIO2.SHIFTSTATE
   p.FLEXIO3.SHIFTSTATE
#### shiftbufbis[2]
<link=SHIFTBUFBIS[2]>
#### SHIFTBUFBYS[3]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTBUFBYS[3]
   p.FLEXIO2.SHIFTBUFBYS[3]
   p.FLEXIO3.SHIFTBUFBYS[3]
#### SHIFTBUFBBS[1]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTBUFBBS[1]
   p.FLEXIO2.SHIFTBUFBBS[1]
   p.FLEXIO3.SHIFTBUFBBS[1]
#### SHIFTBUFHWS[1]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTBUFHWS[1]
   p.FLEXIO2.SHIFTBUFHWS[1]
   p.FLEXIO3.SHIFTBUFHWS[1]
#### SHIFTBUFNIS[0]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTBUFNIS[0]
   p.FLEXIO2.SHIFTBUFNIS[0]
   p.FLEXIO3.SHIFTBUFNIS[0]
#### shiftbufnis[3]
<link=SHIFTBUFNIS[3]>
#### ICR2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.GPIO1.ICR2
   p.GPIO5.ICR2
   p.GPIO2.ICR2
   p.GPIO3.ICR2
   p.GPIO4.ICR2
   p.GPIO6.ICR2
   p.GPIO7.ICR2
   p.GPIO8.ICR2
   p.GPIO9.ICR2
   p.GPT1.ICR2
   p.GPT2.ICR2
#### imr
<link=IMR>
#### dr_toggle
<link=DR_TOGGLE>
#### rx14mask
<link=RX14MASK>
#### imask1
<link=IMASK1>
#### rximr31
<link=RXIMR31>
#### RXIMR39
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR39
   p.CAN2.RXIMR39
#### RXIMR48
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR48
   p.CAN2.RXIMR48
#### rximr49
<link=RXIMR49>
#### rximr53
<link=RXIMR53>
#### mb0_32b_cs
<link=MB0_32B_CS>
#### mb0_8b_id
<link=MB0_8B_ID>
#### MB0_32B_WORD0
<link=p.CAN3.MB0_32B_WORD0>
#### MB0_64B_WORD1
<link=p.CAN3.MB0_64B_WORD1>
#### WORD11
<link=p.CAN3.WORD11>
#### mb0_32b_word6
<link=MB0_32B_WORD6>
#### MB3_8B_WORD0
<link=p.CAN3.MB3_8B_WORD0>
#### MB4_8B_CS
<link=p.CAN3.MB4_8B_CS>
#### mb3_16b_cs
<link=MB3_16B_CS>
#### mb3_16b_id
<link=MB3_16B_ID>
#### MB5_8B_CS
<link=p.CAN3.MB5_8B_CS>
#### MB5_8B_ID
<link=p.CAN3.MB5_8B_ID>
#### MB1_64B_WORD3
<link=p.CAN3.MB1_64B_WORD3>
#### CS6
<link=p.CAN3.CS6>
#### word06
<link=WORD06>
#### MB2_32B_WORD6
<link=p.CAN3.MB2_32B_WORD6>
#### MB1_64B_WORD10
<link=p.CAN3.MB1_64B_WORD10>
#### mb3_32b_id
<link=MB3_32B_ID>
#### mb7_8b_word1
<link=MB7_8B_WORD1>
#### mb8_8b_cs
<link=MB8_8B_CS>
#### id8
<link=ID8>
#### mb1_64b_word13
<link=MB1_64B_WORD13>
#### MB8_8B_ID
<link=p.CAN3.MB8_8B_ID>
#### mb3_32b_word2
<link=MB3_32B_WORD2>
#### MB5_16B_WORD2
<link=p.CAN3.MB5_16B_WORD2>
#### mb9_8b_cs
<link=MB9_8B_CS>
#### mb2_64b_word1
<link=MB2_64B_WORD1>
#### mb4_32b_word2
<link=MB4_32B_WORD2>
#### MB7_16B_WORD0
<link=p.CAN3.MB7_16B_WORD0>
#### MB2_64B_WORD8
<link=p.CAN3.MB2_64B_WORD8>
#### MB4_32B_WORD4
<link=p.CAN3.MB4_32B_WORD4>
#### mb8_16b_cs
<link=MB8_16B_CS>
#### MB8_16B_ID
<link=p.CAN3.MB8_16B_ID>
#### WORD112
<link=p.CAN3.WORD112>
#### cs13
<link=CS13>
#### ID13
<link=p.CAN3.ID13>
#### MB8_16B_WORD3
<link=p.CAN3.MB8_16B_WORD3>
#### MB13_8B_WORD0
<link=p.CAN3.MB13_8B_WORD0>
#### MB3_64B_CS
<link=p.CAN3.MB3_64B_CS>
#### mb3_64b_word0
<link=MB3_64B_WORD0>
#### mb14_8b_word0
<link=MB14_8B_WORD0>
#### mb6_32b_cs
<link=MB6_32B_CS>
#### MB6_32B_WORD2
<link=p.CAN3.MB6_32B_WORD2>
#### word116
<link=WORD116>
#### CS17
<link=p.CAN3.CS17>
#### id17
<link=ID17>
#### mb3_64b_word15
<link=MB3_64B_WORD15>
#### MB18_8B_CS
<link=p.CAN3.MB18_8B_CS>
#### mb18_8b_word0
<link=MB18_8B_WORD0>
#### mb4_64b_word0
<link=MB4_64B_WORD0>
#### mb12_16b_word2
<link=MB12_16B_WORD2>
#### mb13_16b_cs
<link=MB13_16B_CS>
#### mb7_32b_word6
<link=MB7_32B_WORD6>
#### MB4_64B_WORD6
<link=p.CAN3.MB4_64B_WORD6>
#### mb4_64b_word15
<link=MB4_64B_WORD15>
#### mb5_64b_word1
<link=MB5_64B_WORD1>
#### MB15_16B_WORD2
<link=p.CAN3.MB15_16B_WORD2>
#### MB9_32B_WORD3
<link=p.CAN3.MB9_32B_WORD3>
#### word123
<link=WORD123>
#### MB24_8B_CS
<link=p.CAN3.MB24_8B_CS>
#### MB5_64B_WORD6
<link=p.CAN3.MB5_64B_WORD6>
#### MB10_32B_CS
<link=p.CAN3.MB10_32B_CS>
#### MB25_8B_ID
<link=p.CAN3.MB25_8B_ID>
#### MB17_16B_WORD0
<link=p.CAN3.MB17_16B_WORD0>
#### cs27
<link=CS27>
#### MB18_16B_CS
<link=p.CAN3.MB18_16B_CS>
#### mb27_8b_word1
<link=MB27_8B_WORD1>
#### MB29_8B_CS
<link=p.CAN3.MB29_8B_CS>
#### id29
<link=ID29>
#### mb11_32b_word7
<link=MB11_32B_WORD7>
#### mb12_32b_id
<link=MB12_32B_ID>
#### mb6_64b_word13
<link=MB6_64B_WORD13>
#### word130
<link=WORD130>
#### CS31
<link=p.CAN3.CS31>
#### MB12_32B_WORD2
<link=p.CAN3.MB12_32B_WORD2>
#### MB6_64B_WORD15
<link=p.CAN3.MB6_64B_WORD15>
#### mb21_16b_cs
<link=MB21_16B_CS>
#### MB21_16B_WORD2
<link=p.CAN3.MB21_16B_WORD2>
#### MB23_16B_ID
<link=p.CAN3.MB23_16B_ID>
#### ID35
<link=p.CAN3.ID35>
#### mb35_8b_word0
<link=MB35_8B_WORD0>
#### WORD036
<link=p.CAN3.WORD036>
#### mb24_16b_word1
<link=MB24_16B_WORD1>
#### mb8_64b_word2
<link=MB8_64B_WORD2>
#### mb15_32b_word3
<link=MB15_32B_WORD3>
#### mb39_8b_word0
<link=MB39_8B_WORD0>
#### word039
<link=WORD039>
#### mb8_64b_word13
<link=MB8_64B_WORD13>
#### CS40
<link=p.CAN3.CS40>
#### mb26_16b_word3
<link=MB26_16B_WORD3>
#### WORD040
<link=p.CAN3.WORD040>
#### MB41_8B_WORD0
<link=p.CAN3.MB41_8B_WORD0>
#### mb27_16b_word3
<link=MB27_16B_WORD3>
#### mb9_64b_word3
<link=MB9_64B_WORD3>
#### MB16_32B_WORD6
<link=p.CAN3.MB16_32B_WORD6>
#### mb28_16b_cs
<link=MB28_16B_CS>
#### MB17_32B_CS
<link=p.CAN3.MB17_32B_CS>
#### mb42_8b_word0
<link=MB42_8B_WORD0>
#### MB42_8B_WORD1
<link=p.CAN3.MB42_8B_WORD1>
#### MB9_64B_WORD9
<link=p.CAN3.MB9_64B_WORD9>
#### cs44
<link=CS44>
#### mb9_64b_word14
<link=MB9_64B_WORD14>
#### mb10_64b_id
<link=MB10_64B_ID>
#### MB30_16B_WORD0
<link=p.CAN3.MB30_16B_WORD0>
#### mb45_8b_word0
<link=MB45_8B_WORD0>
#### mb46_8b_cs
<link=MB46_8B_CS>
#### MB10_64B_WORD8
<link=p.CAN3.MB10_64B_WORD8>
#### mb19_32b_word0
<link=MB19_32B_WORD0>
#### mb10_64b_word11
<link=MB10_64B_WORD11>
#### mb32_16b_id
<link=MB32_16B_ID>
#### MB19_32B_WORD2
<link=p.CAN3.MB19_32B_WORD2>
#### word148
<link=WORD148>
#### MB32_16B_WORD2
<link=p.CAN3.MB32_16B_WORD2>
#### mb32_16b_word3
<link=MB32_16B_WORD3>
#### MB20_32B_CS
<link=p.CAN3.MB20_32B_CS>
#### MB20_32B_ID
<link=p.CAN3.MB20_32B_ID>
#### MB20_32B_WORD3
<link=p.CAN3.MB20_32B_WORD3>
#### mb51_8b_word0
<link=MB51_8B_WORD0>
#### mb34_16b_word3
<link=MB34_16B_WORD3>
#### mb21_32b_cs
<link=MB21_32B_CS>
#### mb35_16b_id
<link=MB35_16B_ID>
#### word053
<link=WORD053>
#### MB12_64B_WORD0
<link=p.CAN3.MB12_64B_WORD0>
#### mb36_16b_word0
<link=MB36_16B_WORD0>
#### MB54_8B_WORD0
<link=p.CAN3.MB54_8B_WORD0>
#### MB56_8B_CS
<link=p.CAN3.MB56_8B_CS>
#### MB57_8B_CS
<link=p.CAN3.MB57_8B_CS>
#### MB38_16B_ID
<link=p.CAN3.MB38_16B_ID>
#### MB57_8B_ID
<link=p.CAN3.MB57_8B_ID>
#### WORD057
<link=p.CAN3.WORD057>
#### MB12_64B_WORD13
<link=p.CAN3.MB12_64B_WORD13>
#### id58
<link=ID58>
#### MB13_64B_WORD0
<link=p.CAN3.MB13_64B_WORD0>
#### mb39_16b_word0
<link=MB39_16B_WORD0>
#### mb23_32b_word6
<link=MB23_32B_WORD6>
#### MB39_16B_WORD2
<link=p.CAN3.MB39_16B_WORD2>
#### MB59_8B_WORD0
<link=p.CAN3.MB59_8B_WORD0>
#### mb13_64b_word11
<link=MB13_64B_WORD11>
#### MB41_16B_ID
<link=p.CAN3.MB41_16B_ID>
#### MB41_16B_WORD0
<link=p.CAN3.MB41_16B_WORD0>
#### MB13_64B_WORD13
<link=p.CAN3.MB13_64B_WORD13>
#### word062
<link=WORD062>
#### MB63_8B_CS
<link=p.CAN3.MB63_8B_CS>
#### WORD163
<link=p.CAN3.WORD163>
#### RXIMR[14]
<link=p.CAN3.RXIMR[14]>
#### rximr[27]
<link=RXIMR[27]>
#### RXIMR[32]
<link=p.CAN3.RXIMR[32]>
#### rximr[37]
<link=RXIMR[37]>
#### rximr[42]
<link=RXIMR[42]>
#### RXIMR[57]
<link=p.CAN3.RXIMR[57]>
#### RXIMR[61]
<link=p.CAN3.RXIMR[61]>
#### eprs
<link=EPRS>
#### hr_time_stamp[8]
<link=HR_TIME_STAMP[8]>
#### HR_TIME_STAMP[10]
<link=p.CAN3.HR_TIME_STAMP[10]>
#### hr_time_stamp[16]
<link=HR_TIME_STAMP[16]>
#### hr_time_stamp[23]
<link=HR_TIME_STAMP[23]>
#### hr_time_stamp[30]
<link=HR_TIME_STAMP[30]>
#### HR_TIME_STAMP[43]
<link=p.CAN3.HR_TIME_STAMP[43]>
#### hr_time_stamp[46]
<link=HR_TIME_STAMP[46]>
#### ERFFEL[2]
<link=p.CAN3.ERFFEL[2]>
#### erffel[2]
<link=ERFFEL[2]>
#### erffel[9]
<link=ERFFEL[9]>
#### ERFFEL[19]
<link=p.CAN3.ERFFEL[19]>
#### erffel[19]
<link=ERFFEL[19]>
#### erffel[21]
<link=ERFFEL[21]>
#### erffel[32]
<link=ERFFEL[32]>
#### ERFFEL[43]
<link=p.CAN3.ERFFEL[43]>
#### erffel[43]
<link=ERFFEL[43]>
#### ERFFEL[44]
<link=p.CAN3.ERFFEL[44]>
#### erffel[44]
<link=ERFFEL[44]>
#### ERFFEL[50]
<link=p.CAN3.ERFFEL[50]>
#### erffel[50]
<link=ERFFEL[50]>
#### ERFFEL[62]
<link=p.CAN3.ERFFEL[62]>
#### ERFFEL[68]
<link=p.CAN3.ERFFEL[68]>
#### erffel[68]
<link=ERFFEL[68]>
#### ERFFEL[75]
<link=p.CAN3.ERFFEL[75]>
#### erffel[75]
<link=ERFFEL[75]>
#### erffel[105]
<link=ERFFEL[105]>
#### ERFFEL[124]
<link=p.CAN3.ERFFEL[124]>
#### cntr1
<link=CNTR1>
#### sctrl2
<link=SCTRL2>
#### CSCTRL0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.CSCTRL0
   p.TMR2.CSCTRL0
   p.TMR3.CSCTRL0
   p.TMR4.CSCTRL0
#### FILT0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.FILT0
   p.TMR2.FILT0
   p.TMR3.FILT0
   p.TMR4.FILT0
#### SR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.GPT1.SR
   p.GPT2.SR
   p.LPSPI1.SR
   p.LPSPI2.SR
   p.LPSPI3.SR
   p.LPSPI4.SR
#### OCR1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.GPT1.OCR1
   p.GPT2.OCR1
#### MEM0
<link=p.OCOTP.MEM0>
#### MAC1
<link=p.OCOTP.MAC1>
#### MISC_CONF1
<link=p.OCOTP.MISC_CONF1>
#### SRK_REVOKE
<link=p.OCOTP.SRK_REVOKE>
#### gp32
<link=GP32>
#### SW_MUX_CTL_PAD_GPIO_EMC_38
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_38>
#### sw_mux_ctl_pad_gpio_emc_38
<link=SW_MUX_CTL_PAD_GPIO_EMC_38>
#### SW_MUX_CTL_PAD_GPIO_EMC_41
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_41>
#### sw_mux_ctl_pad_gpio_emc_41
<link=SW_MUX_CTL_PAD_GPIO_EMC_41>
#### sw_mux_ctl_pad_gpio_ad_b0_07
<link=SW_MUX_CTL_PAD_GPIO_AD_B0_07>
#### SW_MUX_CTL_PAD_GPIO_AD_B0_08
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_08>
#### SW_MUX_CTL_PAD_GPIO_B0_14
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_14>
#### sw_mux_ctl_pad_gpio_b0_15
<link=SW_MUX_CTL_PAD_GPIO_B0_15>
#### SW_MUX_CTL_PAD_GPIO_B1_00
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_00>
#### sw_mux_ctl_pad_gpio_b1_00
<link=SW_MUX_CTL_PAD_GPIO_B1_00>
#### SW_MUX_CTL_PAD_GPIO_SD_B1_00
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_00>
#### SW_PAD_CTL_PAD_GPIO_EMC_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_06>
#### sw_pad_ctl_pad_gpio_emc_14
<link=SW_PAD_CTL_PAD_GPIO_EMC_14>
#### sw_pad_ctl_pad_gpio_emc_21
<link=SW_PAD_CTL_PAD_GPIO_EMC_21>
#### SW_PAD_CTL_PAD_GPIO_EMC_28
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_28>
#### sw_pad_ctl_pad_gpio_ad_b0_10
<link=SW_PAD_CTL_PAD_GPIO_AD_B0_10>
#### SW_PAD_CTL_PAD_GPIO_AD_B1_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_06>
#### sw_pad_ctl_pad_gpio_b0_06
<link=SW_PAD_CTL_PAD_GPIO_B0_06>
#### SW_PAD_CTL_PAD_GPIO_B0_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_07>
#### SW_PAD_CTL_PAD_GPIO_B0_10
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_10>
#### sw_pad_ctl_pad_gpio_b0_11
<link=SW_PAD_CTL_PAD_GPIO_B0_11>
#### SW_PAD_CTL_PAD_GPIO_B1_10
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_10>
#### sw_pad_ctl_pad_gpio_b1_12
<link=SW_PAD_CTL_PAD_GPIO_B1_12>
#### sw_pad_ctl_pad_gpio_sd_b0_02
<link=SW_PAD_CTL_PAD_GPIO_SD_B0_02>
#### sw_pad_ctl_pad_gpio_sd_b1_09
<link=SW_PAD_CTL_PAD_GPIO_SD_B1_09>
#### CSI_DATA02_SELECT_INPUT
<link=p.IOMUXC.CSI_DATA02_SELECT_INPUT>
#### FLEXPWM1_PWMA3_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM1_PWMA3_SELECT_INPUT>
#### FLEXPWM2_PWMA2_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM2_PWMA2_SELECT_INPUT>
#### flexpwm2_pwmb2_select_input
<link=FLEXPWM2_PWMB2_SELECT_INPUT>
#### FLEXPWM4_PWMA3_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM4_PWMA3_SELECT_INPUT>
#### FLEXSPIB_DATA0_SELECT_INPUT
<link=p.IOMUXC.FLEXSPIB_DATA0_SELECT_INPUT>
#### flexspib_data0_select_input
<link=FLEXSPIB_DATA0_SELECT_INPUT>
#### LPI2C1_SDA_SELECT_INPUT
<link=p.IOMUXC.LPI2C1_SDA_SELECT_INPUT>
#### lpi2c4_scl_select_input
<link=LPI2C4_SCL_SELECT_INPUT>
#### LPSPI1_SCK_SELECT_INPUT
<link=p.IOMUXC.LPSPI1_SCK_SELECT_INPUT>
#### LPSPI1_SDO_SELECT_INPUT
<link=p.IOMUXC.LPSPI1_SDO_SELECT_INPUT>
#### lpspi4_pcs0_select_input
<link=LPSPI4_PCS0_SELECT_INPUT>
#### lpspi4_sck_select_input
<link=LPSPI4_SCK_SELECT_INPUT>
#### LPUART2_RX_SELECT_INPUT
<link=p.IOMUXC.LPUART2_RX_SELECT_INPUT>
#### LPUART3_TX_SELECT_INPUT
<link=p.IOMUXC.LPUART3_TX_SELECT_INPUT>
#### qtimer3_timer3_select_input
<link=QTIMER3_TIMER3_SELECT_INPUT>
#### SAI1_RX_DATA3_SELECT_INPUT
<link=p.IOMUXC.SAI1_RX_DATA3_SELECT_INPUT>
#### sai1_rx_sync_select_input
<link=SAI1_RX_SYNC_SELECT_INPUT>
#### SAI2_TX_SYNC_SELECT_INPUT
<link=p.IOMUXC.SAI2_TX_SYNC_SELECT_INPUT>
#### usb_otg1_oc_select_input
<link=USB_OTG1_OC_SELECT_INPUT>
#### USDHC2_DATA0_SELECT_INPUT
<link=p.IOMUXC.USDHC2_DATA0_SELECT_INPUT>
#### usdhc2_data5_select_input
<link=USDHC2_DATA5_SELECT_INPUT>
#### XBAR1_IN09_SELECT_INPUT
<link=p.IOMUXC.XBAR1_IN09_SELECT_INPUT>
#### xbar1_in17_select_input
<link=XBAR1_IN17_SELECT_INPUT>
#### xbar1_in24_select_input
<link=XBAR1_IN24_SELECT_INPUT>
#### SW_MUX_CTL_PAD_GPIO_SPI_B0_03
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_03>
#### sw_mux_ctl_pad_gpio_spi_b1_01
<link=SW_MUX_CTL_PAD_GPIO_SPI_B1_01>
#### SW_PAD_CTL_PAD_GPIO_SPI_B0_05
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_05>
#### SW_PAD_CTL_PAD_GPIO_SPI_B0_12
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_12>
#### sw_pad_ctl_pad_gpio_spi_b1_03
<link=SW_PAD_CTL_PAD_GPIO_SPI_B1_03>
#### FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT
<link=p.IOMUXC.FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT>
#### sai3_ipp_ind_sai_rxdata_select_input_0
<link=SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0>
#### AHBCR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.AHBCR
   p.FLEXSPI2.AHBCR
#### FLSHB1CR0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.FLSHB1CR0
   p.FLEXSPI2.FLSHB1CR0
#### FLSHB2CR0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.FLSHB2CR0
   p.FLEXSPI2.FLSHB2CR0
#### iprxfcr
<link=IPRXFCR>
#### sts1
<link=STS1>
#### AHBSPNDSTS
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.AHBSPNDSTS
   p.FLEXSPI2.AHBSPNDSTS
#### rfdr[4]
<link=RFDR[4]>
#### rfdr[11]
<link=RFDR[11]>
#### rfdr[29]
<link=RFDR[29]>
#### TFDR[9]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[9]
   p.FLEXSPI2.TFDR[9]
#### tfdr[9]
<link=TFDR[9]>
#### TFDR[11]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[11]
   p.FLEXSPI2.TFDR[11]
#### tfdr[11]
<link=TFDR[11]>
#### TFDR[20]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[20]
   p.FLEXSPI2.TFDR[20]
#### tfdr[20]
<link=TFDR[20]>
#### TFDR[27]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[27]
   p.FLEXSPI2.TFDR[27]
#### tfdr[27]
<link=TFDR[27]>
#### lut[24]
<link=LUT[24]>
#### LUT[29]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[29]
   p.FLEXSPI2.LUT[29]
#### lut[37]
<link=LUT[37]>
#### LUT[45]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[45]
   p.FLEXSPI2.LUT[45]
#### LUT[52]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[52]
   p.FLEXSPI2.LUT[52]
#### lut[52]
<link=LUT[52]>
#### LUT[58]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[58]
   p.FLEXSPI2.LUT[58]
#### lut[58]
<link=LUT[58]>
#### LUT[60]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[60]
   p.FLEXSPI2.LUT[60]
#### out_pitch
<link=OUT_PITCH>
#### as_pitch
<link=AS_PITCH>
#### VDCTRL2
<link=p.LCDIF.VDCTRL2>
#### vdctrl2
<link=VDCTRL2>
#### pigeon_1_0
<link=PIGEON_1_0>
#### PIGEON_4_1
<link=p.LCDIF.PIGEON_4_1>
#### PIGEON_9_1
<link=p.LCDIF.PIGEON_9_1>
#### LUT1_DATA
<link=p.LCDIF.LUT1_DATA>
#### csicr2
<link=CSICR2>
#### CSIRXCNT
<link=p.CSI.CSIRXCNT>
#### CMD_RSP1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USDHC1.CMD_RSP1
   p.USDHC2.CMD_RSP1
#### prot_ctrl
<link=PROT_CTRL>
#### dll_status
<link=DLL_STATUS>
#### mmc_boot
<link=MMC_BOOT>
#### TUNING_CTRL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USDHC1.TUNING_CTRL
   p.USDHC2.TUNING_CTRL
#### EIR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.EIR
   p.ENET2.EIR
#### RAFL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RAFL
   p.ENET2.RAFL
#### RMON_T_COL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RMON_T_COL
   p.ENET2.RMON_T_COL
#### IEEE_R_CRC
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.IEEE_R_CRC
   p.ENET2.IEEE_R_CRC
#### ieee_r_crc
<link=IEEE_R_CRC>
#### ATINC
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.ATINC
   p.ENET2.ATINC
#### TCSR1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.TCSR1
   p.ENET2.TCSR1
#### tcsr1
<link=TCSR1>
#### sbuscfg
<link=SBUSCFG>
#### hciversion
<link=HCIVERSION>
#### CONFIGFLAG
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.CONFIGFLAG
   p.USB2.CONFIGFLAG
#### ENDPTFLUSH
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.ENDPTFLUSH
   p.USB2.ENDPTFLUSH
#### BR0
<link=p.SEMC.BR0>
#### NORCR1
<link=p.SEMC.NORCR1>
#### STS10
<link=p.SEMC.STS10>
#### sts12
<link=STS12>
#### packet1
<link=PACKET1>
#### CH0SEMA
<link=p.DCP.CH0SEMA>
#### CH1SEMA
<link=p.DCP.CH1SEMA>
#### CH1STAT_SET
<link=p.DCP.CH1STAT_SET>
#### CH2STAT_CLR
<link=p.DCP.CH2STAT_CLR>
#### ch2opts
<link=CH2OPTS>
#### ch3cmdptr
<link=CH3CMDPTR>
#### stl
<link=STL>
#### tcr2
<link=TCR2>
#### RCR5
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.SAI1.RCR5
   p.SAI2.RCR5
   p.SAI3.RCR5
#### rdr[0]
<link=RDR[0]>
#### RDR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPSPI1.RDR
   p.LPSPI2.RDR
   p.LPSPI3.RDR
   p.LPSPI4.RDR
#### TRIG0_CHAIN_3_2
<link=p.ADC_ETC.TRIG0_CHAIN_3_2>
#### TRIG0_CHAIN_5_4
<link=p.ADC_ETC.TRIG0_CHAIN_5_4>
#### TRIG1_RESULT_3_2
<link=p.ADC_ETC.TRIG1_RESULT_3_2>
#### trig1_result_5_4
<link=TRIG1_RESULT_5_4>
#### trig1_result_7_6
<link=TRIG1_RESULT_7_6>
#### trig3_chain_5_4
<link=TRIG3_CHAIN_5_4>
#### trig3_chain_7_6
<link=TRIG3_CHAIN_7_6>
#### trig6_result_5_4
<link=TRIG6_RESULT_5_4>
#### trig6_result_7_6
<link=TRIG6_RESULT_7_6>
#### SEL2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.XBARA1.SEL2
   p.XBARB2.SEL2
   p.XBARB3.SEL2
#### sel19
<link=SEL19>
#### sel24
<link=SEL24>
#### SEL26
<link=p.XBARA1.SEL26>
#### SEL31
<link=p.XBARA1.SEL31>
#### SEL53
<link=p.XBARA1.SEL53>
#### FILT
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENC1.FILT
   p.ENC2.FILT
   p.ENC3.FILT
   p.ENC4.FILT
#### REVH
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENC1.REVH
   p.ENC2.REVH
   p.ENC3.REVH
   p.ENC4.REVH
#### lposh
<link=LPOSH>
#### sm0fracval4
<link=SM0FRACVAL4>
#### SM0VAL5
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0VAL5
   p.PWM2.SM0VAL5
   p.PWM3.SM0VAL5
   p.PWM4.SM0VAL5
#### sm0captcompx
<link=SM0CAPTCOMPX>
#### SM0CVAL1CYC
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0CVAL1CYC
   p.PWM2.SM0CVAL1CYC
   p.PWM3.SM0CVAL1CYC
   p.PWM4.SM0CVAL1CYC
#### SM0CVAL2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0CVAL2
   p.PWM2.SM0CVAL2
   p.PWM3.SM0CVAL2
   p.PWM4.SM0CVAL2
#### sm0cval3
<link=SM0CVAL3>
#### SM1CNT
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM1CNT
   p.PWM2.SM1CNT
   p.PWM3.SM1CNT
   p.PWM4.SM1CNT
#### SM1FRACVAL4
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM1FRACVAL4
   p.PWM2.SM1FRACVAL4
   p.PWM3.SM1FRACVAL4
   p.PWM4.SM1FRACVAL4
#### SM1CVAL1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM1CVAL1
   p.PWM2.SM1CVAL1
   p.PWM3.SM1CVAL1
   p.PWM4.SM1CVAL1
#### SM2FRACVAL4
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2FRACVAL4
   p.PWM2.SM2FRACVAL4
   p.PWM3.SM2FRACVAL4
   p.PWM4.SM2FRACVAL4
#### SM2CAPTCTRLA
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2CAPTCTRLA
   p.PWM2.SM2CAPTCTRLA
   p.PWM3.SM2CAPTCTRLA
   p.PWM4.SM2CAPTCTRLA
#### sm2captcompa
<link=SM2CAPTCOMPA>
#### sm2captctrlb
<link=SM2CAPTCTRLB>
#### SM2CVAL0CYC
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2CVAL0CYC
   p.PWM2.SM2CVAL0CYC
   p.PWM3.SM2CVAL0CYC
   p.PWM4.SM2CVAL0CYC
#### sm2cval4
<link=SM2CVAL4>
#### sm2cval5cyc
<link=SM2CVAL5CYC>
#### SM3FRACVAL1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM3FRACVAL1
   p.PWM2.SM3FRACVAL1
   p.PWM3.SM3FRACVAL1
   p.PWM4.SM3FRACVAL1
#### SM3FRCTRL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM3FRCTRL
   p.PWM2.SM3FRCTRL
   p.PWM3.SM3FRCTRL
   p.PWM4.SM3FRCTRL
#### sm3frctrl
<link=SM3FRCTRL>
#### SM3CAPTCOMPB
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM3CAPTCOMPB
   p.PWM2.SM3CAPTCOMPB
   p.PWM3.SM3CAPTCOMPB
   p.PWM4.SM3CAPTCOMPB
#### dtsrcsel
<link=DTSRCSEL>
#### AES_KEY0_W1
<link=p.BEE.AES_KEY0_W1>
#### ctr_nonce0_w3
<link=CTR_NONCE0_W3>
#### ctr_nonce1_w0
<link=CTR_NONCE1_W0>
#### MCFGR3
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPI2C1.MCFGR3
   p.LPI2C2.MCFGR3
   p.LPI2C3.MCFGR3
   p.LPI2C4.MCFGR3
#### MFSR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPI2C1.MFSR
   p.LPI2C2.MFSR
   p.LPI2C3.MFSR
   p.LPI2C4.MFSR
#### stdr
<link=STDR>
#### SHPR1
<link=p.SystemControl.SHPR1>
#### CFSR
<link=p.SystemControl.CFSR>
#### bfar
<link=BFAR>
#### ID_MMFR2
<link=p.SystemControl.ID_MMFR2>
#### id_mmfr2
<link=ID_MMFR2>
#### id_isar0
<link=ID_ISAR0>
#### ID_ISAR4
<link=p.SystemControl.ID_ISAR4>
#### dcimvac
<link=DCIMVAC>
#### cm7_itcmcr
<link=CM7_ITCMCR>
#### CM7_DTCMCR
<link=p.SystemControl.CM7_DTCMCR>
#### CM7_AHBPCR
<link=p.SystemControl.CM7_AHBPCR>
#### nviciser3
<link=NVICISER3>
#### nvicicpr4
<link=NVICICPR4>
#### nvicip4
<link=NVICIP4>
#### NVICIP12
<link=p.NVIC.NVICIP12>
#### nvicip26
<link=NVICIP26>
#### NVICIP34
<link=p.NVIC.NVICIP34>
#### nvicip57
<link=NVICIP57>
#### NVICIP64
<link=p.NVIC.NVICIP64>
#### nvicip71
<link=NVICIP71>
#### NVICIP78
<link=p.NVIC.NVICIP78>
#### nvicip89
<link=NVICIP89>
#### nvicip93
<link=NVICIP93>
#### NVICIP99
<link=p.NVIC.NVICIP99>
#### nvicip103
<link=NVICIP103>
#### NVICIP113
<link=p.NVIC.NVICIP113>
#### nvicip118
<link=NVICIP118>
#### NVICIP122
<link=p.NVIC.NVICIP122>
#### nvicip125
<link=NVICIP125>
#### NVICIP135
<link=p.NVIC.NVICIP135>
#### NVICIP140
<link=p.NVIC.NVICIP140>
#### nvicip155
<link=NVICIP155>
#### nvicstir
<link=NVICSTIR>
