# SFAL-VSD SoC Design and Implementation
> Completed an industry-aligned program covering the full SoC design flow — floorplanning, placement, CTS, routing, optimization, and physical verification.
> Specialized in real-world RISC-V mixed-signal SoC design (VSDBabySoC with PLL & DAC) under expert mentorship, with GitHub documentation and professional development modules for semiconductor career readiness.

| Day  | Topics |
|---|---|
| **Day 0** | [**Tools Installation**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/day0) |
| **Day 1** | [**Introduction to Verilog RTL design and Synthesis**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%201) |
| **Day 2** | [**Timing libs, hierarchical vs flat synthesis and efficient flop coding styles**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%202) |
| **Day 3** | [**Combinational and sequential optimizations**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day3) |
| **Day 4** | [**GLS, blocking vs non-blocking and Synthesis-Simulation mismatch**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%204) |
| **Day 5** | [**Introduction to Logic synthesis**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/w2d1) |
| **Day 6** | [**Exploring .lib files**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/w2d2) |
| **Day 7** | [**VSDBabySoc Design and Modeling**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%207) |
| **Day 8** | [**VSDBabySoC Post-Synthesis Simulation**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day8) |
| **Day 9** | [**GLS of BabySoc**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day9) |
| **Day 10** | [**Timing Graphs using openSTA**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2010) |
| **Day 11** | [**SPICE Overview**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/day%2011) |
| **Day 12** | [**SPICE Simulations of NMOS and CMOS Circuits**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2012) |
| **Day 13** | [**CMOS Switching Threshold and Dynamic Simulations**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2013) |
| **Day 14** | [**Static Behavior Evaluation: CMOS Inverter Robustness and Noise Margin**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2014) |
| **Day 15** | [**Static Behaviour Evaluation — CMOS Inverter Robustness**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2015) |
| **Day 16** | [**OpenROAD installation**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2016) |
| **Day 17** | [**Floorplan and Placement of VSDBabySoC in OpenROAD**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2017) |
| **Day 18** | [**Advanced Physical Design using OpenLane**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2018) |
| **Day 19** | [**Library Cell Design using Magic Layout and ngspice Characterization**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2019) |
| **Day 20** | [**Pre-layout timing analysis and importance of good clock tree**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2020) |
| **Day 21** | [**Final steps for RTL2GDS using tritonRoute and openSTA**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2021) |
| **Day 22** | [**OpenROAD-Flow-Scripts: Physical Design, Post-Route SPEF and Verilog Netlist Generation for VSDBabySoC**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2022) |
| **Day 23** | [**Post-Routing STA analysis of VSDBabySoC Design**](https://github.com/mahamoodsaad/VSD_SOC/tree/main/Day%2023) |


