--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml pulse_generator.twx pulse_generator.ncd -o
pulse_generator.twr pulse_generator.pcf -ucf pulse_generator.ucf

Design file:              pulse_generator.ncd
Physical constraint file: pulse_generator.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
enable      |    7.083(R)|      SLOW  |   -4.165(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
counter_out<0> |         8.382(R)|      SLOW  |         4.511(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<1> |         8.604(R)|      SLOW  |         4.686(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<2> |         8.608(R)|      SLOW  |         4.699(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<3> |         8.809(R)|      SLOW  |         4.824(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<4> |         8.640(R)|      SLOW  |         4.688(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<5> |         8.590(R)|      SLOW  |         4.672(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<6> |         8.262(R)|      SLOW  |         4.394(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<7> |         8.250(R)|      SLOW  |         4.408(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<8> |         8.066(R)|      SLOW  |         4.287(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<9> |         8.248(R)|      SLOW  |         4.398(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<10>|         7.927(R)|      SLOW  |         4.212(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<11>|         7.797(R)|      SLOW  |         4.125(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<12>|         7.812(R)|      SLOW  |         4.135(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<13>|         8.113(R)|      SLOW  |         4.301(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<14>|         8.139(R)|      SLOW  |         4.348(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<15>|         8.110(R)|      SLOW  |         4.329(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<16>|         8.020(R)|      SLOW  |         4.267(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<17>|         8.491(R)|      SLOW  |         4.607(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<18>|         8.413(R)|      SLOW  |         4.548(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<19>|         8.451(R)|      SLOW  |         4.545(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<20>|         8.723(R)|      SLOW  |         4.736(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<21>|         8.669(R)|      SLOW  |         4.671(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<22>|         8.721(R)|      SLOW  |         4.747(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<23>|         8.550(R)|      SLOW  |         4.621(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<24>|         8.271(R)|      SLOW  |         4.405(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<25>|         8.271(R)|      SLOW  |         4.405(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<26>|         8.446(R)|      SLOW  |         4.517(R)|      FAST  |clock_BUFGP       |   0.000|
counter_out<27>|         7.831(R)|      SLOW  |         4.143(R)|      FAST  |clock_BUFGP       |   0.000|
pulse          |        10.526(R)|      SLOW  |         5.276(R)|      FAST  |clock_BUFGP       |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.173|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
enable         |pulse          |   13.229|
---------------+---------------+---------+


Analysis completed Tue Nov 06 16:48:32 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



