
L432_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008490  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000344  08008620  08008620  00018620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008964  08008964  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  08008964  08008964  00018964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800896c  0800896c  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800896c  0800896c  0001896c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008970  08008970  00018970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08008974  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200000a8  08008a1c  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  08008a1c  000203d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ab64  00000000  00000000  0002011b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039a6  00000000  00000000  0003ac7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001760  00000000  00000000  0003e628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001212  00000000  00000000  0003fd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025ef5  00000000  00000000  00040f9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bdc2  00000000  00000000  00066e8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e432c  00000000  00000000  00082c51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006f00  00000000  00000000  00166f80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0016de80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008608 	.word	0x08008608

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	08008608 	.word	0x08008608

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <prompt>:


extern RTC_HandleTypeDef hrtc;
uint32_t format = RTC_FORMAT_BIN;

void prompt() {
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
	RTC_DateTypeDef date;
	RTC_TimeTypeDef time;
	HAL_RTC_GetDate(&hrtc,&date,format);
 8000592:	4b13      	ldr	r3, [pc, #76]	; (80005e0 <prompt+0x54>)
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	f107 0314 	add.w	r3, r7, #20
 800059a:	4619      	mov	r1, r3
 800059c:	4811      	ldr	r0, [pc, #68]	; (80005e4 <prompt+0x58>)
 800059e:	f004 f9d9 	bl	8004954 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc,&time,format);
 80005a2:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <prompt+0x54>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	463b      	mov	r3, r7
 80005a8:	4619      	mov	r1, r3
 80005aa:	480e      	ldr	r0, [pc, #56]	; (80005e4 <prompt+0x58>)
 80005ac:	f004 f8ef 	bl	800478e <HAL_RTC_GetTime>
	printf("%02d/%02d/%02d ",date.Month,date.Date,date.Year);
 80005b0:	7d7b      	ldrb	r3, [r7, #21]
 80005b2:	4619      	mov	r1, r3
 80005b4:	7dbb      	ldrb	r3, [r7, #22]
 80005b6:	461a      	mov	r2, r3
 80005b8:	7dfb      	ldrb	r3, [r7, #23]
 80005ba:	480b      	ldr	r0, [pc, #44]	; (80005e8 <prompt+0x5c>)
 80005bc:	f006 ff1c 	bl	80073f8 <iprintf>
	printf("%02d:%02d:%02d ",time.Hours,time.Minutes,time.Seconds);
 80005c0:	783b      	ldrb	r3, [r7, #0]
 80005c2:	4619      	mov	r1, r3
 80005c4:	787b      	ldrb	r3, [r7, #1]
 80005c6:	461a      	mov	r2, r3
 80005c8:	78bb      	ldrb	r3, [r7, #2]
 80005ca:	4808      	ldr	r0, [pc, #32]	; (80005ec <prompt+0x60>)
 80005cc:	f006 ff14 	bl	80073f8 <iprintf>
	printf("IULS> ");
 80005d0:	4807      	ldr	r0, [pc, #28]	; (80005f0 <prompt+0x64>)
 80005d2:	f006 ff11 	bl	80073f8 <iprintf>
}
 80005d6:	bf00      	nop
 80005d8:	3718      	adds	r7, #24
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	200000c4 	.word	0x200000c4
 80005e4:	20000134 	.word	0x20000134
 80005e8:	08008620 	.word	0x08008620
 80005ec:	08008630 	.word	0x08008630
 80005f0:	08008640 	.word	0x08008640

080005f4 <help_command>:
	{"tsl237",tsl237_command},
	{0,0}
};


void __attribute__((weak)) help_command(char *arguments) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
	printf("Available Commands:\n\r");
 80005fc:	4809      	ldr	r0, [pc, #36]	; (8000624 <help_command+0x30>)
 80005fe:	f006 fefb 	bl	80073f8 <iprintf>
	printf("help\n\r");
 8000602:	4809      	ldr	r0, [pc, #36]	; (8000628 <help_command+0x34>)
 8000604:	f006 fef8 	bl	80073f8 <iprintf>
	printf("lof\n\r");
 8000608:	4808      	ldr	r0, [pc, #32]	; (800062c <help_command+0x38>)
 800060a:	f006 fef5 	bl	80073f8 <iprintf>
	printf("lon\n\r");
 800060e:	4808      	ldr	r0, [pc, #32]	; (8000630 <help_command+0x3c>)
 8000610:	f006 fef2 	bl	80073f8 <iprintf>
	printf("test\n\r");
 8000614:	4807      	ldr	r0, [pc, #28]	; (8000634 <help_command+0x40>)
 8000616:	f006 feef 	bl	80073f8 <iprintf>
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	08008670 	.word	0x08008670
 8000628:	08008688 	.word	0x08008688
 800062c:	08008690 	.word	0x08008690
 8000630:	08008698 	.word	0x08008698
 8000634:	080086a0 	.word	0x080086a0

08000638 <lof_command>:

void __attribute__((weak)) lof_command(char *arguments) {
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8000640:	2200      	movs	r2, #0
 8000642:	2108      	movs	r1, #8
 8000644:	4803      	ldr	r0, [pc, #12]	; (8000654 <lof_command+0x1c>)
 8000646:	f002 fdc1 	bl	80031cc <HAL_GPIO_WritePin>
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	48000400 	.word	0x48000400

08000658 <lon_command>:

void __attribute__((weak)) lon_command(char *arguments) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8000660:	2201      	movs	r2, #1
 8000662:	2108      	movs	r1, #8
 8000664:	4803      	ldr	r0, [pc, #12]	; (8000674 <lon_command+0x1c>)
 8000666:	f002 fdb1 	bl	80031cc <HAL_GPIO_WritePin>
}
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	48000400 	.word	0x48000400

08000678 <test_command>:

void __attribute__((weak)) test_command(char *arguments) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	printf("test_command\n\r");
 8000680:	480d      	ldr	r0, [pc, #52]	; (80006b8 <test_command+0x40>)
 8000682:	f006 feb9 	bl	80073f8 <iprintf>
	if (arguments) {
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d011      	beq.n	80006b0 <test_command+0x38>
		char *pt;
		pt = strtok (arguments,",");
 800068c:	490b      	ldr	r1, [pc, #44]	; (80006bc <test_command+0x44>)
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f006 ffc6 	bl	8007620 <strtok>
 8000694:	60f8      	str	r0, [r7, #12]
		while (pt != NULL) {
 8000696:	e008      	b.n	80006aa <test_command+0x32>
//			char a = *pt;
			printf("%s\n\r", pt);
 8000698:	68f9      	ldr	r1, [r7, #12]
 800069a:	4809      	ldr	r0, [pc, #36]	; (80006c0 <test_command+0x48>)
 800069c:	f006 feac 	bl	80073f8 <iprintf>
			pt = strtok (NULL, ",");
 80006a0:	4906      	ldr	r1, [pc, #24]	; (80006bc <test_command+0x44>)
 80006a2:	2000      	movs	r0, #0
 80006a4:	f006 ffbc 	bl	8007620 <strtok>
 80006a8:	60f8      	str	r0, [r7, #12]
		while (pt != NULL) {
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d1f3      	bne.n	8000698 <test_command+0x20>
		}
	}
}
 80006b0:	bf00      	nop
 80006b2:	3710      	adds	r7, #16
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	080086a8 	.word	0x080086a8
 80006bc:	080086b8 	.word	0x080086b8
 80006c0:	080086bc 	.word	0x080086bc

080006c4 <ts_command>:

void __attribute__((weak)) ts_command(char *arguments) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b08c      	sub	sp, #48	; 0x30
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	int t[3];
	if (arguments) {
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d01f      	beq.n	8000712 <ts_command+0x4e>
		char *pt;
		pt = strtok(arguments, ",");
 80006d2:	492a      	ldr	r1, [pc, #168]	; (800077c <ts_command+0xb8>)
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f006 ffa3 	bl	8007620 <strtok>
 80006da:	62f8      	str	r0, [r7, #44]	; 0x2c
		for (int i = 0; i < 3; i++) {
 80006dc:	2300      	movs	r3, #0
 80006de:	62bb      	str	r3, [r7, #40]	; 0x28
 80006e0:	e014      	b.n	800070c <ts_command+0x48>
			if (pt != NULL) {
 80006e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d00e      	beq.n	8000706 <ts_command+0x42>
				t[i] = atoi(pt);
 80006e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80006ea:	f006 fd2a 	bl	8007142 <atoi>
 80006ee:	4602      	mov	r2, r0
 80006f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	3330      	adds	r3, #48	; 0x30
 80006f6:	443b      	add	r3, r7
 80006f8:	f843 2c14 	str.w	r2, [r3, #-20]
				pt = strtok(NULL, ",");
 80006fc:	491f      	ldr	r1, [pc, #124]	; (800077c <ts_command+0xb8>)
 80006fe:	2000      	movs	r0, #0
 8000700:	f006 ff8e 	bl	8007620 <strtok>
 8000704:	62f8      	str	r0, [r7, #44]	; 0x2c
		for (int i = 0; i < 3; i++) {
 8000706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000708:	3301      	adds	r3, #1
 800070a:	62bb      	str	r3, [r7, #40]	; 0x28
 800070c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800070e:	2b02      	cmp	r3, #2
 8000710:	dde7      	ble.n	80006e2 <ts_command+0x1e>
			}
		}
	}

	if (t[0] && (t[0]>-1) && (t[0]<24) && t[1] && (t[1]>-1) && (t[1]<60) && t[2] && (t[2]>-1) && (t[2]<60)) {
 8000712:	69fb      	ldr	r3, [r7, #28]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d029      	beq.n	800076c <ts_command+0xa8>
 8000718:	69fb      	ldr	r3, [r7, #28]
 800071a:	2b00      	cmp	r3, #0
 800071c:	db26      	blt.n	800076c <ts_command+0xa8>
 800071e:	69fb      	ldr	r3, [r7, #28]
 8000720:	2b17      	cmp	r3, #23
 8000722:	dc23      	bgt.n	800076c <ts_command+0xa8>
 8000724:	6a3b      	ldr	r3, [r7, #32]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d020      	beq.n	800076c <ts_command+0xa8>
 800072a:	6a3b      	ldr	r3, [r7, #32]
 800072c:	2b00      	cmp	r3, #0
 800072e:	db1d      	blt.n	800076c <ts_command+0xa8>
 8000730:	6a3b      	ldr	r3, [r7, #32]
 8000732:	2b3b      	cmp	r3, #59	; 0x3b
 8000734:	dc1a      	bgt.n	800076c <ts_command+0xa8>
 8000736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000738:	2b00      	cmp	r3, #0
 800073a:	d017      	beq.n	800076c <ts_command+0xa8>
 800073c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073e:	2b00      	cmp	r3, #0
 8000740:	db14      	blt.n	800076c <ts_command+0xa8>
 8000742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000744:	2b3b      	cmp	r3, #59	; 0x3b
 8000746:	dc11      	bgt.n	800076c <ts_command+0xa8>
		RTC_TimeTypeDef time;
		time.Hours = t[0];
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	b2db      	uxtb	r3, r3
 800074c:	723b      	strb	r3, [r7, #8]
		time.Minutes = t[1];
 800074e:	6a3b      	ldr	r3, [r7, #32]
 8000750:	b2db      	uxtb	r3, r3
 8000752:	727b      	strb	r3, [r7, #9]
		time.Seconds = t[2];
 8000754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000756:	b2db      	uxtb	r3, r3
 8000758:	72bb      	strb	r3, [r7, #10]
		HAL_RTC_SetTime(&hrtc,&time,format);
 800075a:	4b09      	ldr	r3, [pc, #36]	; (8000780 <ts_command+0xbc>)
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	f107 0308 	add.w	r3, r7, #8
 8000762:	4619      	mov	r1, r3
 8000764:	4807      	ldr	r0, [pc, #28]	; (8000784 <ts_command+0xc0>)
 8000766:	f003 ff75 	bl	8004654 <HAL_RTC_SetTime>
	if (t[0] && (t[0]>-1) && (t[0]<24) && t[1] && (t[1]>-1) && (t[1]<60) && t[2] && (t[2]>-1) && (t[2]<60)) {
 800076a:	e003      	b.n	8000774 <ts_command+0xb0>
	}
	else {
		printf("NOK\n\r");
 800076c:	4806      	ldr	r0, [pc, #24]	; (8000788 <ts_command+0xc4>)
 800076e:	f006 fe43 	bl	80073f8 <iprintf>
	}
}
 8000772:	bf00      	nop
 8000774:	bf00      	nop
 8000776:	3730      	adds	r7, #48	; 0x30
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	080086b8 	.word	0x080086b8
 8000780:	200000c4 	.word	0x200000c4
 8000784:	20000134 	.word	0x20000134
 8000788:	080086c4 	.word	0x080086c4

0800078c <ds_command>:

void __attribute__((weak)) ds_command(char *arguments) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b088      	sub	sp, #32
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
	int d[3];
	if (arguments) {
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d01f      	beq.n	80007da <ds_command+0x4e>
		char *pt;
		pt = strtok(arguments, ",");
 800079a:	4924      	ldr	r1, [pc, #144]	; (800082c <ds_command+0xa0>)
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f006 ff3f 	bl	8007620 <strtok>
 80007a2:	61f8      	str	r0, [r7, #28]
		for (int i = 0; i < 3; i++) {
 80007a4:	2300      	movs	r3, #0
 80007a6:	61bb      	str	r3, [r7, #24]
 80007a8:	e014      	b.n	80007d4 <ds_command+0x48>
			if (pt != NULL) {
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d00e      	beq.n	80007ce <ds_command+0x42>
				d[i] = atoi(pt);
 80007b0:	69f8      	ldr	r0, [r7, #28]
 80007b2:	f006 fcc6 	bl	8007142 <atoi>
 80007b6:	4602      	mov	r2, r0
 80007b8:	69bb      	ldr	r3, [r7, #24]
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	3320      	adds	r3, #32
 80007be:	443b      	add	r3, r7
 80007c0:	f843 2c14 	str.w	r2, [r3, #-20]
				pt = strtok(NULL, ",");
 80007c4:	4919      	ldr	r1, [pc, #100]	; (800082c <ds_command+0xa0>)
 80007c6:	2000      	movs	r0, #0
 80007c8:	f006 ff2a 	bl	8007620 <strtok>
 80007cc:	61f8      	str	r0, [r7, #28]
		for (int i = 0; i < 3; i++) {
 80007ce:	69bb      	ldr	r3, [r7, #24]
 80007d0:	3301      	adds	r3, #1
 80007d2:	61bb      	str	r3, [r7, #24]
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	dde7      	ble.n	80007aa <ds_command+0x1e>
			}
		}
	}
	if (d[0] && (d[0]>0) && (d[0]<13) && d[1] && d[2]) {
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d01d      	beq.n	800081c <ds_command+0x90>
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	dd1a      	ble.n	800081c <ds_command+0x90>
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	2b0c      	cmp	r3, #12
 80007ea:	dc17      	bgt.n	800081c <ds_command+0x90>
 80007ec:	693b      	ldr	r3, [r7, #16]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d014      	beq.n	800081c <ds_command+0x90>
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d011      	beq.n	800081c <ds_command+0x90>
		RTC_DateTypeDef date;
		date.Month = d[0];
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	727b      	strb	r3, [r7, #9]
		date.Date = d[1];
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	b2db      	uxtb	r3, r3
 8000802:	72bb      	strb	r3, [r7, #10]
		date.Year = d[2];
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	b2db      	uxtb	r3, r3
 8000808:	72fb      	strb	r3, [r7, #11]
		HAL_RTC_SetDate(&hrtc,&date,format);
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <ds_command+0xa4>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	4619      	mov	r1, r3
 8000814:	4807      	ldr	r0, [pc, #28]	; (8000834 <ds_command+0xa8>)
 8000816:	f004 f816 	bl	8004846 <HAL_RTC_SetDate>
	if (d[0] && (d[0]>0) && (d[0]<13) && d[1] && d[2]) {
 800081a:	e003      	b.n	8000824 <ds_command+0x98>
	}
	else {
		printf("NOK\n\r");
 800081c:	4806      	ldr	r0, [pc, #24]	; (8000838 <ds_command+0xac>)
 800081e:	f006 fdeb 	bl	80073f8 <iprintf>
	}
}
 8000822:	bf00      	nop
 8000824:	bf00      	nop
 8000826:	3720      	adds	r7, #32
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	080086b8 	.word	0x080086b8
 8000830:	200000c4 	.word	0x200000c4
 8000834:	20000134 	.word	0x20000134
 8000838:	080086c4 	.word	0x080086c4

0800083c <tsl237_command>:

void __attribute__((weak)) tsl237_command(char *arguments) {
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]

}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <get_commands>:

enum {COLLECT_CHARS, COMPLETE};

int get_commands(uint8_t *command_buf) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  static uint32_t counter=0;
  static uint32_t mode = COLLECT_CHARS;

  uint8_t ch = 0;;
 8000858:	2300      	movs	r3, #0
 800085a:	73fb      	strb	r3, [r7, #15]
  uint32_t mask;

  ch=dequeue(&buf);
 800085c:	482e      	ldr	r0, [pc, #184]	; (8000918 <get_commands+0xc8>)
 800085e:	f000 fc61 	bl	8001124 <dequeue>
 8000862:	4603      	mov	r3, r0
 8000864:	73fb      	strb	r3, [r7, #15]
  while (ch!=0) {
 8000866:	e03a      	b.n	80008de <get_commands+0x8e>
    if ((ch!='\n')&&(ch!='\r')) {
 8000868:	7bfb      	ldrb	r3, [r7, #15]
 800086a:	2b0a      	cmp	r3, #10
 800086c:	d027      	beq.n	80008be <get_commands+0x6e>
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	2b0d      	cmp	r3, #13
 8000872:	d024      	beq.n	80008be <get_commands+0x6e>
      if (ch==0x7f) {               // backspace functionality
 8000874:	7bfb      	ldrb	r3, [r7, #15]
 8000876:	2b7f      	cmp	r3, #127	; 0x7f
 8000878:	d10c      	bne.n	8000894 <get_commands+0x44>
        if (counter > 0) {
 800087a:	4b28      	ldr	r3, [pc, #160]	; (800091c <get_commands+0xcc>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d021      	beq.n	80008c6 <get_commands+0x76>
            printf("\b \b");
 8000882:	4827      	ldr	r0, [pc, #156]	; (8000920 <get_commands+0xd0>)
 8000884:	f006 fdb8 	bl	80073f8 <iprintf>
            counter--;
 8000888:	4b24      	ldr	r3, [pc, #144]	; (800091c <get_commands+0xcc>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	3b01      	subs	r3, #1
 800088e:	4a23      	ldr	r2, [pc, #140]	; (800091c <get_commands+0xcc>)
 8000890:	6013      	str	r3, [r2, #0]
      if (ch==0x7f) {               // backspace functionality
 8000892:	e018      	b.n	80008c6 <get_commands+0x76>
        }
      }
      else {
        putchar(ch);
 8000894:	7bfb      	ldrb	r3, [r7, #15]
 8000896:	4618      	mov	r0, r3
 8000898:	f006 fdc0 	bl	800741c <putchar>
        command_buf[counter++]=ch;
 800089c:	4b1f      	ldr	r3, [pc, #124]	; (800091c <get_commands+0xcc>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	1c5a      	adds	r2, r3, #1
 80008a2:	491e      	ldr	r1, [pc, #120]	; (800091c <get_commands+0xcc>)
 80008a4:	600a      	str	r2, [r1, #0]
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	4413      	add	r3, r2
 80008aa:	7bfa      	ldrb	r2, [r7, #15]
 80008ac:	701a      	strb	r2, [r3, #0]
        if (counter>=(QUEUE_SIZE-2)) {
 80008ae:	4b1b      	ldr	r3, [pc, #108]	; (800091c <get_commands+0xcc>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2b1d      	cmp	r3, #29
 80008b4:	d907      	bls.n	80008c6 <get_commands+0x76>
          mode=COMPLETE;
 80008b6:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <get_commands+0xd4>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	601a      	str	r2, [r3, #0]
          break;
 80008bc:	e012      	b.n	80008e4 <get_commands+0x94>
        }
      }
    }
    else {
      mode = COMPLETE;
 80008be:	4b19      	ldr	r3, [pc, #100]	; (8000924 <get_commands+0xd4>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	601a      	str	r2, [r3, #0]
      break;
 80008c4:	e00e      	b.n	80008e4 <get_commands+0x94>
      if (ch==0x7f) {               // backspace functionality
 80008c6:	bf00      	nop
    }
    mask = disable();
 80008c8:	f000 f8b8 	bl	8000a3c <disable>
 80008cc:	60b8      	str	r0, [r7, #8]
    ch=dequeue(&buf);
 80008ce:	4812      	ldr	r0, [pc, #72]	; (8000918 <get_commands+0xc8>)
 80008d0:	f000 fc28 	bl	8001124 <dequeue>
 80008d4:	4603      	mov	r3, r0
 80008d6:	73fb      	strb	r3, [r7, #15]
    restore(mask);
 80008d8:	68b8      	ldr	r0, [r7, #8]
 80008da:	f000 f8c2 	bl	8000a62 <restore>
  while (ch!=0) {
 80008de:	7bfb      	ldrb	r3, [r7, #15]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d1c1      	bne.n	8000868 <get_commands+0x18>
  }
  if (mode == COMPLETE) {
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <get_commands+0xd4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d110      	bne.n	800090e <get_commands+0xbe>
    command_buf[counter] = 0;
 80008ec:	4b0b      	ldr	r3, [pc, #44]	; (800091c <get_commands+0xcc>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	4413      	add	r3, r2
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
    printf("\n\r");
 80008f8:	480b      	ldr	r0, [pc, #44]	; (8000928 <get_commands+0xd8>)
 80008fa:	f006 fd7d 	bl	80073f8 <iprintf>
    counter = 0;
 80008fe:	4b07      	ldr	r3, [pc, #28]	; (800091c <get_commands+0xcc>)
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
    mode = COLLECT_CHARS;
 8000904:	4b07      	ldr	r3, [pc, #28]	; (8000924 <get_commands+0xd4>)
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
    return(1);
 800090a:	2301      	movs	r3, #1
 800090c:	e000      	b.n	8000910 <get_commands+0xc0>
  }
  else {
    return(0);
 800090e:	2300      	movs	r3, #0
  }
}
 8000910:	4618      	mov	r0, r3
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	2000022c 	.word	0x2000022c
 800091c:	200000c8 	.word	0x200000c8
 8000920:	080086cc 	.word	0x080086cc
 8000924:	200000cc 	.word	0x200000cc
 8000928:	080086d0 	.word	0x080086d0

0800092c <parse_command>:

int parse_command (uint8_t *line, uint8_t **command, uint8_t **args) {
 800092c:	b480      	push	{r7}
 800092e:	b087      	sub	sp, #28
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
  uint8_t *p;

  if((!line) ||
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d005      	beq.n	800094a <parse_command+0x1e>
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d002      	beq.n	800094a <parse_command+0x1e>
     (!command) ||
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d102      	bne.n	8000950 <parse_command+0x24>
     (!args)) {
    return (-1);
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
 800094e:	e01e      	b.n	800098e <parse_command+0x62>
  }
  *command = line;
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	68fa      	ldr	r2, [r7, #12]
 8000954:	601a      	str	r2, [r3, #0]
  p = line;
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	617b      	str	r3, [r7, #20]
  while (*p!=','){
 800095a:	e00b      	b.n	8000974 <parse_command+0x48>
    if (!*p) {
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d104      	bne.n	800096e <parse_command+0x42>
      *args = '\0';
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
      return(0);
 800096a:	2300      	movs	r3, #0
 800096c:	e00f      	b.n	800098e <parse_command+0x62>
    }
    p++;
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	3301      	adds	r3, #1
 8000972:	617b      	str	r3, [r7, #20]
  while (*p!=','){
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b2c      	cmp	r3, #44	; 0x2c
 800097a:	d1ef      	bne.n	800095c <parse_command+0x30>
  }
  *p++ = '\0';
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	1c5a      	adds	r2, r3, #1
 8000980:	617a      	str	r2, [r7, #20]
 8000982:	2200      	movs	r2, #0
 8000984:	701a      	strb	r2, [r3, #0]
  *args = p;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	697a      	ldr	r2, [r7, #20]
 800098a:	601a      	str	r2, [r3, #0]
  return (0);
 800098c:	2300      	movs	r3, #0
}
 800098e:	4618      	mov	r0, r3
 8000990:	371c      	adds	r7, #28
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <execute_command>:

int execute_command(uint8_t * line) { // line is buffer where command is in
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint8_t *cmd;
  uint8_t *arg;
  command_t *p = commands;
 80009a4:	4b23      	ldr	r3, [pc, #140]	; (8000a34 <execute_command+0x98>)
 80009a6:	617b      	str	r3, [r7, #20]
  int success = 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	613b      	str	r3, [r7, #16]

  if (!line) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d102      	bne.n	80009b8 <execute_command+0x1c>
    return (-1);
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295
 80009b6:	e038      	b.n	8000a2a <execute_command+0x8e>
  }
  if (parse_command(line,&cmd,&arg) == -1) {
 80009b8:	f107 0208 	add.w	r2, r7, #8
 80009bc:	f107 030c 	add.w	r3, r7, #12
 80009c0:	4619      	mov	r1, r3
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f7ff ffb2 	bl	800092c <parse_command>
 80009c8:	4603      	mov	r3, r0
 80009ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009ce:	d121      	bne.n	8000a14 <execute_command+0x78>
    printf("Error with parse command\n\r");
 80009d0:	4819      	ldr	r0, [pc, #100]	; (8000a38 <execute_command+0x9c>)
 80009d2:	f006 fd11 	bl	80073f8 <iprintf>
    return (-1);
 80009d6:	f04f 33ff 	mov.w	r3, #4294967295
 80009da:	e026      	b.n	8000a2a <execute_command+0x8e>
  }
  while (p->cmd_string) {
    if (!strcmp(p->cmd_string,(char *) cmd)) {
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	68fa      	ldr	r2, [r7, #12]
 80009e2:	4611      	mov	r1, r2
 80009e4:	4618      	mov	r0, r3
 80009e6:	f7ff fbf3 	bl	80001d0 <strcmp>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d10e      	bne.n	8000a0e <execute_command+0x72>
      if (!p->cmd_function) {
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d102      	bne.n	80009fe <execute_command+0x62>
        return (-1);
 80009f8:	f04f 33ff 	mov.w	r3, #4294967295
 80009fc:	e015      	b.n	8000a2a <execute_command+0x8e>
      }
      (*p->cmd_function)((char *)arg);            // Run the command with the passed arguments
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	68ba      	ldr	r2, [r7, #8]
 8000a04:	4610      	mov	r0, r2
 8000a06:	4798      	blx	r3
      success = 1;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	613b      	str	r3, [r7, #16]
      break;
 8000a0c:	e006      	b.n	8000a1c <execute_command+0x80>
    }
    p++;
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	3308      	adds	r3, #8
 8000a12:	617b      	str	r3, [r7, #20]
  while (p->cmd_string) {
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d1df      	bne.n	80009dc <execute_command+0x40>
  }
  if (success) {
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <execute_command+0x8a>
    return (0);
 8000a22:	2300      	movs	r3, #0
 8000a24:	e001      	b.n	8000a2a <execute_command+0x8e>
  }
  else {
    return (-1);
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3718      	adds	r7, #24
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000000 	.word	0x20000000
 8000a38:	080086d4 	.word	0x080086d4

08000a3c <disable>:

#include <main.h>
#include "interrupt.h"


uint32_t disable(void) {
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
  int32_t priority_mask = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000a46:	f3ef 8310 	mrs	r3, PRIMASK
 8000a4a:	603b      	str	r3, [r7, #0]
  return(result);
 8000a4c:	683b      	ldr	r3, [r7, #0]
  priority_mask = __get_PRIMASK(); // Read the current state of the interrupt mask
 8000a4e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000a50:	b672      	cpsid	i
}
 8000a52:	bf00      	nop
  __disable_irq();                // Globally mask the interrupts off
  return (priority_mask);
 8000a54:	687b      	ldr	r3, [r7, #4]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <restore>:

void restore(uint32_t priority_mask) {
 8000a62:	b480      	push	{r7}
 8000a64:	b085      	sub	sp, #20
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	f383 8810 	msr	PRIMASK, r3
}
 8000a74:	bf00      	nop
  __set_PRIMASK(priority_mask);
}
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr

08000a82 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8000a82:	b480      	push	{r7}
 8000a84:	b089      	sub	sp, #36	; 0x24
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	e853 3f00 	ldrex	r3, [r3]
 8000a94:	60bb      	str	r3, [r7, #8]
   return(result);
 8000a96:	68bb      	ldr	r3, [r7, #8]
 8000a98:	f043 0320 	orr.w	r3, r3, #32
 8000a9c:	61fb      	str	r3, [r7, #28]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	69fa      	ldr	r2, [r7, #28]
 8000aa2:	61ba      	str	r2, [r7, #24]
 8000aa4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000aa6:	6979      	ldr	r1, [r7, #20]
 8000aa8:	69ba      	ldr	r2, [r7, #24]
 8000aaa:	e841 2300 	strex	r3, r2, [r1]
 8000aae:	613b      	str	r3, [r7, #16]
   return(result);
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d1e9      	bne.n	8000a8a <LL_USART_EnableIT_RXNE+0x8>
}
 8000ab6:	bf00      	nop
 8000ab8:	bf00      	nop
 8000aba:	3724      	adds	r7, #36	; 0x24
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  static uint32_t last = 0;
  uint32_t current;
  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	7f1b      	ldrb	r3, [r3, #28]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d11e      	bne.n	8000b12 <HAL_TIM_IC_CaptureCallback+0x4e>
    current = htim->Instance->CCR1;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ada:	60fb      	str	r3, [r7, #12]
    if (last <= current) {
 8000adc:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	68fa      	ldr	r2, [r7, #12]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d307      	bcc.n	8000af6 <HAL_TIM_IC_CaptureCallback+0x32>
      period = current - last;
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	461a      	mov	r2, r3
 8000af0:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	e00a      	b.n	8000b0c <HAL_TIM_IC_CaptureCallback+0x48>
    }
    else {
      period = TIM2->ARR - last + current;
 8000af6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	1ad2      	subs	r2, r2, r3
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	4413      	add	r3, r2
 8000b06:	461a      	mov	r2, r3
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000b0a:	601a      	str	r2, [r3, #0]
    }
    last = current;
 8000b0c:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	6013      	str	r3, [r2, #0]
  }
}
 8000b12:	bf00      	nop
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	20000270 	.word	0x20000270
 8000b24:	2000026c 	.word	0x2000026c

08000b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  init_queue(&buf);
 8000b2e:	4831      	ldr	r0, [pc, #196]	; (8000bf4 <main+0xcc>)
 8000b30:	f000 faab 	bl	800108a <init_queue>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b34:	f000 fe4d 	bl	80017d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b38:	f000 f876 	bl	8000c28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b3c:	f000 fa56 	bl	8000fec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b40:	f000 fa24 	bl	8000f8c <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000b44:	f000 f938 	bl	8000db8 <MX_RTC_Init>
  MX_TIM2_Init();
 8000b48:	f000 f9c8 	bl	8000edc <MX_TIM2_Init>
  MX_ADC1_Init();
 8000b4c:	f000 f8d0 	bl	8000cf0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8000b50:	4829      	ldr	r0, [pc, #164]	; (8000bf8 <main+0xd0>)
 8000b52:	f000 fb11 	bl	8001178 <RetargetInit>
  LL_USART_EnableIT_RXNE(USART2);    // Turn on the usart2 interrupt
 8000b56:	4829      	ldr	r0, [pc, #164]	; (8000bfc <main+0xd4>)
 8000b58:	f7ff ff93 	bl	8000a82 <LL_USART_EnableIT_RXNE>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*) captures, 2);
 8000b5c:	463a      	mov	r2, r7
 8000b5e:	2302      	movs	r3, #2
 8000b60:	2100      	movs	r1, #0
 8000b62:	4827      	ldr	r0, [pc, #156]	; (8000c00 <main+0xd8>)
 8000b64:	f004 fb30 	bl	80051c8 <HAL_TIM_IC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("System Up and Running\n\r");
 8000b68:	4826      	ldr	r0, [pc, #152]	; (8000c04 <main+0xdc>)
 8000b6a:	f006 fc45 	bl	80073f8 <iprintf>

  prompt();
 8000b6e:	f7ff fd0d 	bl	800058c <prompt>
  while (1)
  {
	  printf("Period %d\n\r", period);
 8000b72:	4b25      	ldr	r3, [pc, #148]	; (8000c08 <main+0xe0>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4619      	mov	r1, r3
 8000b78:	4824      	ldr	r0, [pc, #144]	; (8000c0c <main+0xe4>)
 8000b7a:	f006 fc3d 	bl	80073f8 <iprintf>

	  HAL_Delay(100);
 8000b7e:	2064      	movs	r0, #100	; 0x64
 8000b80:	f000 fe9c 	bl	80018bc <HAL_Delay>
	  if (get_commands(command)) {
 8000b84:	4822      	ldr	r0, [pc, #136]	; (8000c10 <main+0xe8>)
 8000b86:	f7ff fe63 	bl	8000850 <get_commands>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d01e      	beq.n	8000bce <main+0xa6>
		  command_length = 16;
 8000b90:	4b20      	ldr	r3, [pc, #128]	; (8000c14 <main+0xec>)
 8000b92:	2210      	movs	r2, #16
 8000b94:	601a      	str	r2, [r3, #0]
		  if (command_length != -1) {
 8000b96:	4b1f      	ldr	r3, [pc, #124]	; (8000c14 <main+0xec>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b9e:	d011      	beq.n	8000bc4 <main+0x9c>
			  if(execute_command(command)) {
 8000ba0:	481b      	ldr	r0, [pc, #108]	; (8000c10 <main+0xe8>)
 8000ba2:	f7ff fefb 	bl	800099c <execute_command>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d005      	beq.n	8000bb8 <main+0x90>
				  printf("NOK\n\r");
 8000bac:	481a      	ldr	r0, [pc, #104]	; (8000c18 <main+0xf0>)
 8000bae:	f006 fc23 	bl	80073f8 <iprintf>
				  prompt();
 8000bb2:	f7ff fceb 	bl	800058c <prompt>
 8000bb6:	e00a      	b.n	8000bce <main+0xa6>
			  }
			  else {
				  printf("OK\n\r");
 8000bb8:	4818      	ldr	r0, [pc, #96]	; (8000c1c <main+0xf4>)
 8000bba:	f006 fc1d 	bl	80073f8 <iprintf>
				  prompt();
 8000bbe:	f7ff fce5 	bl	800058c <prompt>
 8000bc2:	e004      	b.n	8000bce <main+0xa6>
			  }
		  }
		  else {
			  printf("NOK\n\r");
 8000bc4:	4814      	ldr	r0, [pc, #80]	; (8000c18 <main+0xf0>)
 8000bc6:	f006 fc17 	bl	80073f8 <iprintf>
			  prompt();
 8000bca:	f7ff fcdf 	bl	800058c <prompt>
		  }

	  }

	  if (alarm) {
 8000bce:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <main+0xf8>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0cd      	beq.n	8000b72 <main+0x4a>
		  printf("alarm_triggered\n\r");
 8000bd6:	4813      	ldr	r0, [pc, #76]	; (8000c24 <main+0xfc>)
 8000bd8:	f006 fc0e 	bl	80073f8 <iprintf>
		  lon_command();
 8000bdc:	f7ff fd3c 	bl	8000658 <lon_command>
		  HAL_Delay(100);
 8000be0:	2064      	movs	r0, #100	; 0x64
 8000be2:	f000 fe6b 	bl	80018bc <HAL_Delay>
		  lof_command();
 8000be6:	f7ff fd27 	bl	8000638 <lof_command>
		  alarm = 0;
 8000bea:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <main+0xf8>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
	  printf("Period %d\n\r", period);
 8000bf0:	e7bf      	b.n	8000b72 <main+0x4a>
 8000bf2:	bf00      	nop
 8000bf4:	2000022c 	.word	0x2000022c
 8000bf8:	200001a4 	.word	0x200001a4
 8000bfc:	40004400 	.word	0x40004400
 8000c00:	20000158 	.word	0x20000158
 8000c04:	080086f0 	.word	0x080086f0
 8000c08:	2000026c 	.word	0x2000026c
 8000c0c:	08008708 	.word	0x08008708
 8000c10:	20000254 	.word	0x20000254
 8000c14:	20000264 	.word	0x20000264
 8000c18:	08008714 	.word	0x08008714
 8000c1c:	0800871c 	.word	0x0800871c
 8000c20:	20000268 	.word	0x20000268
 8000c24:	08008724 	.word	0x08008724

08000c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b096      	sub	sp, #88	; 0x58
 8000c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	2244      	movs	r2, #68	; 0x44
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f006 fce9 	bl	800760e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c4a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c4e:	f002 faf3 	bl	8003238 <HAL_PWREx_ControlVoltageScaling>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c58:	f000 fa12 	bl	8001080 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c5c:	f002 face 	bl	80031fc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c60:	4b22      	ldr	r3, [pc, #136]	; (8000cec <SystemClock_Config+0xc4>)
 8000c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c66:	4a21      	ldr	r2, [pc, #132]	; (8000cec <SystemClock_Config+0xc4>)
 8000c68:	f023 0318 	bic.w	r3, r3, #24
 8000c6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000c70:	231c      	movs	r3, #28
 8000c72:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c74:	2301      	movs	r3, #1
 8000c76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c84:	2360      	movs	r3, #96	; 0x60
 8000c86:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c90:	2301      	movs	r3, #1
 8000c92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000c94:	2310      	movs	r3, #16
 8000c96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c98:	2307      	movs	r3, #7
 8000c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f002 fb1b 	bl	80032e4 <HAL_RCC_OscConfig>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000cb4:	f000 f9e4 	bl	8001080 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb8:	230f      	movs	r3, #15
 8000cba:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ccc:	463b      	mov	r3, r7
 8000cce:	2101      	movs	r1, #1
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f002 ff1b 	bl	8003b0c <HAL_RCC_ClockConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000cdc:	f000 f9d0 	bl	8001080 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000ce0:	f003 fb2e 	bl	8004340 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000ce4:	bf00      	nop
 8000ce6:	3758      	adds	r7, #88	; 0x58
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40021000 	.word	0x40021000

08000cf0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf6:	463b      	mov	r3, r7
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
 8000d04:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d06:	4b29      	ldr	r3, [pc, #164]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d08:	4a29      	ldr	r2, [pc, #164]	; (8000db0 <MX_ADC1_Init+0xc0>)
 8000d0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d0c:	4b27      	ldr	r3, [pc, #156]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d12:	4b26      	ldr	r3, [pc, #152]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d18:	4b24      	ldr	r3, [pc, #144]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d1e:	4b23      	ldr	r3, [pc, #140]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d24:	4b21      	ldr	r3, [pc, #132]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d26:	2204      	movs	r2, #4
 8000d28:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d2a:	4b20      	ldr	r3, [pc, #128]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d30:	4b1e      	ldr	r3, [pc, #120]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000d36:	4b1d      	ldr	r3, [pc, #116]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d3c:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d44:	4b19      	ldr	r3, [pc, #100]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d50:	4b16      	ldr	r3, [pc, #88]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d66:	4811      	ldr	r0, [pc, #68]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d68:	f000 ff7e 	bl	8001c68 <HAL_ADC_Init>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000d72:	f000 f985 	bl	8001080 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000d76:	4b0f      	ldr	r3, [pc, #60]	; (8000db4 <MX_ADC1_Init+0xc4>)
 8000d78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d7a:	2306      	movs	r3, #6
 8000d7c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d82:	237f      	movs	r3, #127	; 0x7f
 8000d84:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d86:	2304      	movs	r3, #4
 8000d88:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d8e:	463b      	mov	r3, r7
 8000d90:	4619      	mov	r1, r3
 8000d92:	4806      	ldr	r0, [pc, #24]	; (8000dac <MX_ADC1_Init+0xbc>)
 8000d94:	f001 fa7c 	bl	8002290 <HAL_ADC_ConfigChannel>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d9e:	f000 f96f 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	3718      	adds	r7, #24
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	200000d0 	.word	0x200000d0
 8000db0:	50040000 	.word	0x50040000
 8000db4:	c7520000 	.word	0xc7520000

08000db8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b092      	sub	sp, #72	; 0x48
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000dbe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	605a      	str	r2, [r3, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 8000dca:	60da      	str	r2, [r3, #12]
 8000dcc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000dce:	2300      	movs	r3, #0
 8000dd0:	633b      	str	r3, [r7, #48]	; 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	222c      	movs	r2, #44	; 0x2c
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f006 fc18 	bl	800760e <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000dde:	4b3c      	ldr	r3, [pc, #240]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000de0:	4a3c      	ldr	r2, [pc, #240]	; (8000ed4 <MX_RTC_Init+0x11c>)
 8000de2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000de4:	4b3a      	ldr	r3, [pc, #232]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000dea:	4b39      	ldr	r3, [pc, #228]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000dec:	227f      	movs	r2, #127	; 0x7f
 8000dee:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000df0:	4b37      	ldr	r3, [pc, #220]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000df2:	22ff      	movs	r2, #255	; 0xff
 8000df4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000df6:	4b36      	ldr	r3, [pc, #216]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000dfc:	4b34      	ldr	r3, [pc, #208]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e02:	4b33      	ldr	r3, [pc, #204]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e08:	4b31      	ldr	r3, [pc, #196]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e0e:	4830      	ldr	r0, [pc, #192]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000e10:	f003 fb98 	bl	8004544 <HAL_RTC_Init>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000e1a:	f000 f931 	bl	8001080 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sTime.Minutes = 0x0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  sTime.Seconds = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e30:	2300      	movs	r3, #0
 8000e32:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e34:	2300      	movs	r3, #0
 8000e36:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e38:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4823      	ldr	r0, [pc, #140]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000e42:	f003 fc07 	bl	8004654 <HAL_RTC_SetTime>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000e4c:	f000 f918 	bl	8001080 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e50:	2301      	movs	r3, #1
 8000e52:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000e56:	2301      	movs	r3, #1
 8000e58:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sDate.Date = 0x1;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sDate.Year = 0x0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4817      	ldr	r0, [pc, #92]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000e72:	f003 fce8 	bl	8004846 <HAL_RTC_SetDate>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000e7c:	f000 f900 	bl	8001080 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x30;
 8000e88:	2330      	movs	r3, #48	; 0x30
 8000e8a:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000e98:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <MX_RTC_Init+0x120>)
 8000e9a:	61bb      	str	r3, [r7, #24]
                              |RTC_ALARMMASK_MINUTES;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000eaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4806      	ldr	r0, [pc, #24]	; (8000ed0 <MX_RTC_Init+0x118>)
 8000eb8:	f003 fd9a 	bl	80049f0 <HAL_RTC_SetAlarm_IT>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8000ec2:	f000 f8dd 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ec6:	bf00      	nop
 8000ec8:	3748      	adds	r7, #72	; 0x48
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000134 	.word	0x20000134
 8000ed4:	40002800 	.word	0x40002800
 8000ed8:	80808000 	.word	0x80808000

08000edc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000efa:	4b23      	ldr	r3, [pc, #140]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000efc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f00:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f02:	4b21      	ldr	r3, [pc, #132]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f08:	4b1f      	ldr	r3, [pc, #124]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000f0e:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f10:	f04f 32ff 	mov.w	r2, #4294967295
 8000f14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f16:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000f22:	4819      	ldr	r0, [pc, #100]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f24:	f003 ffca 	bl	8004ebc <HAL_TIM_IC_Init>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000f2e:	f000 f8a7 	bl	8001080 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4811      	ldr	r0, [pc, #68]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f42:	f004 ff43 	bl	8005dcc <HAL_TIMEx_MasterConfigSynchronization>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000f4c:	f000 f898 	bl	8001080 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000f50:	2300      	movs	r3, #0
 8000f52:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000f54:	2301      	movs	r3, #1
 8000f56:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	2200      	movs	r2, #0
 8000f64:	4619      	mov	r1, r3
 8000f66:	4808      	ldr	r0, [pc, #32]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f68:	f004 fbe0 	bl	800572c <HAL_TIM_IC_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000f72:	f000 f885 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
//  HAL_TIM_Base_Start_IT(&htim2);   // Turn on the IRQ in the timer
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8000f76:	2100      	movs	r1, #0
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <MX_TIM2_Init+0xac>)
 8000f7a:	f003 fff7 	bl	8004f6c <HAL_TIM_IC_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8000f7e:	bf00      	nop
 8000f80:	3720      	adds	r7, #32
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000158 	.word	0x20000158

08000f8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000f92:	4a15      	ldr	r2, [pc, #84]	; (8000fe8 <MX_USART2_UART_Init+0x5c>)
 8000f94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000f98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f9e:	4b11      	ldr	r3, [pc, #68]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fa4:	4b0f      	ldr	r3, [pc, #60]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000faa:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fb2:	220c      	movs	r2, #12
 8000fb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fb6:	4b0b      	ldr	r3, [pc, #44]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fbc:	4b09      	ldr	r3, [pc, #36]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fce:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <MX_USART2_UART_Init+0x58>)
 8000fd0:	f004 ff80 	bl	8005ed4 <HAL_UART_Init>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fda:	f000 f851 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	200001a4 	.word	0x200001a4
 8000fe8:	40004400 	.word	0x40004400

08000fec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff2:	f107 030c 	add.w	r3, r7, #12
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
 8000ffe:	60da      	str	r2, [r3, #12]
 8001000:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001002:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	4a1c      	ldr	r2, [pc, #112]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001008:	f043 0304 	orr.w	r3, r3, #4
 800100c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100e:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f003 0304 	and.w	r3, r3, #4
 8001016:	60bb      	str	r3, [r7, #8]
 8001018:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4b17      	ldr	r3, [pc, #92]	; (8001078 <MX_GPIO_Init+0x8c>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	4a16      	ldr	r2, [pc, #88]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001026:	4b14      	ldr	r3, [pc, #80]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001036:	4a10      	ldr	r2, [pc, #64]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001038:	f043 0302 	orr.w	r3, r3, #2
 800103c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <MX_GPIO_Init+0x8c>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2108      	movs	r1, #8
 800104e:	480b      	ldr	r0, [pc, #44]	; (800107c <MX_GPIO_Init+0x90>)
 8001050:	f002 f8bc 	bl	80031cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001054:	2308      	movs	r3, #8
 8001056:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001058:	2301      	movs	r3, #1
 800105a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	4619      	mov	r1, r3
 800106a:	4804      	ldr	r0, [pc, #16]	; (800107c <MX_GPIO_Init+0x90>)
 800106c:	f001 ff44 	bl	8002ef8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001070:	bf00      	nop
 8001072:	3720      	adds	r7, #32
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40021000 	.word	0x40021000
 800107c:	48000400 	.word	0x48000400

08001080 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001084:	b672      	cpsid	i
}
 8001086:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001088:	e7fe      	b.n	8001088 <Error_Handler+0x8>

0800108a <init_queue>:
/* Code: */

#include "queue.h"
#include "interrupt.h"

void init_queue(queue_t *buf) {
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  uint32_t mask;
  mask = disable();
 8001092:	f7ff fcd3 	bl	8000a3c <disable>
 8001096:	60f8      	str	r0, [r7, #12]
  buf->head=0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
  buf->tail=0;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
  restore(mask);
 80010a4:	68f8      	ldr	r0, [r7, #12]
 80010a6:	f7ff fcdc 	bl	8000a62 <restore>
}
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <enqueue>:

int enqueue (queue_t *buf, uint8_t data) {
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	460b      	mov	r3, r1
 80010bc:	70fb      	strb	r3, [r7, #3]
  int return_val=0;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
  uint32_t mask;
  mask = disable();
 80010c2:	f7ff fcbb 	bl	8000a3c <disable>
 80010c6:	60b8      	str	r0, [r7, #8]
  if ((((buf->head)+1)%QUEUE_SIZE)!=buf->tail) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	3301      	adds	r3, #1
 80010ce:	425a      	negs	r2, r3
 80010d0:	f003 031f 	and.w	r3, r3, #31
 80010d4:	f002 021f 	and.w	r2, r2, #31
 80010d8:	bf58      	it	pl
 80010da:	4253      	negpl	r3, r2
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	6852      	ldr	r2, [r2, #4]
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d014      	beq.n	800110e <enqueue+0x5c>
    buf->buffer[buf->head]=data;   
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	4413      	add	r3, r2
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	721a      	strb	r2, [r3, #8]
    buf->head=((buf->head)+1)%QUEUE_SIZE;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	425a      	negs	r2, r3
 80010f8:	f003 031f 	and.w	r3, r3, #31
 80010fc:	f002 021f 	and.w	r2, r2, #31
 8001100:	bf58      	it	pl
 8001102:	4253      	negpl	r3, r2
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	6013      	str	r3, [r2, #0]
    return_val=0;
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	e002      	b.n	8001114 <enqueue+0x62>
  }
  else {
    return_val=-1;
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	60fb      	str	r3, [r7, #12]
  }
  restore(mask);
 8001114:	68b8      	ldr	r0, [r7, #8]
 8001116:	f7ff fca4 	bl	8000a62 <restore>
  return (return_val);
 800111a:	68fb      	ldr	r3, [r7, #12]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <dequeue>:

uint8_t dequeue (queue_t *buf) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  int return_val=0;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  uint32_t mask;
  mask = disable();
 8001130:	f7ff fc84 	bl	8000a3c <disable>
 8001134:	60b8      	str	r0, [r7, #8]
  if (buf->tail!=buf->head) {
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685a      	ldr	r2, [r3, #4]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	429a      	cmp	r2, r3
 8001140:	d011      	beq.n	8001166 <dequeue+0x42>
    return_val=buf->buffer[buf->tail];
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	7a1b      	ldrb	r3, [r3, #8]
 800114c:	60fb      	str	r3, [r7, #12]
    buf->tail=((buf->tail)+1)%QUEUE_SIZE;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	3301      	adds	r3, #1
 8001154:	425a      	negs	r2, r3
 8001156:	f003 031f 	and.w	r3, r3, #31
 800115a:	f002 021f 	and.w	r2, r2, #31
 800115e:	bf58      	it	pl
 8001160:	4253      	negpl	r3, r2
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	6053      	str	r3, [r2, #4]
  }
  restore(mask);
 8001166:	68b8      	ldr	r0, [r7, #8]
 8001168:	f7ff fc7b 	bl	8000a62 <restore>
  return(return_val);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	b2db      	uxtb	r3, r3
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001180:	4a07      	ldr	r2, [pc, #28]	; (80011a0 <RetargetInit+0x28>)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001186:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <RetargetInit+0x2c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	6898      	ldr	r0, [r3, #8]
 800118c:	2300      	movs	r3, #0
 800118e:	2202      	movs	r2, #2
 8001190:	2100      	movs	r1, #0
 8001192:	f006 f94b 	bl	800742c <setvbuf>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000274 	.word	0x20000274
 80011a4:	200000a4 	.word	0x200000a4

080011a8 <_isatty>:

int _isatty(int fd) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	db04      	blt.n	80011c0 <_isatty+0x18>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	dc01      	bgt.n	80011c0 <_isatty+0x18>
    return 1;
 80011bc:	2301      	movs	r3, #1
 80011be:	e005      	b.n	80011cc <_isatty+0x24>

  errno = EBADF;
 80011c0:	f006 fad0 	bl	8007764 <__errno>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2209      	movs	r2, #9
 80011c8:	601a      	str	r2, [r3, #0]
  return 0;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <_write>:

int _write(int fd, char* ptr, int len) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d002      	beq.n	80011ec <_write+0x18>
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d111      	bne.n	8001210 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80011ec:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <_write+0x54>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	f04f 33ff 	mov.w	r3, #4294967295
 80011f8:	68b9      	ldr	r1, [r7, #8]
 80011fa:	f004 feb9 	bl	8005f70 <HAL_UART_Transmit>
 80011fe:	4603      	mov	r3, r0
 8001200:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001202:	7dfb      	ldrb	r3, [r7, #23]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d101      	bne.n	800120c <_write+0x38>
      return len;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	e008      	b.n	800121e <_write+0x4a>
    else
      return EIO;
 800120c:	2305      	movs	r3, #5
 800120e:	e006      	b.n	800121e <_write+0x4a>
  }
  errno = EBADF;
 8001210:	f006 faa8 	bl	8007764 <__errno>
 8001214:	4603      	mov	r3, r0
 8001216:	2209      	movs	r2, #9
 8001218:	601a      	str	r2, [r3, #0]
  return -1;
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800121e:	4618      	mov	r0, r3
 8001220:	3718      	adds	r7, #24
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000274 	.word	0x20000274

0800122c <_close>:

int _close(int fd) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	db04      	blt.n	8001244 <_close+0x18>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b02      	cmp	r3, #2
 800123e:	dc01      	bgt.n	8001244 <_close+0x18>
    return 0;
 8001240:	2300      	movs	r3, #0
 8001242:	e006      	b.n	8001252 <_close+0x26>

  errno = EBADF;
 8001244:	f006 fa8e 	bl	8007764 <__errno>
 8001248:	4603      	mov	r3, r0
 800124a:	2209      	movs	r2, #9
 800124c:	601a      	str	r2, [r3, #0]
  return -1;
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800125a:	b580      	push	{r7, lr}
 800125c:	b084      	sub	sp, #16
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001266:	f006 fa7d 	bl	8007764 <__errno>
 800126a:	4603      	mov	r3, r0
 800126c:	2209      	movs	r2, #9
 800126e:	601a      	str	r2, [r3, #0]
  return -1;
 8001270:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001274:	4618      	mov	r0, r3
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <_read>:

int _read(int fd, char* ptr, int len) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d110      	bne.n	80012b0 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <_read+0x4c>)
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	f04f 33ff 	mov.w	r3, #4294967295
 8001296:	2201      	movs	r2, #1
 8001298:	68b9      	ldr	r1, [r7, #8]
 800129a:	f004 fef3 	bl	8006084 <HAL_UART_Receive>
 800129e:	4603      	mov	r3, r0
 80012a0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80012a2:	7dfb      	ldrb	r3, [r7, #23]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <_read+0x30>
      return 1;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e008      	b.n	80012be <_read+0x42>
    else
      return EIO;
 80012ac:	2305      	movs	r3, #5
 80012ae:	e006      	b.n	80012be <_read+0x42>
  }
  errno = EBADF;
 80012b0:	f006 fa58 	bl	8007764 <__errno>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2209      	movs	r2, #9
 80012b8:	601a      	str	r2, [r3, #0]
  return -1;
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000274 	.word	0x20000274

080012cc <_fstat>:

int _fstat(int fd, struct stat* st) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	db08      	blt.n	80012ee <_fstat+0x22>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	dc05      	bgt.n	80012ee <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012e8:	605a      	str	r2, [r3, #4]
    return 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	e005      	b.n	80012fa <_fstat+0x2e>
  }

  errno = EBADF;
 80012ee:	f006 fa39 	bl	8007764 <__errno>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2209      	movs	r2, #9
 80012f6:	601a      	str	r2, [r3, #0]
  return 0;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130a:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <HAL_MspInit+0x44>)
 800130c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800130e:	4a0e      	ldr	r2, [pc, #56]	; (8001348 <HAL_MspInit+0x44>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6613      	str	r3, [r2, #96]	; 0x60
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <HAL_MspInit+0x44>)
 8001318:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <HAL_MspInit+0x44>)
 8001324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001326:	4a08      	ldr	r2, [pc, #32]	; (8001348 <HAL_MspInit+0x44>)
 8001328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132c:	6593      	str	r3, [r2, #88]	; 0x58
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <HAL_MspInit+0x44>)
 8001330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000

0800134c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b098      	sub	sp, #96	; 0x60
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001354:	f107 030c 	add.w	r3, r7, #12
 8001358:	2254      	movs	r2, #84	; 0x54
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f006 f956 	bl	800760e <memset>
  if(hadc->Instance==ADC1)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a1d      	ldr	r2, [pc, #116]	; (80013dc <HAL_ADC_MspInit+0x90>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d132      	bne.n	80013d2 <HAL_ADC_MspInit+0x86>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800136c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001370:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001372:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001376:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001378:	2301      	movs	r3, #1
 800137a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800137c:	2301      	movs	r3, #1
 800137e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001380:	2310      	movs	r3, #16
 8001382:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001384:	2307      	movs	r3, #7
 8001386:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001388:	2302      	movs	r3, #2
 800138a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800138c:	2302      	movs	r3, #2
 800138e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001390:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001394:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	4618      	mov	r0, r3
 800139c:	f002 fdda 	bl	8003f54 <HAL_RCCEx_PeriphCLKConfig>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 80013a6:	f7ff fe6b 	bl	8001080 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <HAL_ADC_MspInit+0x94>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	4a0c      	ldr	r2, [pc, #48]	; (80013e0 <HAL_ADC_MspInit+0x94>)
 80013b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b6:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <HAL_ADC_MspInit+0x94>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2100      	movs	r1, #0
 80013c6:	2012      	movs	r0, #18
 80013c8:	f001 fc51 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80013cc:	2012      	movs	r0, #18
 80013ce:	f001 fc6a 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013d2:	bf00      	nop
 80013d4:	3760      	adds	r7, #96	; 0x60
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	50040000 	.word	0x50040000
 80013e0:	40021000 	.word	0x40021000

080013e4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b098      	sub	sp, #96	; 0x60
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	2254      	movs	r2, #84	; 0x54
 80013f2:	2100      	movs	r1, #0
 80013f4:	4618      	mov	r0, r3
 80013f6:	f006 f90a 	bl	800760e <memset>
  if(hrtc->Instance==RTC)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a13      	ldr	r2, [pc, #76]	; (800144c <HAL_RTC_MspInit+0x68>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d11f      	bne.n	8001444 <HAL_RTC_MspInit+0x60>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001404:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001408:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800140a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800140e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001410:	f107 030c 	add.w	r3, r7, #12
 8001414:	4618      	mov	r0, r3
 8001416:	f002 fd9d 	bl	8003f54 <HAL_RCCEx_PeriphCLKConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001420:	f7ff fe2e 	bl	8001080 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001424:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <HAL_RTC_MspInit+0x6c>)
 8001426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800142a:	4a09      	ldr	r2, [pc, #36]	; (8001450 <HAL_RTC_MspInit+0x6c>)
 800142c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001430:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	2029      	movs	r0, #41	; 0x29
 800143a:	f001 fc18 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800143e:	2029      	movs	r0, #41	; 0x29
 8001440:	f001 fc31 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001444:	bf00      	nop
 8001446:	3760      	adds	r7, #96	; 0x60
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40002800 	.word	0x40002800
 8001450:	40021000 	.word	0x40021000

08001454 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001474:	d130      	bne.n	80014d8 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001476:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <HAL_TIM_IC_MspInit+0x8c>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147a:	4a19      	ldr	r2, [pc, #100]	; (80014e0 <HAL_TIM_IC_MspInit+0x8c>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	6593      	str	r3, [r2, #88]	; 0x58
 8001482:	4b17      	ldr	r3, [pc, #92]	; (80014e0 <HAL_TIM_IC_MspInit+0x8c>)
 8001484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <HAL_TIM_IC_MspInit+0x8c>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	4a13      	ldr	r2, [pc, #76]	; (80014e0 <HAL_TIM_IC_MspInit+0x8c>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149a:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <HAL_TIM_IC_MspInit+0x8c>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014a6:	2320      	movs	r3, #32
 80014a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014b6:	2301      	movs	r3, #1
 80014b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	4619      	mov	r1, r3
 80014c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c4:	f001 fd18 	bl	8002ef8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2100      	movs	r1, #0
 80014cc:	201c      	movs	r0, #28
 80014ce:	f001 fbce 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014d2:	201c      	movs	r0, #28
 80014d4:	f001 fbe7 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014d8:	bf00      	nop
 80014da:	3728      	adds	r7, #40	; 0x28
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000

080014e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b09e      	sub	sp, #120	; 0x78
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014fc:	f107 0310 	add.w	r3, r7, #16
 8001500:	2254      	movs	r2, #84	; 0x54
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f006 f882 	bl	800760e <memset>
  if(huart->Instance==USART2)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a2c      	ldr	r2, [pc, #176]	; (80015c0 <HAL_UART_MspInit+0xdc>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d150      	bne.n	80015b6 <HAL_UART_MspInit+0xd2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001514:	2302      	movs	r3, #2
 8001516:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001518:	2300      	movs	r3, #0
 800151a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800151c:	f107 0310 	add.w	r3, r7, #16
 8001520:	4618      	mov	r0, r3
 8001522:	f002 fd17 	bl	8003f54 <HAL_RCCEx_PeriphCLKConfig>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800152c:	f7ff fda8 	bl	8001080 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001530:	4b24      	ldr	r3, [pc, #144]	; (80015c4 <HAL_UART_MspInit+0xe0>)
 8001532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001534:	4a23      	ldr	r2, [pc, #140]	; (80015c4 <HAL_UART_MspInit+0xe0>)
 8001536:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800153a:	6593      	str	r3, [r2, #88]	; 0x58
 800153c:	4b21      	ldr	r3, [pc, #132]	; (80015c4 <HAL_UART_MspInit+0xe0>)
 800153e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001548:	4b1e      	ldr	r3, [pc, #120]	; (80015c4 <HAL_UART_MspInit+0xe0>)
 800154a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800154c:	4a1d      	ldr	r2, [pc, #116]	; (80015c4 <HAL_UART_MspInit+0xe0>)
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001554:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <HAL_UART_MspInit+0xe0>)
 8001556:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001560:	2304      	movs	r3, #4
 8001562:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001564:	2302      	movs	r3, #2
 8001566:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156c:	2303      	movs	r3, #3
 800156e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001570:	2307      	movs	r3, #7
 8001572:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001578:	4619      	mov	r1, r3
 800157a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800157e:	f001 fcbb 	bl	8002ef8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001586:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001590:	2303      	movs	r3, #3
 8001592:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001594:	2303      	movs	r3, #3
 8001596:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800159c:	4619      	mov	r1, r3
 800159e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015a2:	f001 fca9 	bl	8002ef8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2100      	movs	r1, #0
 80015aa:	2026      	movs	r0, #38	; 0x26
 80015ac:	f001 fb5f 	bl	8002c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015b0:	2026      	movs	r0, #38	; 0x26
 80015b2:	f001 fb78 	bl	8002ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015b6:	bf00      	nop
 80015b8:	3778      	adds	r7, #120	; 0x78
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40004400 	.word	0x40004400
 80015c4:	40021000 	.word	0x40021000

080015c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015cc:	e7fe      	b.n	80015cc <NMI_Handler+0x4>

080015ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d2:	e7fe      	b.n	80015d2 <HardFault_Handler+0x4>

080015d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d8:	e7fe      	b.n	80015d8 <MemManage_Handler+0x4>

080015da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015de:	e7fe      	b.n	80015de <BusFault_Handler+0x4>

080015e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <UsageFault_Handler+0x4>

080015e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001614:	f000 f932 	bl	800187c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}

0800161c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001620:	4802      	ldr	r0, [pc, #8]	; (800162c <ADC1_IRQHandler+0x10>)
 8001622:	f000 fc63 	bl	8001eec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200000d0 	.word	0x200000d0

08001630 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
//	else {
//		period = TIM2->ARR - last + current;
//	}
//	last = current;
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001634:	4802      	ldr	r0, [pc, #8]	; (8001640 <TIM2_IRQHandler+0x10>)
 8001636:	f003 ff77 	bl	8005528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000158 	.word	0x20000158

08001644 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001648:	480e      	ldr	r0, [pc, #56]	; (8001684 <USART2_IRQHandler+0x40>)
 800164a:	f004 fde5 	bl	8006218 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  ch = getchar();
 800164e:	f005 fecb 	bl	80073e8 <getchar>
 8001652:	4603      	mov	r3, r0
 8001654:	b2da      	uxtb	r2, r3
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <USART2_IRQHandler+0x44>)
 8001658:	701a      	strb	r2, [r3, #0]
  if (enqueue(&buf,ch)) {
 800165a:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <USART2_IRQHandler+0x44>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	4619      	mov	r1, r3
 8001660:	480a      	ldr	r0, [pc, #40]	; (800168c <USART2_IRQHandler+0x48>)
 8001662:	f7ff fd26 	bl	80010b2 <enqueue>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <USART2_IRQHandler+0x3a>
	  dequeue(&buf);
 800166c:	4807      	ldr	r0, [pc, #28]	; (800168c <USART2_IRQHandler+0x48>)
 800166e:	f7ff fd59 	bl	8001124 <dequeue>
      enqueue(&buf,ch);
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <USART2_IRQHandler+0x44>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	4619      	mov	r1, r3
 8001678:	4804      	ldr	r0, [pc, #16]	; (800168c <USART2_IRQHandler+0x48>)
 800167a:	f7ff fd1a 	bl	80010b2 <enqueue>
  }
  /* USER CODE END USART2_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200001a4 	.word	0x200001a4
 8001688:	20000278 	.word	0x20000278
 800168c:	2000022c 	.word	0x2000022c

08001690 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001694:	4803      	ldr	r0, [pc, #12]	; (80016a4 <RTC_Alarm_IRQHandler+0x14>)
 8001696:	f003 fae7 	bl	8004c68 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */
  alarm = 1;
 800169a:	4b03      	ldr	r3, [pc, #12]	; (80016a8 <RTC_Alarm_IRQHandler+0x18>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000134 	.word	0x20000134
 80016a8:	20000268 	.word	0x20000268

080016ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  return 1;
 80016b0:	2301      	movs	r3, #1
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <_kill>:

int _kill(int pid, int sig)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016c6:	f006 f84d 	bl	8007764 <__errno>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2216      	movs	r2, #22
 80016ce:	601a      	str	r2, [r3, #0]
  return -1;
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <_exit>:

void _exit (int status)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016e4:	f04f 31ff 	mov.w	r1, #4294967295
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ffe7 	bl	80016bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80016ee:	e7fe      	b.n	80016ee <_exit+0x12>

080016f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f8:	4a14      	ldr	r2, [pc, #80]	; (800174c <_sbrk+0x5c>)
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <_sbrk+0x60>)
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001704:	4b13      	ldr	r3, [pc, #76]	; (8001754 <_sbrk+0x64>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800170c:	4b11      	ldr	r3, [pc, #68]	; (8001754 <_sbrk+0x64>)
 800170e:	4a12      	ldr	r2, [pc, #72]	; (8001758 <_sbrk+0x68>)
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001712:	4b10      	ldr	r3, [pc, #64]	; (8001754 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	429a      	cmp	r2, r3
 800171e:	d207      	bcs.n	8001730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001720:	f006 f820 	bl	8007764 <__errno>
 8001724:	4603      	mov	r3, r0
 8001726:	220c      	movs	r2, #12
 8001728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295
 800172e:	e009      	b.n	8001744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001736:	4b07      	ldr	r3, [pc, #28]	; (8001754 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	4a05      	ldr	r2, [pc, #20]	; (8001754 <_sbrk+0x64>)
 8001740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20010000 	.word	0x20010000
 8001750:	00000400 	.word	0x00000400
 8001754:	2000027c 	.word	0x2000027c
 8001758:	200003d0 	.word	0x200003d0

0800175c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <SystemInit+0x20>)
 8001762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001766:	4a05      	ldr	r2, [pc, #20]	; (800177c <SystemInit+0x20>)
 8001768:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800176c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <Reset_Handler>:
 8001780:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017b8 <LoopForever+0x2>
 8001784:	f7ff ffea 	bl	800175c <SystemInit>
 8001788:	480c      	ldr	r0, [pc, #48]	; (80017bc <LoopForever+0x6>)
 800178a:	490d      	ldr	r1, [pc, #52]	; (80017c0 <LoopForever+0xa>)
 800178c:	4a0d      	ldr	r2, [pc, #52]	; (80017c4 <LoopForever+0xe>)
 800178e:	2300      	movs	r3, #0
 8001790:	e002      	b.n	8001798 <LoopCopyDataInit>

08001792 <CopyDataInit>:
 8001792:	58d4      	ldr	r4, [r2, r3]
 8001794:	50c4      	str	r4, [r0, r3]
 8001796:	3304      	adds	r3, #4

08001798 <LoopCopyDataInit>:
 8001798:	18c4      	adds	r4, r0, r3
 800179a:	428c      	cmp	r4, r1
 800179c:	d3f9      	bcc.n	8001792 <CopyDataInit>
 800179e:	4a0a      	ldr	r2, [pc, #40]	; (80017c8 <LoopForever+0x12>)
 80017a0:	4c0a      	ldr	r4, [pc, #40]	; (80017cc <LoopForever+0x16>)
 80017a2:	2300      	movs	r3, #0
 80017a4:	e001      	b.n	80017aa <LoopFillZerobss>

080017a6 <FillZerobss>:
 80017a6:	6013      	str	r3, [r2, #0]
 80017a8:	3204      	adds	r2, #4

080017aa <LoopFillZerobss>:
 80017aa:	42a2      	cmp	r2, r4
 80017ac:	d3fb      	bcc.n	80017a6 <FillZerobss>
 80017ae:	f005 ffdf 	bl	8007770 <__libc_init_array>
 80017b2:	f7ff f9b9 	bl	8000b28 <main>

080017b6 <LoopForever>:
 80017b6:	e7fe      	b.n	80017b6 <LoopForever>
 80017b8:	20010000 	.word	0x20010000
 80017bc:	20000000 	.word	0x20000000
 80017c0:	200000a8 	.word	0x200000a8
 80017c4:	08008974 	.word	0x08008974
 80017c8:	200000a8 	.word	0x200000a8
 80017cc:	200003d0 	.word	0x200003d0

080017d0 <CAN1_RX0_IRQHandler>:
 80017d0:	e7fe      	b.n	80017d0 <CAN1_RX0_IRQHandler>

080017d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017dc:	2003      	movs	r0, #3
 80017de:	f001 fa3b 	bl	8002c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017e2:	2000      	movs	r0, #0
 80017e4:	f000 f80e 	bl	8001804 <HAL_InitTick>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d002      	beq.n	80017f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	71fb      	strb	r3, [r7, #7]
 80017f2:	e001      	b.n	80017f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017f4:	f7ff fd86 	bl	8001304 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017f8:	79fb      	ldrb	r3, [r7, #7]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800180c:	2300      	movs	r3, #0
 800180e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001810:	4b17      	ldr	r3, [pc, #92]	; (8001870 <HAL_InitTick+0x6c>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d023      	beq.n	8001860 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001818:	4b16      	ldr	r3, [pc, #88]	; (8001874 <HAL_InitTick+0x70>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b14      	ldr	r3, [pc, #80]	; (8001870 <HAL_InitTick+0x6c>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	4619      	mov	r1, r3
 8001822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001826:	fbb3 f3f1 	udiv	r3, r3, r1
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f001 fa47 	bl	8002cc2 <HAL_SYSTICK_Config>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10f      	bne.n	800185a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2b0f      	cmp	r3, #15
 800183e:	d809      	bhi.n	8001854 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001840:	2200      	movs	r2, #0
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	f04f 30ff 	mov.w	r0, #4294967295
 8001848:	f001 fa11 	bl	8002c6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800184c:	4a0a      	ldr	r2, [pc, #40]	; (8001878 <HAL_InitTick+0x74>)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	e007      	b.n	8001864 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	73fb      	strb	r3, [r7, #15]
 8001858:	e004      	b.n	8001864 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	73fb      	strb	r3, [r7, #15]
 800185e:	e001      	b.n	8001864 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001864:	7bfb      	ldrb	r3, [r7, #15]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000048 	.word	0x20000048
 8001874:	20000040 	.word	0x20000040
 8001878:	20000044 	.word	0x20000044

0800187c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_IncTick+0x20>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_IncTick+0x24>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4413      	add	r3, r2
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <HAL_IncTick+0x24>)
 800188e:	6013      	str	r3, [r2, #0]
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000048 	.word	0x20000048
 80018a0:	20000280 	.word	0x20000280

080018a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return uwTick;
 80018a8:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <HAL_GetTick+0x14>)
 80018aa:	681b      	ldr	r3, [r3, #0]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	20000280 	.word	0x20000280

080018bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c4:	f7ff ffee 	bl	80018a4 <HAL_GetTick>
 80018c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d4:	d005      	beq.n	80018e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018d6:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <HAL_Delay+0x44>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4413      	add	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018e2:	bf00      	nop
 80018e4:	f7ff ffde 	bl	80018a4 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d8f7      	bhi.n	80018e4 <HAL_Delay+0x28>
  {
  }
}
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000048 	.word	0x20000048

08001904 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	431a      	orrs	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	609a      	str	r2, [r3, #8]
}
 800191e:	bf00      	nop
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	609a      	str	r2, [r3, #8]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001960:	4618      	mov	r0, r3
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800196c:	b480      	push	{r7}
 800196e:	b087      	sub	sp, #28
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
 8001978:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	3360      	adds	r3, #96	; 0x60
 800197e:	461a      	mov	r2, r3
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	4413      	add	r3, r2
 8001986:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <LL_ADC_SetOffset+0x44>)
 800198e:	4013      	ands	r3, r2
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	430a      	orrs	r2, r1
 800199a:	4313      	orrs	r3, r2
 800199c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80019a4:	bf00      	nop
 80019a6:	371c      	adds	r7, #28
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	03fff000 	.word	0x03fff000

080019b4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3360      	adds	r3, #96	; 0x60
 80019c2:	461a      	mov	r2, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4413      	add	r3, r2
 80019ca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b087      	sub	sp, #28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	3360      	adds	r3, #96	; 0x60
 80019f0:	461a      	mov	r2, r3
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	4413      	add	r3, r2
 80019f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	431a      	orrs	r2, r3
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001a0a:	bf00      	nop
 8001a0c:	371c      	adds	r7, #28
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b083      	sub	sp, #12
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e000      	b.n	8001a30 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b087      	sub	sp, #28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	3330      	adds	r3, #48	; 0x30
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	0a1b      	lsrs	r3, r3, #8
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	f003 030c 	and.w	r3, r3, #12
 8001a58:	4413      	add	r3, r2
 8001a5a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	f003 031f 	and.w	r3, r3, #31
 8001a66:	211f      	movs	r1, #31
 8001a68:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	401a      	ands	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	0e9b      	lsrs	r3, r3, #26
 8001a74:	f003 011f 	and.w	r1, r3, #31
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a82:	431a      	orrs	r2, r3
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a88:	bf00      	nop
 8001a8a:	371c      	adds	r7, #28
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d101      	bne.n	8001aac <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e000      	b.n	8001aae <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b087      	sub	sp, #28
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	3314      	adds	r3, #20
 8001aca:	461a      	mov	r2, r3
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	0e5b      	lsrs	r3, r3, #25
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	f003 0304 	and.w	r3, r3, #4
 8001ad6:	4413      	add	r3, r2
 8001ad8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	0d1b      	lsrs	r3, r3, #20
 8001ae2:	f003 031f 	and.w	r3, r3, #31
 8001ae6:	2107      	movs	r1, #7
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	401a      	ands	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	0d1b      	lsrs	r3, r3, #20
 8001af4:	f003 031f 	and.w	r3, r3, #31
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	fa01 f303 	lsl.w	r3, r1, r3
 8001afe:	431a      	orrs	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b04:	bf00      	nop
 8001b06:	371c      	adds	r7, #28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f003 0318 	and.w	r3, r3, #24
 8001b32:	4908      	ldr	r1, [pc, #32]	; (8001b54 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b34:	40d9      	lsrs	r1, r3
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	400b      	ands	r3, r1
 8001b3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001b46:	bf00      	nop
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	0007ffff 	.word	0x0007ffff

08001b58 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001b68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	6093      	str	r3, [r2, #8]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b90:	d101      	bne.n	8001b96 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b92:	2301      	movs	r3, #1
 8001b94:	e000      	b.n	8001b98 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001bb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bb8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bdc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001be0:	d101      	bne.n	8001be6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001be2:	2301      	movs	r3, #1
 8001be4:	e000      	b.n	8001be8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d101      	bne.n	8001c0c <LL_ADC_IsEnabled+0x18>
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e000      	b.n	8001c0e <LL_ADC_IsEnabled+0x1a>
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	d101      	bne.n	8001c32 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e000      	b.n	8001c34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 0308 	and.w	r3, r3, #8
 8001c50:	2b08      	cmp	r3, #8
 8001c52:	d101      	bne.n	8001c58 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c54:	2301      	movs	r3, #1
 8001c56:	e000      	b.n	8001c5a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
	...

08001c68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b088      	sub	sp, #32
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c70:	2300      	movs	r3, #0
 8001c72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e126      	b.n	8001ed0 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d109      	bne.n	8001ca4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff fb5b 	bl	800134c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ff67 	bl	8001b7c <LL_ADC_IsDeepPowerDownEnabled>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d004      	beq.n	8001cbe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff ff4d 	bl	8001b58 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff ff82 	bl	8001bcc <LL_ADC_IsInternalRegulatorEnabled>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d115      	bne.n	8001cfa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff ff66 	bl	8001ba4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cd8:	4b7f      	ldr	r3, [pc, #508]	; (8001ed8 <HAL_ADC_Init+0x270>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	099b      	lsrs	r3, r3, #6
 8001cde:	4a7f      	ldr	r2, [pc, #508]	; (8001edc <HAL_ADC_Init+0x274>)
 8001ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce4:	099b      	lsrs	r3, r3, #6
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cec:	e002      	b.n	8001cf4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f9      	bne.n	8001cee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff ff64 	bl	8001bcc <LL_ADC_IsInternalRegulatorEnabled>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d10d      	bne.n	8001d26 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d0e:	f043 0210 	orr.w	r2, r3, #16
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1a:	f043 0201 	orr.w	r2, r3, #1
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff ff75 	bl	8001c1a <LL_ADC_REG_IsConversionOngoing>
 8001d30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d36:	f003 0310 	and.w	r3, r3, #16
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f040 80bf 	bne.w	8001ebe <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f040 80bb 	bne.w	8001ebe <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d4c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d50:	f043 0202 	orr.w	r2, r3, #2
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff ff49 	bl	8001bf4 <LL_ADC_IsEnabled>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d10b      	bne.n	8001d80 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d68:	485d      	ldr	r0, [pc, #372]	; (8001ee0 <HAL_ADC_Init+0x278>)
 8001d6a:	f7ff ff43 	bl	8001bf4 <LL_ADC_IsEnabled>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d105      	bne.n	8001d80 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	4619      	mov	r1, r3
 8001d7a:	485a      	ldr	r0, [pc, #360]	; (8001ee4 <HAL_ADC_Init+0x27c>)
 8001d7c:	f7ff fdc2 	bl	8001904 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	7e5b      	ldrb	r3, [r3, #25]
 8001d84:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d8a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001d90:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001d96:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d9e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001da0:	4313      	orrs	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d106      	bne.n	8001dbc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db2:	3b01      	subs	r3, #1
 8001db4:	045b      	lsls	r3, r3, #17
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d009      	beq.n	8001dd8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	4b42      	ldr	r3, [pc, #264]	; (8001ee8 <HAL_ADC_Init+0x280>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	69b9      	ldr	r1, [r7, #24]
 8001de8:	430b      	orrs	r3, r1
 8001dea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff25 	bl	8001c40 <LL_ADC_INJ_IsConversionOngoing>
 8001df6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d13d      	bne.n	8001e7a <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d13a      	bne.n	8001e7a <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e08:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e10:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e12:	4313      	orrs	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e20:	f023 0302 	bic.w	r3, r3, #2
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6812      	ldr	r2, [r2, #0]
 8001e28:	69b9      	ldr	r1, [r7, #24]
 8001e2a:	430b      	orrs	r3, r1
 8001e2c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d118      	bne.n	8001e6a <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001e42:	f023 0304 	bic.w	r3, r3, #4
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e4e:	4311      	orrs	r1, r2
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e54:	4311      	orrs	r1, r2
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0201 	orr.w	r2, r2, #1
 8001e66:	611a      	str	r2, [r3, #16]
 8001e68:	e007      	b.n	8001e7a <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f022 0201 	bic.w	r2, r2, #1
 8001e78:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d10c      	bne.n	8001e9c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e88:	f023 010f 	bic.w	r1, r3, #15
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	1e5a      	subs	r2, r3, #1
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	631a      	str	r2, [r3, #48]	; 0x30
 8001e9a:	e007      	b.n	8001eac <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 020f 	bic.w	r2, r2, #15
 8001eaa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb0:	f023 0303 	bic.w	r3, r3, #3
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	655a      	str	r2, [r3, #84]	; 0x54
 8001ebc:	e007      	b.n	8001ece <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ec2:	f043 0210 	orr.w	r2, r3, #16
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ece:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3720      	adds	r7, #32
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000040 	.word	0x20000040
 8001edc:	053e2d63 	.word	0x053e2d63
 8001ee0:	50040000 	.word	0x50040000
 8001ee4:	50040300 	.word	0x50040300
 8001ee8:	fff0c007 	.word	0xfff0c007

08001eec <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b088      	sub	sp, #32
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d017      	beq.n	8001f42 <HAL_ADC_IRQHandler+0x56>
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d012      	beq.n	8001f42 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f20:	f003 0310 	and.w	r3, r3, #16
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d105      	bne.n	8001f34 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f2c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f000 fdb5 	bl	8002aa4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2202      	movs	r2, #2
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d004      	beq.n	8001f56 <HAL_ADC_IRQHandler+0x6a>
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	f003 0304 	and.w	r3, r3, #4
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d109      	bne.n	8001f6a <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d05e      	beq.n	800201e <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d059      	beq.n	800201e <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f6e:	f003 0310 	and.w	r3, r3, #16
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d105      	bne.n	8001f82 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f7a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fd45 	bl	8001a16 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d03e      	beq.n	8002010 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d135      	bne.n	8002010 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	2b08      	cmp	r3, #8
 8001fb0:	d12e      	bne.n	8002010 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff fe2f 	bl	8001c1a <LL_ADC_REG_IsConversionOngoing>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d11a      	bne.n	8001ff8 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f022 020c 	bic.w	r2, r2, #12
 8001fd0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d112      	bne.n	8002010 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fee:	f043 0201 	orr.w	r2, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	655a      	str	r2, [r3, #84]	; 0x54
 8001ff6:	e00b      	b.n	8002010 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ffc:	f043 0210 	orr.w	r2, r3, #16
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002008:	f043 0201 	orr.w	r2, r3, #1
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f000 f91f 	bl	8002254 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	220c      	movs	r2, #12
 800201c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	f003 0320 	and.w	r3, r3, #32
 8002024:	2b00      	cmp	r3, #0
 8002026:	d004      	beq.n	8002032 <HAL_ADC_IRQHandler+0x146>
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	f003 0320 	and.w	r3, r3, #32
 800202e:	2b00      	cmp	r3, #0
 8002030:	d109      	bne.n	8002046 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002038:	2b00      	cmp	r3, #0
 800203a:	d072      	beq.n	8002122 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d06d      	beq.n	8002122 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800204a:	f003 0310 	and.w	r3, r3, #16
 800204e:	2b00      	cmp	r3, #0
 8002050:	d105      	bne.n	800205e <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002056:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fd16 	bl	8001a94 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002068:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff fcd1 	bl	8001a16 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002074:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d047      	beq.n	8002114 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d007      	beq.n	800209e <HAL_ADC_IRQHandler+0x1b2>
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d03f      	beq.n	8002114 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800209a:	2b00      	cmp	r3, #0
 800209c:	d13a      	bne.n	8002114 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a8:	2b40      	cmp	r3, #64	; 0x40
 80020aa:	d133      	bne.n	8002114 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d12e      	bne.n	8002114 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff fdc0 	bl	8001c40 <LL_ADC_INJ_IsConversionOngoing>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d11a      	bne.n	80020fc <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80020d4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d112      	bne.n	8002114 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f2:	f043 0201 	orr.w	r2, r3, #1
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	655a      	str	r2, [r3, #84]	; 0x54
 80020fa:	e00b      	b.n	8002114 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002100:	f043 0210 	orr.w	r2, r3, #16
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210c:	f043 0201 	orr.w	r2, r3, #1
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 fc9d 	bl	8002a54 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2260      	movs	r2, #96	; 0x60
 8002120:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002128:	2b00      	cmp	r3, #0
 800212a:	d011      	beq.n	8002150 <HAL_ADC_IRQHandler+0x264>
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00c      	beq.n	8002150 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 f890 	bl	8002268 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2280      	movs	r2, #128	; 0x80
 800214e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002156:	2b00      	cmp	r3, #0
 8002158:	d012      	beq.n	8002180 <HAL_ADC_IRQHandler+0x294>
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00d      	beq.n	8002180 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002168:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 fc83 	bl	8002a7c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800217e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002186:	2b00      	cmp	r3, #0
 8002188:	d012      	beq.n	80021b0 <HAL_ADC_IRQHandler+0x2c4>
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002190:	2b00      	cmp	r3, #0
 8002192:	d00d      	beq.n	80021b0 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002198:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 fc75 	bl	8002a90 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021ae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	f003 0310 	and.w	r3, r3, #16
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d02a      	beq.n	8002210 <HAL_ADC_IRQHandler+0x324>
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	f003 0310 	and.w	r3, r3, #16
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d025      	beq.n	8002210 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80021cc:	2301      	movs	r3, #1
 80021ce:	61fb      	str	r3, [r7, #28]
 80021d0:	e008      	b.n	80021e4 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 80021e0:	2301      	movs	r3, #1
 80021e2:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d10e      	bne.n	8002208 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ee:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	f043 0202 	orr.w	r2, r3, #2
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 f83a 	bl	800227c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2210      	movs	r2, #16
 800220e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002216:	2b00      	cmp	r3, #0
 8002218:	d018      	beq.n	800224c <HAL_ADC_IRQHandler+0x360>
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002220:	2b00      	cmp	r3, #0
 8002222:	d013      	beq.n	800224c <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002228:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002234:	f043 0208 	orr.w	r2, r3, #8
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002244:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 fc0e 	bl	8002a68 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800224c:	bf00      	nop
 800224e:	3720      	adds	r7, #32
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b0b6      	sub	sp, #216	; 0xd8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x22>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e3bb      	b.n	8002a2a <HAL_ADC_ConfigChannel+0x79a>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff fcab 	bl	8001c1a <LL_ADC_REG_IsConversionOngoing>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f040 83a0 	bne.w	8002a0c <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b05      	cmp	r3, #5
 80022da:	d824      	bhi.n	8002326 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	3b02      	subs	r3, #2
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	d81b      	bhi.n	800231e <HAL_ADC_ConfigChannel+0x8e>
 80022e6:	a201      	add	r2, pc, #4	; (adr r2, 80022ec <HAL_ADC_ConfigChannel+0x5c>)
 80022e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ec:	080022fd 	.word	0x080022fd
 80022f0:	08002305 	.word	0x08002305
 80022f4:	0800230d 	.word	0x0800230d
 80022f8:	08002315 	.word	0x08002315
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80022fc:	230c      	movs	r3, #12
 80022fe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002302:	e010      	b.n	8002326 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002304:	2312      	movs	r3, #18
 8002306:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800230a:	e00c      	b.n	8002326 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800230c:	2318      	movs	r3, #24
 800230e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002312:	e008      	b.n	8002326 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002314:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002318:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800231c:	e003      	b.n	8002326 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800231e:	2306      	movs	r3, #6
 8002320:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002324:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	461a      	mov	r2, r3
 8002330:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002334:	f7ff fb82 	bl	8001a3c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff fc6c 	bl	8001c1a <LL_ADC_REG_IsConversionOngoing>
 8002342:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fc78 	bl	8001c40 <LL_ADC_INJ_IsConversionOngoing>
 8002350:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002354:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002358:	2b00      	cmp	r3, #0
 800235a:	f040 81a4 	bne.w	80026a6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800235e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002362:	2b00      	cmp	r3, #0
 8002364:	f040 819f 	bne.w	80026a6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6818      	ldr	r0, [r3, #0]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	6819      	ldr	r1, [r3, #0]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	461a      	mov	r2, r3
 8002376:	f7ff fba0 	bl	8001aba <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	695a      	ldr	r2, [r3, #20]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	08db      	lsrs	r3, r3, #3
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	2b04      	cmp	r3, #4
 800239a:	d00a      	beq.n	80023b2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	6919      	ldr	r1, [r3, #16]
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80023ac:	f7ff fade 	bl	800196c <LL_ADC_SetOffset>
 80023b0:	e179      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2100      	movs	r1, #0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff fafb 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 80023be:	4603      	mov	r3, r0
 80023c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d10a      	bne.n	80023de <HAL_ADC_ConfigChannel+0x14e>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2100      	movs	r1, #0
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff faf0 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 80023d4:	4603      	mov	r3, r0
 80023d6:	0e9b      	lsrs	r3, r3, #26
 80023d8:	f003 021f 	and.w	r2, r3, #31
 80023dc:	e01e      	b.n	800241c <HAL_ADC_ConfigChannel+0x18c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2100      	movs	r1, #0
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff fae5 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 80023ea:	4603      	mov	r3, r0
 80023ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80023f4:	fa93 f3a3 	rbit	r3, r3
 80023f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 80023fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002400:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8002404:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002408:	2b00      	cmp	r3, #0
 800240a:	d101      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x180>
    return 32U;
 800240c:	2320      	movs	r3, #32
 800240e:	e004      	b.n	800241a <HAL_ADC_ConfigChannel+0x18a>
  return __builtin_clz(value);
 8002410:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002414:	fab3 f383 	clz	r3, r3
 8002418:	b2db      	uxtb	r3, r3
 800241a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002424:	2b00      	cmp	r3, #0
 8002426:	d105      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x1a4>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	0e9b      	lsrs	r3, r3, #26
 800242e:	f003 031f 	and.w	r3, r3, #31
 8002432:	e018      	b.n	8002466 <HAL_ADC_ConfigChannel+0x1d6>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002440:	fa93 f3a3 	rbit	r3, r3
 8002444:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002448:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800244c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002450:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d101      	bne.n	800245c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002458:	2320      	movs	r3, #32
 800245a:	e004      	b.n	8002466 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800245c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002460:	fab3 f383 	clz	r3, r3
 8002464:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002466:	429a      	cmp	r2, r3
 8002468:	d106      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2200      	movs	r2, #0
 8002470:	2100      	movs	r1, #0
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fab4 	bl	80019e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2101      	movs	r1, #1
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fa98 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 8002484:	4603      	mov	r3, r0
 8002486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10a      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x214>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2101      	movs	r1, #1
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fa8d 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 800249a:	4603      	mov	r3, r0
 800249c:	0e9b      	lsrs	r3, r3, #26
 800249e:	f003 021f 	and.w	r2, r3, #31
 80024a2:	e01e      	b.n	80024e2 <HAL_ADC_ConfigChannel+0x252>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2101      	movs	r1, #1
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fa82 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 80024b0:	4603      	mov	r3, r0
 80024b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024ba:	fa93 f3a3 	rbit	r3, r3
 80024be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80024c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80024c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80024ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80024d2:	2320      	movs	r3, #32
 80024d4:	e004      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80024d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80024da:	fab3 f383 	clz	r3, r3
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d105      	bne.n	80024fa <HAL_ADC_ConfigChannel+0x26a>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	0e9b      	lsrs	r3, r3, #26
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	e018      	b.n	800252c <HAL_ADC_ConfigChannel+0x29c>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800250e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002512:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002516:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800251e:	2320      	movs	r3, #32
 8002520:	e004      	b.n	800252c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002522:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002526:	fab3 f383 	clz	r3, r3
 800252a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800252c:	429a      	cmp	r2, r3
 800252e:	d106      	bne.n	800253e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2200      	movs	r2, #0
 8002536:	2101      	movs	r1, #1
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fa51 	bl	80019e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2102      	movs	r1, #2
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff fa35 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 800254a:	4603      	mov	r3, r0
 800254c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10a      	bne.n	800256a <HAL_ADC_ConfigChannel+0x2da>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2102      	movs	r1, #2
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff fa2a 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 8002560:	4603      	mov	r3, r0
 8002562:	0e9b      	lsrs	r3, r3, #26
 8002564:	f003 021f 	and.w	r2, r3, #31
 8002568:	e01e      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x318>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2102      	movs	r1, #2
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fa1f 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 8002576:	4603      	mov	r3, r0
 8002578:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002580:	fa93 f3a3 	rbit	r3, r3
 8002584:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002588:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800258c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002590:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002598:	2320      	movs	r3, #32
 800259a:	e004      	b.n	80025a6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800259c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025a0:	fab3 f383 	clz	r3, r3
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d105      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x330>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	0e9b      	lsrs	r3, r3, #26
 80025ba:	f003 031f 	and.w	r3, r3, #31
 80025be:	e014      	b.n	80025ea <HAL_ADC_ConfigChannel+0x35a>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80025c8:	fa93 f3a3 	rbit	r3, r3
 80025cc:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80025ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80025d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80025dc:	2320      	movs	r3, #32
 80025de:	e004      	b.n	80025ea <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80025e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80025e4:	fab3 f383 	clz	r3, r3
 80025e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d106      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2200      	movs	r2, #0
 80025f4:	2102      	movs	r1, #2
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff f9f2 	bl	80019e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2103      	movs	r1, #3
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff f9d6 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 8002608:	4603      	mov	r3, r0
 800260a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10a      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x398>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2103      	movs	r1, #3
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff f9cb 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 800261e:	4603      	mov	r3, r0
 8002620:	0e9b      	lsrs	r3, r3, #26
 8002622:	f003 021f 	and.w	r2, r3, #31
 8002626:	e017      	b.n	8002658 <HAL_ADC_ConfigChannel+0x3c8>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2103      	movs	r1, #3
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff f9c0 	bl	80019b4 <LL_ADC_GetOffsetChannel>
 8002634:	4603      	mov	r3, r0
 8002636:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002638:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800263a:	fa93 f3a3 	rbit	r3, r3
 800263e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002640:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002642:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002644:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800264a:	2320      	movs	r3, #32
 800264c:	e003      	b.n	8002656 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800264e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002650:	fab3 f383 	clz	r3, r3
 8002654:	b2db      	uxtb	r3, r3
 8002656:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002660:	2b00      	cmp	r3, #0
 8002662:	d105      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x3e0>
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	0e9b      	lsrs	r3, r3, #26
 800266a:	f003 031f 	and.w	r3, r3, #31
 800266e:	e011      	b.n	8002694 <HAL_ADC_ConfigChannel+0x404>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002678:	fa93 f3a3 	rbit	r3, r3
 800267c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800267e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002680:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002682:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002688:	2320      	movs	r3, #32
 800268a:	e003      	b.n	8002694 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800268c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800268e:	fab3 f383 	clz	r3, r3
 8002692:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002694:	429a      	cmp	r2, r3
 8002696:	d106      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2200      	movs	r2, #0
 800269e:	2103      	movs	r1, #3
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff f99d 	bl	80019e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff faa2 	bl	8001bf4 <LL_ADC_IsEnabled>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f040 8140 	bne.w	8002938 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6818      	ldr	r0, [r3, #0]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6819      	ldr	r1, [r3, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	461a      	mov	r2, r3
 80026c6:	f7ff fa23 	bl	8001b10 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	4a8f      	ldr	r2, [pc, #572]	; (800290c <HAL_ADC_ConfigChannel+0x67c>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	f040 8131 	bne.w	8002938 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10b      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x46e>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	0e9b      	lsrs	r3, r3, #26
 80026ec:	3301      	adds	r3, #1
 80026ee:	f003 031f 	and.w	r3, r3, #31
 80026f2:	2b09      	cmp	r3, #9
 80026f4:	bf94      	ite	ls
 80026f6:	2301      	movls	r3, #1
 80026f8:	2300      	movhi	r3, #0
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	e019      	b.n	8002732 <HAL_ADC_ConfigChannel+0x4a2>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002704:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002706:	fa93 f3a3 	rbit	r3, r3
 800270a:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800270c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800270e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002710:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002716:	2320      	movs	r3, #32
 8002718:	e003      	b.n	8002722 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800271a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800271c:	fab3 f383 	clz	r3, r3
 8002720:	b2db      	uxtb	r3, r3
 8002722:	3301      	adds	r3, #1
 8002724:	f003 031f 	and.w	r3, r3, #31
 8002728:	2b09      	cmp	r3, #9
 800272a:	bf94      	ite	ls
 800272c:	2301      	movls	r3, #1
 800272e:	2300      	movhi	r3, #0
 8002730:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002732:	2b00      	cmp	r3, #0
 8002734:	d079      	beq.n	800282a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800273e:	2b00      	cmp	r3, #0
 8002740:	d107      	bne.n	8002752 <HAL_ADC_ConfigChannel+0x4c2>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	0e9b      	lsrs	r3, r3, #26
 8002748:	3301      	adds	r3, #1
 800274a:	069b      	lsls	r3, r3, #26
 800274c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002750:	e015      	b.n	800277e <HAL_ADC_ConfigChannel+0x4ee>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002758:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800275a:	fa93 f3a3 	rbit	r3, r3
 800275e:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002760:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002762:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002764:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800276a:	2320      	movs	r3, #32
 800276c:	e003      	b.n	8002776 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800276e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002770:	fab3 f383 	clz	r3, r3
 8002774:	b2db      	uxtb	r3, r3
 8002776:	3301      	adds	r3, #1
 8002778:	069b      	lsls	r3, r3, #26
 800277a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002786:	2b00      	cmp	r3, #0
 8002788:	d109      	bne.n	800279e <HAL_ADC_ConfigChannel+0x50e>
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	0e9b      	lsrs	r3, r3, #26
 8002790:	3301      	adds	r3, #1
 8002792:	f003 031f 	and.w	r3, r3, #31
 8002796:	2101      	movs	r1, #1
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	e017      	b.n	80027ce <HAL_ADC_ConfigChannel+0x53e>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027a6:	fa93 f3a3 	rbit	r3, r3
 80027aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80027ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027ae:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80027b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80027b6:	2320      	movs	r3, #32
 80027b8:	e003      	b.n	80027c2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80027ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027bc:	fab3 f383 	clz	r3, r3
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	3301      	adds	r3, #1
 80027c4:	f003 031f 	and.w	r3, r3, #31
 80027c8:	2101      	movs	r1, #1
 80027ca:	fa01 f303 	lsl.w	r3, r1, r3
 80027ce:	ea42 0103 	orr.w	r1, r2, r3
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10a      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x564>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	0e9b      	lsrs	r3, r3, #26
 80027e4:	3301      	adds	r3, #1
 80027e6:	f003 021f 	and.w	r2, r3, #31
 80027ea:	4613      	mov	r3, r2
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	4413      	add	r3, r2
 80027f0:	051b      	lsls	r3, r3, #20
 80027f2:	e018      	b.n	8002826 <HAL_ADC_ConfigChannel+0x596>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027fc:	fa93 f3a3 	rbit	r3, r3
 8002800:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002804:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002808:	2b00      	cmp	r3, #0
 800280a:	d101      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800280c:	2320      	movs	r3, #32
 800280e:	e003      	b.n	8002818 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002812:	fab3 f383 	clz	r3, r3
 8002816:	b2db      	uxtb	r3, r3
 8002818:	3301      	adds	r3, #1
 800281a:	f003 021f 	and.w	r2, r3, #31
 800281e:	4613      	mov	r3, r2
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	4413      	add	r3, r2
 8002824:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002826:	430b      	orrs	r3, r1
 8002828:	e081      	b.n	800292e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002832:	2b00      	cmp	r3, #0
 8002834:	d107      	bne.n	8002846 <HAL_ADC_ConfigChannel+0x5b6>
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	0e9b      	lsrs	r3, r3, #26
 800283c:	3301      	adds	r3, #1
 800283e:	069b      	lsls	r3, r3, #26
 8002840:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002844:	e015      	b.n	8002872 <HAL_ADC_ConfigChannel+0x5e2>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800284e:	fa93 f3a3 	rbit	r3, r3
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800285e:	2320      	movs	r3, #32
 8002860:	e003      	b.n	800286a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002864:	fab3 f383 	clz	r3, r3
 8002868:	b2db      	uxtb	r3, r3
 800286a:	3301      	adds	r3, #1
 800286c:	069b      	lsls	r3, r3, #26
 800286e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800287a:	2b00      	cmp	r3, #0
 800287c:	d109      	bne.n	8002892 <HAL_ADC_ConfigChannel+0x602>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	0e9b      	lsrs	r3, r3, #26
 8002884:	3301      	adds	r3, #1
 8002886:	f003 031f 	and.w	r3, r3, #31
 800288a:	2101      	movs	r1, #1
 800288c:	fa01 f303 	lsl.w	r3, r1, r3
 8002890:	e017      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x632>
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	fa93 f3a3 	rbit	r3, r3
 800289e:	61bb      	str	r3, [r7, #24]
  return result;
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80028a4:	6a3b      	ldr	r3, [r7, #32]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80028aa:	2320      	movs	r3, #32
 80028ac:	e003      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	fab3 f383 	clz	r3, r3
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	3301      	adds	r3, #1
 80028b8:	f003 031f 	and.w	r3, r3, #31
 80028bc:	2101      	movs	r1, #1
 80028be:	fa01 f303 	lsl.w	r3, r1, r3
 80028c2:	ea42 0103 	orr.w	r1, r2, r3
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10d      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x65e>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	0e9b      	lsrs	r3, r3, #26
 80028d8:	3301      	adds	r3, #1
 80028da:	f003 021f 	and.w	r2, r3, #31
 80028de:	4613      	mov	r3, r2
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	4413      	add	r3, r2
 80028e4:	3b1e      	subs	r3, #30
 80028e6:	051b      	lsls	r3, r3, #20
 80028e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80028ec:	e01e      	b.n	800292c <HAL_ADC_ConfigChannel+0x69c>
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	fa93 f3a3 	rbit	r3, r3
 80028fa:	60fb      	str	r3, [r7, #12]
  return result;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d104      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002906:	2320      	movs	r3, #32
 8002908:	e006      	b.n	8002918 <HAL_ADC_ConfigChannel+0x688>
 800290a:	bf00      	nop
 800290c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	fab3 f383 	clz	r3, r3
 8002916:	b2db      	uxtb	r3, r3
 8002918:	3301      	adds	r3, #1
 800291a:	f003 021f 	and.w	r2, r3, #31
 800291e:	4613      	mov	r3, r2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	4413      	add	r3, r2
 8002924:	3b1e      	subs	r3, #30
 8002926:	051b      	lsls	r3, r3, #20
 8002928:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800292c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002932:	4619      	mov	r1, r3
 8002934:	f7ff f8c1 	bl	8001aba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b3d      	ldr	r3, [pc, #244]	; (8002a34 <HAL_ADC_ConfigChannel+0x7a4>)
 800293e:	4013      	ands	r3, r2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d06c      	beq.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002944:	483c      	ldr	r0, [pc, #240]	; (8002a38 <HAL_ADC_ConfigChannel+0x7a8>)
 8002946:	f7ff f803 	bl	8001950 <LL_ADC_GetCommonPathInternalCh>
 800294a:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a3a      	ldr	r2, [pc, #232]	; (8002a3c <HAL_ADC_ConfigChannel+0x7ac>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d127      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002958:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800295c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d121      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a35      	ldr	r2, [pc, #212]	; (8002a40 <HAL_ADC_ConfigChannel+0x7b0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d157      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800296e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002972:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002976:	4619      	mov	r1, r3
 8002978:	482f      	ldr	r0, [pc, #188]	; (8002a38 <HAL_ADC_ConfigChannel+0x7a8>)
 800297a:	f7fe ffd6 	bl	800192a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800297e:	4b31      	ldr	r3, [pc, #196]	; (8002a44 <HAL_ADC_ConfigChannel+0x7b4>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	099b      	lsrs	r3, r3, #6
 8002984:	4a30      	ldr	r2, [pc, #192]	; (8002a48 <HAL_ADC_ConfigChannel+0x7b8>)
 8002986:	fba2 2303 	umull	r2, r3, r2, r3
 800298a:	099b      	lsrs	r3, r3, #6
 800298c:	1c5a      	adds	r2, r3, #1
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002998:	e002      	b.n	80029a0 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	3b01      	subs	r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f9      	bne.n	800299a <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029a6:	e03a      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a27      	ldr	r2, [pc, #156]	; (8002a4c <HAL_ADC_ConfigChannel+0x7bc>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d113      	bne.n	80029da <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10d      	bne.n	80029da <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a1f      	ldr	r2, [pc, #124]	; (8002a40 <HAL_ADC_ConfigChannel+0x7b0>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d12a      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029d0:	4619      	mov	r1, r3
 80029d2:	4819      	ldr	r0, [pc, #100]	; (8002a38 <HAL_ADC_ConfigChannel+0x7a8>)
 80029d4:	f7fe ffa9 	bl	800192a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029d8:	e021      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a1c      	ldr	r2, [pc, #112]	; (8002a50 <HAL_ADC_ConfigChannel+0x7c0>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d11c      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d116      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <HAL_ADC_ConfigChannel+0x7b0>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d111      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a02:	4619      	mov	r1, r3
 8002a04:	480c      	ldr	r0, [pc, #48]	; (8002a38 <HAL_ADC_ConfigChannel+0x7a8>)
 8002a06:	f7fe ff90 	bl	800192a <LL_ADC_SetCommonPathInternalCh>
 8002a0a:	e008      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a10:	f043 0220 	orr.w	r2, r3, #32
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a26:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	37d8      	adds	r7, #216	; 0xd8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	80080000 	.word	0x80080000
 8002a38:	50040300 	.word	0x50040300
 8002a3c:	c7520000 	.word	0xc7520000
 8002a40:	50040000 	.word	0x50040000
 8002a44:	20000040 	.word	0x20000040
 8002a48:	053e2d63 	.word	0x053e2d63
 8002a4c:	cb840000 	.word	0xcb840000
 8002a50:	80000001 	.word	0x80000001

08002a54 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <__NVIC_SetPriorityGrouping+0x44>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ae0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aea:	4a04      	ldr	r2, [pc, #16]	; (8002afc <__NVIC_SetPriorityGrouping+0x44>)
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	60d3      	str	r3, [r2, #12]
}
 8002af0:	bf00      	nop
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	e000ed00 	.word	0xe000ed00

08002b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b04:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <__NVIC_GetPriorityGrouping+0x18>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	0a1b      	lsrs	r3, r3, #8
 8002b0a:	f003 0307 	and.w	r3, r3, #7
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	e000ed00 	.word	0xe000ed00

08002b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	db0b      	blt.n	8002b46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	f003 021f 	and.w	r2, r3, #31
 8002b34:	4907      	ldr	r1, [pc, #28]	; (8002b54 <__NVIC_EnableIRQ+0x38>)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	095b      	lsrs	r3, r3, #5
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	e000e100 	.word	0xe000e100

08002b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	6039      	str	r1, [r7, #0]
 8002b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	db0a      	blt.n	8002b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	b2da      	uxtb	r2, r3
 8002b70:	490c      	ldr	r1, [pc, #48]	; (8002ba4 <__NVIC_SetPriority+0x4c>)
 8002b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b76:	0112      	lsls	r2, r2, #4
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b80:	e00a      	b.n	8002b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	b2da      	uxtb	r2, r3
 8002b86:	4908      	ldr	r1, [pc, #32]	; (8002ba8 <__NVIC_SetPriority+0x50>)
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	3b04      	subs	r3, #4
 8002b90:	0112      	lsls	r2, r2, #4
 8002b92:	b2d2      	uxtb	r2, r2
 8002b94:	440b      	add	r3, r1
 8002b96:	761a      	strb	r2, [r3, #24]
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	e000e100 	.word	0xe000e100
 8002ba8:	e000ed00 	.word	0xe000ed00

08002bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b089      	sub	sp, #36	; 0x24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	f1c3 0307 	rsb	r3, r3, #7
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	bf28      	it	cs
 8002bca:	2304      	movcs	r3, #4
 8002bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	2b06      	cmp	r3, #6
 8002bd4:	d902      	bls.n	8002bdc <NVIC_EncodePriority+0x30>
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	3b03      	subs	r3, #3
 8002bda:	e000      	b.n	8002bde <NVIC_EncodePriority+0x32>
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be0:	f04f 32ff 	mov.w	r2, #4294967295
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	43da      	mvns	r2, r3
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	401a      	ands	r2, r3
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfe:	43d9      	mvns	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c04:	4313      	orrs	r3, r2
         );
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3724      	adds	r7, #36	; 0x24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c24:	d301      	bcc.n	8002c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c26:	2301      	movs	r3, #1
 8002c28:	e00f      	b.n	8002c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c2a:	4a0a      	ldr	r2, [pc, #40]	; (8002c54 <SysTick_Config+0x40>)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c32:	210f      	movs	r1, #15
 8002c34:	f04f 30ff 	mov.w	r0, #4294967295
 8002c38:	f7ff ff8e 	bl	8002b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <SysTick_Config+0x40>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c42:	4b04      	ldr	r3, [pc, #16]	; (8002c54 <SysTick_Config+0x40>)
 8002c44:	2207      	movs	r2, #7
 8002c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	e000e010 	.word	0xe000e010

08002c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f7ff ff29 	bl	8002ab8 <__NVIC_SetPriorityGrouping>
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b086      	sub	sp, #24
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	4603      	mov	r3, r0
 8002c76:	60b9      	str	r1, [r7, #8]
 8002c78:	607a      	str	r2, [r7, #4]
 8002c7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c80:	f7ff ff3e 	bl	8002b00 <__NVIC_GetPriorityGrouping>
 8002c84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	68b9      	ldr	r1, [r7, #8]
 8002c8a:	6978      	ldr	r0, [r7, #20]
 8002c8c:	f7ff ff8e 	bl	8002bac <NVIC_EncodePriority>
 8002c90:	4602      	mov	r2, r0
 8002c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff ff5d 	bl	8002b58 <__NVIC_SetPriority>
}
 8002c9e:	bf00      	nop
 8002ca0:	3718      	adds	r7, #24
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b082      	sub	sp, #8
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	4603      	mov	r3, r0
 8002cae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff ff31 	bl	8002b1c <__NVIC_EnableIRQ>
}
 8002cba:	bf00      	nop
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b082      	sub	sp, #8
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7ff ffa2 	bl	8002c14 <SysTick_Config>
 8002cd0:	4603      	mov	r3, r0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b086      	sub	sp, #24
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	60f8      	str	r0, [r7, #12]
 8002ce2:	60b9      	str	r1, [r7, #8]
 8002ce4:	607a      	str	r2, [r7, #4]
 8002ce6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d101      	bne.n	8002cfa <HAL_DMA_Start_IT+0x20>
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	e04b      	b.n	8002d92 <HAL_DMA_Start_IT+0xb8>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d13a      	bne.n	8002d84 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2202      	movs	r2, #2
 8002d12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0201 	bic.w	r2, r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68b9      	ldr	r1, [r7, #8]
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 f8b0 	bl	8002e98 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d008      	beq.n	8002d52 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 020e 	orr.w	r2, r2, #14
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	e00f      	b.n	8002d72 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0204 	bic.w	r2, r2, #4
 8002d60:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f042 020a 	orr.w	r2, r2, #10
 8002d70:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0201 	orr.w	r2, r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	e005      	b.n	8002d90 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b085      	sub	sp, #20
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d008      	beq.n	8002dc4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2204      	movs	r2, #4
 8002db6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e022      	b.n	8002e0a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 020e 	bic.w	r2, r2, #14
 8002dd2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0201 	bic.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de8:	f003 021c 	and.w	r2, r3, #28
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	2101      	movs	r1, #1
 8002df2:	fa01 f202 	lsl.w	r2, r1, r2
 8002df6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002e08:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b084      	sub	sp, #16
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d005      	beq.n	8002e3a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2204      	movs	r2, #4
 8002e32:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	73fb      	strb	r3, [r7, #15]
 8002e38:	e029      	b.n	8002e8e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 020e 	bic.w	r2, r2, #14
 8002e48:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0201 	bic.w	r2, r2, #1
 8002e58:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5e:	f003 021c 	and.w	r2, r3, #28
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	2101      	movs	r1, #1
 8002e68:	fa01 f202 	lsl.w	r2, r1, r2
 8002e6c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	4798      	blx	r3
    }
  }
  return status;
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3710      	adds	r7, #16
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
 8002ea4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eaa:	f003 021c 	and.w	r2, r3, #28
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	2b10      	cmp	r3, #16
 8002ec8:	d108      	bne.n	8002edc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002eda:	e007      	b.n	8002eec <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	60da      	str	r2, [r3, #12]
}
 8002eec:	bf00      	nop
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f06:	e148      	b.n	800319a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	fa01 f303 	lsl.w	r3, r1, r3
 8002f14:	4013      	ands	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 813a 	beq.w	8003194 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 0303 	and.w	r3, r3, #3
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d005      	beq.n	8002f38 <HAL_GPIO_Init+0x40>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0303 	and.w	r3, r3, #3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d130      	bne.n	8002f9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	2203      	movs	r2, #3
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f6e:	2201      	movs	r2, #1
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	43db      	mvns	r3, r3
 8002f78:	693a      	ldr	r2, [r7, #16]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	091b      	lsrs	r3, r3, #4
 8002f84:	f003 0201 	and.w	r2, r3, #1
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	2b03      	cmp	r3, #3
 8002fa4:	d017      	beq.n	8002fd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d123      	bne.n	800302a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	08da      	lsrs	r2, r3, #3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3208      	adds	r2, #8
 8002fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4013      	ands	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	4313      	orrs	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	08da      	lsrs	r2, r3, #3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	3208      	adds	r2, #8
 8003024:	6939      	ldr	r1, [r7, #16]
 8003026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	2203      	movs	r2, #3
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4013      	ands	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 0203 	and.w	r2, r3, #3
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 8094 	beq.w	8003194 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800306c:	4b52      	ldr	r3, [pc, #328]	; (80031b8 <HAL_GPIO_Init+0x2c0>)
 800306e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003070:	4a51      	ldr	r2, [pc, #324]	; (80031b8 <HAL_GPIO_Init+0x2c0>)
 8003072:	f043 0301 	orr.w	r3, r3, #1
 8003076:	6613      	str	r3, [r2, #96]	; 0x60
 8003078:	4b4f      	ldr	r3, [pc, #316]	; (80031b8 <HAL_GPIO_Init+0x2c0>)
 800307a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003084:	4a4d      	ldr	r2, [pc, #308]	; (80031bc <HAL_GPIO_Init+0x2c4>)
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	089b      	lsrs	r3, r3, #2
 800308a:	3302      	adds	r3, #2
 800308c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003090:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	220f      	movs	r2, #15
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4013      	ands	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80030ae:	d00d      	beq.n	80030cc <HAL_GPIO_Init+0x1d4>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a43      	ldr	r2, [pc, #268]	; (80031c0 <HAL_GPIO_Init+0x2c8>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d007      	beq.n	80030c8 <HAL_GPIO_Init+0x1d0>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a42      	ldr	r2, [pc, #264]	; (80031c4 <HAL_GPIO_Init+0x2cc>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d101      	bne.n	80030c4 <HAL_GPIO_Init+0x1cc>
 80030c0:	2302      	movs	r3, #2
 80030c2:	e004      	b.n	80030ce <HAL_GPIO_Init+0x1d6>
 80030c4:	2307      	movs	r3, #7
 80030c6:	e002      	b.n	80030ce <HAL_GPIO_Init+0x1d6>
 80030c8:	2301      	movs	r3, #1
 80030ca:	e000      	b.n	80030ce <HAL_GPIO_Init+0x1d6>
 80030cc:	2300      	movs	r3, #0
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	f002 0203 	and.w	r2, r2, #3
 80030d4:	0092      	lsls	r2, r2, #2
 80030d6:	4093      	lsls	r3, r2
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	4313      	orrs	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030de:	4937      	ldr	r1, [pc, #220]	; (80031bc <HAL_GPIO_Init+0x2c4>)
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	089b      	lsrs	r3, r3, #2
 80030e4:	3302      	adds	r3, #2
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030ec:	4b36      	ldr	r3, [pc, #216]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	4013      	ands	r3, r2
 80030fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4313      	orrs	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003110:	4a2d      	ldr	r2, [pc, #180]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003116:	4b2c      	ldr	r3, [pc, #176]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	43db      	mvns	r3, r3
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	4013      	ands	r3, r2
 8003124:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4313      	orrs	r3, r2
 8003138:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800313a:	4a23      	ldr	r2, [pc, #140]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003140:	4b21      	ldr	r3, [pc, #132]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	43db      	mvns	r3, r3
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4013      	ands	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4313      	orrs	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003164:	4a18      	ldr	r2, [pc, #96]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800316a:	4b17      	ldr	r3, [pc, #92]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	43db      	mvns	r3, r3
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	4013      	ands	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800318e:	4a0e      	ldr	r2, [pc, #56]	; (80031c8 <HAL_GPIO_Init+0x2d0>)
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	3301      	adds	r3, #1
 8003198:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	fa22 f303 	lsr.w	r3, r2, r3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f47f aeaf 	bne.w	8002f08 <HAL_GPIO_Init+0x10>
  }
}
 80031aa:	bf00      	nop
 80031ac:	bf00      	nop
 80031ae:	371c      	adds	r7, #28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr
 80031b8:	40021000 	.word	0x40021000
 80031bc:	40010000 	.word	0x40010000
 80031c0:	48000400 	.word	0x48000400
 80031c4:	48000800 	.word	0x48000800
 80031c8:	40010400 	.word	0x40010400

080031cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	460b      	mov	r3, r1
 80031d6:	807b      	strh	r3, [r7, #2]
 80031d8:	4613      	mov	r3, r2
 80031da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031dc:	787b      	ldrb	r3, [r7, #1]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d003      	beq.n	80031ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031e2:	887a      	ldrh	r2, [r7, #2]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031e8:	e002      	b.n	80031f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031ea:	887a      	ldrh	r2, [r7, #2]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003200:	4b05      	ldr	r3, [pc, #20]	; (8003218 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a04      	ldr	r2, [pc, #16]	; (8003218 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003206:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800320a:	6013      	str	r3, [r2, #0]
}
 800320c:	bf00      	nop
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	40007000 	.word	0x40007000

0800321c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003220:	4b04      	ldr	r3, [pc, #16]	; (8003234 <HAL_PWREx_GetVoltageRange+0x18>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003228:	4618      	mov	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	40007000 	.word	0x40007000

08003238 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003246:	d130      	bne.n	80032aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003248:	4b23      	ldr	r3, [pc, #140]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003254:	d038      	beq.n	80032c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003256:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800325e:	4a1e      	ldr	r2, [pc, #120]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003260:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003264:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003266:	4b1d      	ldr	r3, [pc, #116]	; (80032dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2232      	movs	r2, #50	; 0x32
 800326c:	fb02 f303 	mul.w	r3, r2, r3
 8003270:	4a1b      	ldr	r2, [pc, #108]	; (80032e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003272:	fba2 2303 	umull	r2, r3, r2, r3
 8003276:	0c9b      	lsrs	r3, r3, #18
 8003278:	3301      	adds	r3, #1
 800327a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800327c:	e002      	b.n	8003284 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	3b01      	subs	r3, #1
 8003282:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003284:	4b14      	ldr	r3, [pc, #80]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003286:	695b      	ldr	r3, [r3, #20]
 8003288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800328c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003290:	d102      	bne.n	8003298 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1f2      	bne.n	800327e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003298:	4b0f      	ldr	r3, [pc, #60]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032a4:	d110      	bne.n	80032c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e00f      	b.n	80032ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80032aa:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b6:	d007      	beq.n	80032c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80032b8:	4b07      	ldr	r3, [pc, #28]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032c0:	4a05      	ldr	r2, [pc, #20]	; (80032d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40007000 	.word	0x40007000
 80032dc:	20000040 	.word	0x20000040
 80032e0:	431bde83 	.word	0x431bde83

080032e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b088      	sub	sp, #32
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d102      	bne.n	80032f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	f000 bc02 	b.w	8003afc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032f8:	4b96      	ldr	r3, [pc, #600]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f003 030c 	and.w	r3, r3, #12
 8003300:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003302:	4b94      	ldr	r3, [pc, #592]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0310 	and.w	r3, r3, #16
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 80e4 	beq.w	80034e2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d007      	beq.n	8003330 <HAL_RCC_OscConfig+0x4c>
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	2b0c      	cmp	r3, #12
 8003324:	f040 808b 	bne.w	800343e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	2b01      	cmp	r3, #1
 800332c:	f040 8087 	bne.w	800343e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003330:	4b88      	ldr	r3, [pc, #544]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d005      	beq.n	8003348 <HAL_RCC_OscConfig+0x64>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e3d9      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a1a      	ldr	r2, [r3, #32]
 800334c:	4b81      	ldr	r3, [pc, #516]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0308 	and.w	r3, r3, #8
 8003354:	2b00      	cmp	r3, #0
 8003356:	d004      	beq.n	8003362 <HAL_RCC_OscConfig+0x7e>
 8003358:	4b7e      	ldr	r3, [pc, #504]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003360:	e005      	b.n	800336e <HAL_RCC_OscConfig+0x8a>
 8003362:	4b7c      	ldr	r3, [pc, #496]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003364:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003368:	091b      	lsrs	r3, r3, #4
 800336a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800336e:	4293      	cmp	r3, r2
 8003370:	d223      	bcs.n	80033ba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	4618      	mov	r0, r3
 8003378:	f000 fd8c 	bl	8003e94 <RCC_SetFlashLatencyFromMSIRange>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e3ba      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003386:	4b73      	ldr	r3, [pc, #460]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a72      	ldr	r2, [pc, #456]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800338c:	f043 0308 	orr.w	r3, r3, #8
 8003390:	6013      	str	r3, [r2, #0]
 8003392:	4b70      	ldr	r3, [pc, #448]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	496d      	ldr	r1, [pc, #436]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033a4:	4b6b      	ldr	r3, [pc, #428]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	021b      	lsls	r3, r3, #8
 80033b2:	4968      	ldr	r1, [pc, #416]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	604b      	str	r3, [r1, #4]
 80033b8:	e025      	b.n	8003406 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033ba:	4b66      	ldr	r3, [pc, #408]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a65      	ldr	r2, [pc, #404]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033c0:	f043 0308 	orr.w	r3, r3, #8
 80033c4:	6013      	str	r3, [r2, #0]
 80033c6:	4b63      	ldr	r3, [pc, #396]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	4960      	ldr	r1, [pc, #384]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033d8:	4b5e      	ldr	r3, [pc, #376]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	69db      	ldr	r3, [r3, #28]
 80033e4:	021b      	lsls	r3, r3, #8
 80033e6:	495b      	ldr	r1, [pc, #364]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d109      	bne.n	8003406 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 fd4c 	bl	8003e94 <RCC_SetFlashLatencyFromMSIRange>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e37a      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003406:	f000 fc81 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 800340a:	4602      	mov	r2, r0
 800340c:	4b51      	ldr	r3, [pc, #324]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	091b      	lsrs	r3, r3, #4
 8003412:	f003 030f 	and.w	r3, r3, #15
 8003416:	4950      	ldr	r1, [pc, #320]	; (8003558 <HAL_RCC_OscConfig+0x274>)
 8003418:	5ccb      	ldrb	r3, [r1, r3]
 800341a:	f003 031f 	and.w	r3, r3, #31
 800341e:	fa22 f303 	lsr.w	r3, r2, r3
 8003422:	4a4e      	ldr	r2, [pc, #312]	; (800355c <HAL_RCC_OscConfig+0x278>)
 8003424:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003426:	4b4e      	ldr	r3, [pc, #312]	; (8003560 <HAL_RCC_OscConfig+0x27c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f7fe f9ea 	bl	8001804 <HAL_InitTick>
 8003430:	4603      	mov	r3, r0
 8003432:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003434:	7bfb      	ldrb	r3, [r7, #15]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d052      	beq.n	80034e0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800343a:	7bfb      	ldrb	r3, [r7, #15]
 800343c:	e35e      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d032      	beq.n	80034ac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003446:	4b43      	ldr	r3, [pc, #268]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a42      	ldr	r2, [pc, #264]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800344c:	f043 0301 	orr.w	r3, r3, #1
 8003450:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003452:	f7fe fa27 	bl	80018a4 <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800345a:	f7fe fa23 	bl	80018a4 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e347      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800346c:	4b39      	ldr	r3, [pc, #228]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0f0      	beq.n	800345a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003478:	4b36      	ldr	r3, [pc, #216]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a35      	ldr	r2, [pc, #212]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800347e:	f043 0308 	orr.w	r3, r3, #8
 8003482:	6013      	str	r3, [r2, #0]
 8003484:	4b33      	ldr	r3, [pc, #204]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a1b      	ldr	r3, [r3, #32]
 8003490:	4930      	ldr	r1, [pc, #192]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003492:	4313      	orrs	r3, r2
 8003494:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003496:	4b2f      	ldr	r3, [pc, #188]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	021b      	lsls	r3, r3, #8
 80034a4:	492b      	ldr	r1, [pc, #172]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	604b      	str	r3, [r1, #4]
 80034aa:	e01a      	b.n	80034e2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034ac:	4b29      	ldr	r3, [pc, #164]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a28      	ldr	r2, [pc, #160]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80034b2:	f023 0301 	bic.w	r3, r3, #1
 80034b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034b8:	f7fe f9f4 	bl	80018a4 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034c0:	f7fe f9f0 	bl	80018a4 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e314      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034d2:	4b20      	ldr	r3, [pc, #128]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1f0      	bne.n	80034c0 <HAL_RCC_OscConfig+0x1dc>
 80034de:	e000      	b.n	80034e2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d073      	beq.n	80035d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d005      	beq.n	8003500 <HAL_RCC_OscConfig+0x21c>
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	2b0c      	cmp	r3, #12
 80034f8:	d10e      	bne.n	8003518 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b03      	cmp	r3, #3
 80034fe:	d10b      	bne.n	8003518 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003500:	4b14      	ldr	r3, [pc, #80]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d063      	beq.n	80035d4 <HAL_RCC_OscConfig+0x2f0>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d15f      	bne.n	80035d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e2f1      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003520:	d106      	bne.n	8003530 <HAL_RCC_OscConfig+0x24c>
 8003522:	4b0c      	ldr	r3, [pc, #48]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a0b      	ldr	r2, [pc, #44]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800352c:	6013      	str	r3, [r2, #0]
 800352e:	e025      	b.n	800357c <HAL_RCC_OscConfig+0x298>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003538:	d114      	bne.n	8003564 <HAL_RCC_OscConfig+0x280>
 800353a:	4b06      	ldr	r3, [pc, #24]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a05      	ldr	r2, [pc, #20]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	4b03      	ldr	r3, [pc, #12]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a02      	ldr	r2, [pc, #8]	; (8003554 <HAL_RCC_OscConfig+0x270>)
 800354c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	e013      	b.n	800357c <HAL_RCC_OscConfig+0x298>
 8003554:	40021000 	.word	0x40021000
 8003558:	08008738 	.word	0x08008738
 800355c:	20000040 	.word	0x20000040
 8003560:	20000044 	.word	0x20000044
 8003564:	4ba0      	ldr	r3, [pc, #640]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a9f      	ldr	r2, [pc, #636]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800356a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800356e:	6013      	str	r3, [r2, #0]
 8003570:	4b9d      	ldr	r3, [pc, #628]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a9c      	ldr	r2, [pc, #624]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003576:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800357a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d013      	beq.n	80035ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003584:	f7fe f98e 	bl	80018a4 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800358c:	f7fe f98a 	bl	80018a4 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b64      	cmp	r3, #100	; 0x64
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e2ae      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800359e:	4b92      	ldr	r3, [pc, #584]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f0      	beq.n	800358c <HAL_RCC_OscConfig+0x2a8>
 80035aa:	e014      	b.n	80035d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ac:	f7fe f97a 	bl	80018a4 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035b2:	e008      	b.n	80035c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b4:	f7fe f976 	bl	80018a4 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b64      	cmp	r3, #100	; 0x64
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e29a      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035c6:	4b88      	ldr	r3, [pc, #544]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1f0      	bne.n	80035b4 <HAL_RCC_OscConfig+0x2d0>
 80035d2:	e000      	b.n	80035d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d060      	beq.n	80036a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d005      	beq.n	80035f4 <HAL_RCC_OscConfig+0x310>
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	2b0c      	cmp	r3, #12
 80035ec:	d119      	bne.n	8003622 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d116      	bne.n	8003622 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035f4:	4b7c      	ldr	r3, [pc, #496]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d005      	beq.n	800360c <HAL_RCC_OscConfig+0x328>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d101      	bne.n	800360c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e277      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360c:	4b76      	ldr	r3, [pc, #472]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	061b      	lsls	r3, r3, #24
 800361a:	4973      	ldr	r1, [pc, #460]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800361c:	4313      	orrs	r3, r2
 800361e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003620:	e040      	b.n	80036a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d023      	beq.n	8003672 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800362a:	4b6f      	ldr	r3, [pc, #444]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a6e      	ldr	r2, [pc, #440]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003634:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003636:	f7fe f935 	bl	80018a4 <HAL_GetTick>
 800363a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800363c:	e008      	b.n	8003650 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800363e:	f7fe f931 	bl	80018a4 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e255      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003650:	4b65      	ldr	r3, [pc, #404]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f0      	beq.n	800363e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800365c:	4b62      	ldr	r3, [pc, #392]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	061b      	lsls	r3, r3, #24
 800366a:	495f      	ldr	r1, [pc, #380]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]
 8003670:	e018      	b.n	80036a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003672:	4b5d      	ldr	r3, [pc, #372]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a5c      	ldr	r2, [pc, #368]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003678:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800367c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367e:	f7fe f911 	bl	80018a4 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003684:	e008      	b.n	8003698 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003686:	f7fe f90d 	bl	80018a4 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d901      	bls.n	8003698 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e231      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003698:	4b53      	ldr	r3, [pc, #332]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1f0      	bne.n	8003686 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0308 	and.w	r3, r3, #8
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d03c      	beq.n	800372a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d01c      	beq.n	80036f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036b8:	4b4b      	ldr	r3, [pc, #300]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80036ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036be:	4a4a      	ldr	r2, [pc, #296]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c8:	f7fe f8ec 	bl	80018a4 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d0:	f7fe f8e8 	bl	80018a4 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e20c      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036e2:	4b41      	ldr	r3, [pc, #260]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80036e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0ef      	beq.n	80036d0 <HAL_RCC_OscConfig+0x3ec>
 80036f0:	e01b      	b.n	800372a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f2:	4b3d      	ldr	r3, [pc, #244]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80036f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036f8:	4a3b      	ldr	r2, [pc, #236]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80036fa:	f023 0301 	bic.w	r3, r3, #1
 80036fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003702:	f7fe f8cf 	bl	80018a4 <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800370a:	f7fe f8cb 	bl	80018a4 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e1ef      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800371c:	4b32      	ldr	r3, [pc, #200]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800371e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1ef      	bne.n	800370a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0304 	and.w	r3, r3, #4
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 80a6 	beq.w	8003884 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003738:	2300      	movs	r3, #0
 800373a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800373c:	4b2a      	ldr	r3, [pc, #168]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800373e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10d      	bne.n	8003764 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003748:	4b27      	ldr	r3, [pc, #156]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800374a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374c:	4a26      	ldr	r2, [pc, #152]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 800374e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003752:	6593      	str	r3, [r2, #88]	; 0x58
 8003754:	4b24      	ldr	r3, [pc, #144]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 8003756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003760:	2301      	movs	r3, #1
 8003762:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003764:	4b21      	ldr	r3, [pc, #132]	; (80037ec <HAL_RCC_OscConfig+0x508>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376c:	2b00      	cmp	r3, #0
 800376e:	d118      	bne.n	80037a2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003770:	4b1e      	ldr	r3, [pc, #120]	; (80037ec <HAL_RCC_OscConfig+0x508>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a1d      	ldr	r2, [pc, #116]	; (80037ec <HAL_RCC_OscConfig+0x508>)
 8003776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800377a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377c:	f7fe f892 	bl	80018a4 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003784:	f7fe f88e 	bl	80018a4 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e1b2      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003796:	4b15      	ldr	r3, [pc, #84]	; (80037ec <HAL_RCC_OscConfig+0x508>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f0      	beq.n	8003784 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d108      	bne.n	80037bc <HAL_RCC_OscConfig+0x4d8>
 80037aa:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80037ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b0:	4a0d      	ldr	r2, [pc, #52]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80037b2:	f043 0301 	orr.w	r3, r3, #1
 80037b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037ba:	e029      	b.n	8003810 <HAL_RCC_OscConfig+0x52c>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	2b05      	cmp	r3, #5
 80037c2:	d115      	bne.n	80037f0 <HAL_RCC_OscConfig+0x50c>
 80037c4:	4b08      	ldr	r3, [pc, #32]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80037c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ca:	4a07      	ldr	r2, [pc, #28]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80037cc:	f043 0304 	orr.w	r3, r3, #4
 80037d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037d4:	4b04      	ldr	r3, [pc, #16]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037da:	4a03      	ldr	r2, [pc, #12]	; (80037e8 <HAL_RCC_OscConfig+0x504>)
 80037dc:	f043 0301 	orr.w	r3, r3, #1
 80037e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037e4:	e014      	b.n	8003810 <HAL_RCC_OscConfig+0x52c>
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	40007000 	.word	0x40007000
 80037f0:	4b9a      	ldr	r3, [pc, #616]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80037f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f6:	4a99      	ldr	r2, [pc, #612]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80037f8:	f023 0301 	bic.w	r3, r3, #1
 80037fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003800:	4b96      	ldr	r3, [pc, #600]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003806:	4a95      	ldr	r2, [pc, #596]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003808:	f023 0304 	bic.w	r3, r3, #4
 800380c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d016      	beq.n	8003846 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003818:	f7fe f844 	bl	80018a4 <HAL_GetTick>
 800381c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800381e:	e00a      	b.n	8003836 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003820:	f7fe f840 	bl	80018a4 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	f241 3288 	movw	r2, #5000	; 0x1388
 800382e:	4293      	cmp	r3, r2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e162      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003836:	4b89      	ldr	r3, [pc, #548]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0ed      	beq.n	8003820 <HAL_RCC_OscConfig+0x53c>
 8003844:	e015      	b.n	8003872 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003846:	f7fe f82d 	bl	80018a4 <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800384c:	e00a      	b.n	8003864 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384e:	f7fe f829 	bl	80018a4 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	f241 3288 	movw	r2, #5000	; 0x1388
 800385c:	4293      	cmp	r3, r2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e14b      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003864:	4b7d      	ldr	r3, [pc, #500]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1ed      	bne.n	800384e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003872:	7ffb      	ldrb	r3, [r7, #31]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d105      	bne.n	8003884 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003878:	4b78      	ldr	r3, [pc, #480]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 800387a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800387c:	4a77      	ldr	r2, [pc, #476]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 800387e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003882:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0320 	and.w	r3, r3, #32
 800388c:	2b00      	cmp	r3, #0
 800388e:	d03c      	beq.n	800390a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	2b00      	cmp	r3, #0
 8003896:	d01c      	beq.n	80038d2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003898:	4b70      	ldr	r3, [pc, #448]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 800389a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800389e:	4a6f      	ldr	r2, [pc, #444]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80038a0:	f043 0301 	orr.w	r3, r3, #1
 80038a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a8:	f7fd fffc 	bl	80018a4 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038b0:	f7fd fff8 	bl	80018a4 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e11c      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038c2:	4b66      	ldr	r3, [pc, #408]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80038c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d0ef      	beq.n	80038b0 <HAL_RCC_OscConfig+0x5cc>
 80038d0:	e01b      	b.n	800390a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038d2:	4b62      	ldr	r3, [pc, #392]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80038d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038d8:	4a60      	ldr	r2, [pc, #384]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80038da:	f023 0301 	bic.w	r3, r3, #1
 80038de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e2:	f7fd ffdf 	bl	80018a4 <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038ea:	f7fd ffdb 	bl	80018a4 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e0ff      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038fc:	4b57      	ldr	r3, [pc, #348]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80038fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1ef      	bne.n	80038ea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390e:	2b00      	cmp	r3, #0
 8003910:	f000 80f3 	beq.w	8003afa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003918:	2b02      	cmp	r3, #2
 800391a:	f040 80c9 	bne.w	8003ab0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800391e:	4b4f      	ldr	r3, [pc, #316]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	f003 0203 	and.w	r2, r3, #3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392e:	429a      	cmp	r2, r3
 8003930:	d12c      	bne.n	800398c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393c:	3b01      	subs	r3, #1
 800393e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003940:	429a      	cmp	r2, r3
 8003942:	d123      	bne.n	800398c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003950:	429a      	cmp	r2, r3
 8003952:	d11b      	bne.n	800398c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003960:	429a      	cmp	r2, r3
 8003962:	d113      	bne.n	800398c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800396e:	085b      	lsrs	r3, r3, #1
 8003970:	3b01      	subs	r3, #1
 8003972:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003974:	429a      	cmp	r2, r3
 8003976:	d109      	bne.n	800398c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003982:	085b      	lsrs	r3, r3, #1
 8003984:	3b01      	subs	r3, #1
 8003986:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003988:	429a      	cmp	r2, r3
 800398a:	d06b      	beq.n	8003a64 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b0c      	cmp	r3, #12
 8003990:	d062      	beq.n	8003a58 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003992:	4b32      	ldr	r3, [pc, #200]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e0ac      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80039a2:	4b2e      	ldr	r3, [pc, #184]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a2d      	ldr	r2, [pc, #180]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80039a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039ac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039ae:	f7fd ff79 	bl	80018a4 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039b6:	f7fd ff75 	bl	80018a4 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e099      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039c8:	4b24      	ldr	r3, [pc, #144]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1f0      	bne.n	80039b6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039d4:	4b21      	ldr	r3, [pc, #132]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	4b21      	ldr	r3, [pc, #132]	; (8003a60 <HAL_RCC_OscConfig+0x77c>)
 80039da:	4013      	ands	r3, r2
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80039e4:	3a01      	subs	r2, #1
 80039e6:	0112      	lsls	r2, r2, #4
 80039e8:	4311      	orrs	r1, r2
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80039ee:	0212      	lsls	r2, r2, #8
 80039f0:	4311      	orrs	r1, r2
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80039f6:	0852      	lsrs	r2, r2, #1
 80039f8:	3a01      	subs	r2, #1
 80039fa:	0552      	lsls	r2, r2, #21
 80039fc:	4311      	orrs	r1, r2
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003a02:	0852      	lsrs	r2, r2, #1
 8003a04:	3a01      	subs	r2, #1
 8003a06:	0652      	lsls	r2, r2, #25
 8003a08:	4311      	orrs	r1, r2
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a0e:	06d2      	lsls	r2, r2, #27
 8003a10:	430a      	orrs	r2, r1
 8003a12:	4912      	ldr	r1, [pc, #72]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a18:	4b10      	ldr	r3, [pc, #64]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a0f      	ldr	r2, [pc, #60]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003a1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a24:	4b0d      	ldr	r3, [pc, #52]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	4a0c      	ldr	r2, [pc, #48]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003a2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a30:	f7fd ff38 	bl	80018a4 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a38:	f7fd ff34 	bl	80018a4 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e058      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a4a:	4b04      	ldr	r3, [pc, #16]	; (8003a5c <HAL_RCC_OscConfig+0x778>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a56:	e050      	b.n	8003afa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e04f      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a64:	4b27      	ldr	r3, [pc, #156]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d144      	bne.n	8003afa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a70:	4b24      	ldr	r3, [pc, #144]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a23      	ldr	r2, [pc, #140]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003a76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a7c:	4b21      	ldr	r3, [pc, #132]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	4a20      	ldr	r2, [pc, #128]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003a82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a88:	f7fd ff0c 	bl	80018a4 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a90:	f7fd ff08 	bl	80018a4 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e02c      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aa2:	4b18      	ldr	r3, [pc, #96]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f0      	beq.n	8003a90 <HAL_RCC_OscConfig+0x7ac>
 8003aae:	e024      	b.n	8003afa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	2b0c      	cmp	r3, #12
 8003ab4:	d01f      	beq.n	8003af6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab6:	4b13      	ldr	r3, [pc, #76]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a12      	ldr	r2, [pc, #72]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003abc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ac0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac2:	f7fd feef 	bl	80018a4 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aca:	f7fd feeb 	bl	80018a4 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e00f      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003adc:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1f0      	bne.n	8003aca <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003ae8:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003aea:	68da      	ldr	r2, [r3, #12]
 8003aec:	4905      	ldr	r1, [pc, #20]	; (8003b04 <HAL_RCC_OscConfig+0x820>)
 8003aee:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <HAL_RCC_OscConfig+0x824>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	60cb      	str	r3, [r1, #12]
 8003af4:	e001      	b.n	8003afa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3720      	adds	r7, #32
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40021000 	.word	0x40021000
 8003b08:	feeefffc 	.word	0xfeeefffc

08003b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e0e7      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b20:	4b75      	ldr	r3, [pc, #468]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d910      	bls.n	8003b50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2e:	4b72      	ldr	r3, [pc, #456]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f023 0207 	bic.w	r2, r3, #7
 8003b36:	4970      	ldr	r1, [pc, #448]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b3e:	4b6e      	ldr	r3, [pc, #440]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0307 	and.w	r3, r3, #7
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d001      	beq.n	8003b50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e0cf      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d010      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	4b66      	ldr	r3, [pc, #408]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d908      	bls.n	8003b7e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b6c:	4b63      	ldr	r3, [pc, #396]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	4960      	ldr	r1, [pc, #384]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d04c      	beq.n	8003c24 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	d107      	bne.n	8003ba2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b92:	4b5a      	ldr	r3, [pc, #360]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d121      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e0a6      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d107      	bne.n	8003bba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003baa:	4b54      	ldr	r3, [pc, #336]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d115      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e09a      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d107      	bne.n	8003bd2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bc2:	4b4e      	ldr	r3, [pc, #312]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d109      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e08e      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bd2:	4b4a      	ldr	r3, [pc, #296]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e086      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003be2:	4b46      	ldr	r3, [pc, #280]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f023 0203 	bic.w	r2, r3, #3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	4943      	ldr	r1, [pc, #268]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bf4:	f7fd fe56 	bl	80018a4 <HAL_GetTick>
 8003bf8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bfa:	e00a      	b.n	8003c12 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bfc:	f7fd fe52 	bl	80018a4 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e06e      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c12:	4b3a      	ldr	r3, [pc, #232]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 020c 	and.w	r2, r3, #12
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d1eb      	bne.n	8003bfc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d010      	beq.n	8003c52 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	4b31      	ldr	r3, [pc, #196]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d208      	bcs.n	8003c52 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c40:	4b2e      	ldr	r3, [pc, #184]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	492b      	ldr	r1, [pc, #172]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c52:	4b29      	ldr	r3, [pc, #164]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	683a      	ldr	r2, [r7, #0]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d210      	bcs.n	8003c82 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c60:	4b25      	ldr	r3, [pc, #148]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f023 0207 	bic.w	r2, r3, #7
 8003c68:	4923      	ldr	r1, [pc, #140]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c70:	4b21      	ldr	r3, [pc, #132]	; (8003cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d001      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e036      	b.n	8003cf0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0304 	and.w	r3, r3, #4
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d008      	beq.n	8003ca0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c8e:	4b1b      	ldr	r3, [pc, #108]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	4918      	ldr	r1, [pc, #96]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0308 	and.w	r3, r3, #8
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d009      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cac:	4b13      	ldr	r3, [pc, #76]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	4910      	ldr	r1, [pc, #64]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cc0:	f000 f824 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	4b0d      	ldr	r3, [pc, #52]	; (8003cfc <HAL_RCC_ClockConfig+0x1f0>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	f003 030f 	and.w	r3, r3, #15
 8003cd0:	490b      	ldr	r1, [pc, #44]	; (8003d00 <HAL_RCC_ClockConfig+0x1f4>)
 8003cd2:	5ccb      	ldrb	r3, [r1, r3]
 8003cd4:	f003 031f 	and.w	r3, r3, #31
 8003cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cdc:	4a09      	ldr	r2, [pc, #36]	; (8003d04 <HAL_RCC_ClockConfig+0x1f8>)
 8003cde:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ce0:	4b09      	ldr	r3, [pc, #36]	; (8003d08 <HAL_RCC_ClockConfig+0x1fc>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fd fd8d 	bl	8001804 <HAL_InitTick>
 8003cea:	4603      	mov	r3, r0
 8003cec:	72fb      	strb	r3, [r7, #11]

  return status;
 8003cee:	7afb      	ldrb	r3, [r7, #11]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40022000 	.word	0x40022000
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	08008738 	.word	0x08008738
 8003d04:	20000040 	.word	0x20000040
 8003d08:	20000044 	.word	0x20000044

08003d0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b089      	sub	sp, #36	; 0x24
 8003d10:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d12:	2300      	movs	r3, #0
 8003d14:	61fb      	str	r3, [r7, #28]
 8003d16:	2300      	movs	r3, #0
 8003d18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d1a:	4b3e      	ldr	r3, [pc, #248]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f003 030c 	and.w	r3, r3, #12
 8003d22:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d24:	4b3b      	ldr	r3, [pc, #236]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0303 	and.w	r3, r3, #3
 8003d2c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d005      	beq.n	8003d40 <HAL_RCC_GetSysClockFreq+0x34>
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	2b0c      	cmp	r3, #12
 8003d38:	d121      	bne.n	8003d7e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d11e      	bne.n	8003d7e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d40:	4b34      	ldr	r3, [pc, #208]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0308 	and.w	r3, r3, #8
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d107      	bne.n	8003d5c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d4c:	4b31      	ldr	r3, [pc, #196]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d52:	0a1b      	lsrs	r3, r3, #8
 8003d54:	f003 030f 	and.w	r3, r3, #15
 8003d58:	61fb      	str	r3, [r7, #28]
 8003d5a:	e005      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d5c:	4b2d      	ldr	r3, [pc, #180]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	091b      	lsrs	r3, r3, #4
 8003d62:	f003 030f 	and.w	r3, r3, #15
 8003d66:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d68:	4a2b      	ldr	r2, [pc, #172]	; (8003e18 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d70:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10d      	bne.n	8003d94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d7c:	e00a      	b.n	8003d94 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	2b04      	cmp	r3, #4
 8003d82:	d102      	bne.n	8003d8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d84:	4b25      	ldr	r3, [pc, #148]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8003d86:	61bb      	str	r3, [r7, #24]
 8003d88:	e004      	b.n	8003d94 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d101      	bne.n	8003d94 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d90:	4b23      	ldr	r3, [pc, #140]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d92:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	2b0c      	cmp	r3, #12
 8003d98:	d134      	bne.n	8003e04 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d9a:	4b1e      	ldr	r3, [pc, #120]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	f003 0303 	and.w	r3, r3, #3
 8003da2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d003      	beq.n	8003db2 <HAL_RCC_GetSysClockFreq+0xa6>
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	d003      	beq.n	8003db8 <HAL_RCC_GetSysClockFreq+0xac>
 8003db0:	e005      	b.n	8003dbe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003db2:	4b1a      	ldr	r3, [pc, #104]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8003db4:	617b      	str	r3, [r7, #20]
      break;
 8003db6:	e005      	b.n	8003dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003db8:	4b19      	ldr	r3, [pc, #100]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8003dba:	617b      	str	r3, [r7, #20]
      break;
 8003dbc:	e002      	b.n	8003dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	617b      	str	r3, [r7, #20]
      break;
 8003dc2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dc4:	4b13      	ldr	r3, [pc, #76]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	091b      	lsrs	r3, r3, #4
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	3301      	adds	r3, #1
 8003dd0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003dd2:	4b10      	ldr	r3, [pc, #64]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	0a1b      	lsrs	r3, r3, #8
 8003dd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	fb03 f202 	mul.w	r2, r3, r2
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003dea:	4b0a      	ldr	r3, [pc, #40]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	0e5b      	lsrs	r3, r3, #25
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	3301      	adds	r3, #1
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e02:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e04:	69bb      	ldr	r3, [r7, #24]
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3724      	adds	r7, #36	; 0x24
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	40021000 	.word	0x40021000
 8003e18:	08008750 	.word	0x08008750
 8003e1c:	00f42400 	.word	0x00f42400
 8003e20:	007a1200 	.word	0x007a1200

08003e24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e28:	4b03      	ldr	r3, [pc, #12]	; (8003e38 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	20000040 	.word	0x20000040

08003e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e40:	f7ff fff0 	bl	8003e24 <HAL_RCC_GetHCLKFreq>
 8003e44:	4602      	mov	r2, r0
 8003e46:	4b06      	ldr	r3, [pc, #24]	; (8003e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	0a1b      	lsrs	r3, r3, #8
 8003e4c:	f003 0307 	and.w	r3, r3, #7
 8003e50:	4904      	ldr	r1, [pc, #16]	; (8003e64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e52:	5ccb      	ldrb	r3, [r1, r3]
 8003e54:	f003 031f 	and.w	r3, r3, #31
 8003e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40021000 	.word	0x40021000
 8003e64:	08008748 	.word	0x08008748

08003e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e6c:	f7ff ffda 	bl	8003e24 <HAL_RCC_GetHCLKFreq>
 8003e70:	4602      	mov	r2, r0
 8003e72:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	0adb      	lsrs	r3, r3, #11
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	4904      	ldr	r1, [pc, #16]	; (8003e90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e7e:	5ccb      	ldrb	r3, [r1, r3]
 8003e80:	f003 031f 	and.w	r3, r3, #31
 8003e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	08008748 	.word	0x08008748

08003e94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b086      	sub	sp, #24
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ea0:	4b2a      	ldr	r3, [pc, #168]	; (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003eac:	f7ff f9b6 	bl	800321c <HAL_PWREx_GetVoltageRange>
 8003eb0:	6178      	str	r0, [r7, #20]
 8003eb2:	e014      	b.n	8003ede <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003eb4:	4b25      	ldr	r3, [pc, #148]	; (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb8:	4a24      	ldr	r2, [pc, #144]	; (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ebe:	6593      	str	r3, [r2, #88]	; 0x58
 8003ec0:	4b22      	ldr	r3, [pc, #136]	; (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ecc:	f7ff f9a6 	bl	800321c <HAL_PWREx_GetVoltageRange>
 8003ed0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ed2:	4b1e      	ldr	r3, [pc, #120]	; (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed6:	4a1d      	ldr	r2, [pc, #116]	; (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003edc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ee4:	d10b      	bne.n	8003efe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b80      	cmp	r3, #128	; 0x80
 8003eea:	d919      	bls.n	8003f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2ba0      	cmp	r3, #160	; 0xa0
 8003ef0:	d902      	bls.n	8003ef8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	613b      	str	r3, [r7, #16]
 8003ef6:	e013      	b.n	8003f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ef8:	2301      	movs	r3, #1
 8003efa:	613b      	str	r3, [r7, #16]
 8003efc:	e010      	b.n	8003f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2b80      	cmp	r3, #128	; 0x80
 8003f02:	d902      	bls.n	8003f0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f04:	2303      	movs	r3, #3
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	e00a      	b.n	8003f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b80      	cmp	r3, #128	; 0x80
 8003f0e:	d102      	bne.n	8003f16 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f10:	2302      	movs	r3, #2
 8003f12:	613b      	str	r3, [r7, #16]
 8003f14:	e004      	b.n	8003f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b70      	cmp	r3, #112	; 0x70
 8003f1a:	d101      	bne.n	8003f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f20:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f023 0207 	bic.w	r2, r3, #7
 8003f28:	4909      	ldr	r1, [pc, #36]	; (8003f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f30:	4b07      	ldr	r3, [pc, #28]	; (8003f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d001      	beq.n	8003f42 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e000      	b.n	8003f44 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3718      	adds	r7, #24
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	40022000 	.word	0x40022000

08003f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f60:	2300      	movs	r3, #0
 8003f62:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d031      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f74:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003f78:	d01a      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003f7a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003f7e:	d814      	bhi.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d009      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003f88:	d10f      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003f8a:	4b5d      	ldr	r3, [pc, #372]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	4a5c      	ldr	r2, [pc, #368]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f94:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f96:	e00c      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 f9de 	bl	8004360 <RCCEx_PLLSAI1_Config>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fa8:	e003      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	74fb      	strb	r3, [r7, #19]
      break;
 8003fae:	e000      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003fb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fb2:	7cfb      	ldrb	r3, [r7, #19]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d10b      	bne.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fb8:	4b51      	ldr	r3, [pc, #324]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fbe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fc6:	494e      	ldr	r1, [pc, #312]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003fce:	e001      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd0:	7cfb      	ldrb	r3, [r7, #19]
 8003fd2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 809e 	beq.w	800411e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fe6:	4b46      	ldr	r3, [pc, #280]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e000      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d00d      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ffc:	4b40      	ldr	r3, [pc, #256]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004000:	4a3f      	ldr	r2, [pc, #252]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004006:	6593      	str	r3, [r2, #88]	; 0x58
 8004008:	4b3d      	ldr	r3, [pc, #244]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800400a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800400c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004010:	60bb      	str	r3, [r7, #8]
 8004012:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004014:	2301      	movs	r3, #1
 8004016:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004018:	4b3a      	ldr	r3, [pc, #232]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a39      	ldr	r2, [pc, #228]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800401e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004022:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004024:	f7fd fc3e 	bl	80018a4 <HAL_GetTick>
 8004028:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800402a:	e009      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800402c:	f7fd fc3a 	bl	80018a4 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d902      	bls.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	74fb      	strb	r3, [r7, #19]
        break;
 800403e:	e005      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004040:	4b30      	ldr	r3, [pc, #192]	; (8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0ef      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800404c:	7cfb      	ldrb	r3, [r7, #19]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d15a      	bne.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004052:	4b2b      	ldr	r3, [pc, #172]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004058:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800405c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d01e      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	429a      	cmp	r2, r3
 800406c:	d019      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800406e:	4b24      	ldr	r3, [pc, #144]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004074:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004078:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800407a:	4b21      	ldr	r3, [pc, #132]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800407c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004080:	4a1f      	ldr	r2, [pc, #124]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004082:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004086:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800408a:	4b1d      	ldr	r3, [pc, #116]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800408c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004090:	4a1b      	ldr	r2, [pc, #108]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004096:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800409a:	4a19      	ldr	r2, [pc, #100]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f003 0301 	and.w	r3, r3, #1
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d016      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ac:	f7fd fbfa 	bl	80018a4 <HAL_GetTick>
 80040b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040b2:	e00b      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040b4:	f7fd fbf6 	bl	80018a4 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	f241 3288 	movw	r2, #5000	; 0x1388
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d902      	bls.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	74fb      	strb	r3, [r7, #19]
            break;
 80040ca:	e006      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040cc:	4b0c      	ldr	r3, [pc, #48]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0ec      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80040da:	7cfb      	ldrb	r3, [r7, #19]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10b      	bne.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040e0:	4b07      	ldr	r3, [pc, #28]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ee:	4904      	ldr	r1, [pc, #16]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80040f6:	e009      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040f8:	7cfb      	ldrb	r3, [r7, #19]
 80040fa:	74bb      	strb	r3, [r7, #18]
 80040fc:	e006      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80040fe:	bf00      	nop
 8004100:	40021000 	.word	0x40021000
 8004104:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004108:	7cfb      	ldrb	r3, [r7, #19]
 800410a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800410c:	7c7b      	ldrb	r3, [r7, #17]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d105      	bne.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004112:	4b8a      	ldr	r3, [pc, #552]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004116:	4a89      	ldr	r2, [pc, #548]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004118:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800411c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00a      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800412a:	4b84      	ldr	r3, [pc, #528]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800412c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004130:	f023 0203 	bic.w	r2, r3, #3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	4980      	ldr	r1, [pc, #512]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800413a:	4313      	orrs	r3, r2
 800413c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800414c:	4b7b      	ldr	r3, [pc, #492]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800414e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004152:	f023 020c 	bic.w	r2, r3, #12
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415a:	4978      	ldr	r1, [pc, #480]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0320 	and.w	r3, r3, #32
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00a      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800416e:	4b73      	ldr	r3, [pc, #460]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004174:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417c:	496f      	ldr	r1, [pc, #444]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800417e:	4313      	orrs	r3, r2
 8004180:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00a      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004190:	4b6a      	ldr	r3, [pc, #424]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004196:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419e:	4967      	ldr	r1, [pc, #412]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00a      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041b2:	4b62      	ldr	r3, [pc, #392]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c0:	495e      	ldr	r1, [pc, #376]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00a      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041d4:	4b59      	ldr	r3, [pc, #356]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041da:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e2:	4956      	ldr	r1, [pc, #344]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00a      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041f6:	4b51      	ldr	r3, [pc, #324]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004204:	494d      	ldr	r1, [pc, #308]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004206:	4313      	orrs	r3, r2
 8004208:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d028      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004218:	4b48      	ldr	r3, [pc, #288]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800421a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	4945      	ldr	r1, [pc, #276]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004228:	4313      	orrs	r3, r2
 800422a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004236:	d106      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004238:	4b40      	ldr	r3, [pc, #256]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	4a3f      	ldr	r2, [pc, #252]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800423e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004242:	60d3      	str	r3, [r2, #12]
 8004244:	e011      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800424e:	d10c      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	3304      	adds	r3, #4
 8004254:	2101      	movs	r1, #1
 8004256:	4618      	mov	r0, r3
 8004258:	f000 f882 	bl	8004360 <RCCEx_PLLSAI1_Config>
 800425c:	4603      	mov	r3, r0
 800425e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004260:	7cfb      	ldrb	r3, [r7, #19]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004266:	7cfb      	ldrb	r3, [r7, #19]
 8004268:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d028      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004276:	4b31      	ldr	r3, [pc, #196]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800427c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004284:	492d      	ldr	r1, [pc, #180]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004290:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004294:	d106      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004296:	4b29      	ldr	r3, [pc, #164]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	4a28      	ldr	r2, [pc, #160]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800429c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042a0:	60d3      	str	r3, [r2, #12]
 80042a2:	e011      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042ac:	d10c      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	3304      	adds	r3, #4
 80042b2:	2101      	movs	r1, #1
 80042b4:	4618      	mov	r0, r3
 80042b6:	f000 f853 	bl	8004360 <RCCEx_PLLSAI1_Config>
 80042ba:	4603      	mov	r3, r0
 80042bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042be:	7cfb      	ldrb	r3, [r7, #19]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80042c4:	7cfb      	ldrb	r3, [r7, #19]
 80042c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d01c      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042d4:	4b19      	ldr	r3, [pc, #100]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80042d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e2:	4916      	ldr	r1, [pc, #88]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042f2:	d10c      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3304      	adds	r3, #4
 80042f8:	2102      	movs	r1, #2
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 f830 	bl	8004360 <RCCEx_PLLSAI1_Config>
 8004300:	4603      	mov	r3, r0
 8004302:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800430a:	7cfb      	ldrb	r3, [r7, #19]
 800430c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00a      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800431a:	4b08      	ldr	r3, [pc, #32]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800431c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004320:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004328:	4904      	ldr	r1, [pc, #16]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800432a:	4313      	orrs	r3, r2
 800432c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004330:	7cbb      	ldrb	r3, [r7, #18]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3718      	adds	r7, #24
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40021000 	.word	0x40021000

08004340 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004340:	b480      	push	{r7}
 8004342:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004344:	4b05      	ldr	r3, [pc, #20]	; (800435c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a04      	ldr	r2, [pc, #16]	; (800435c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800434a:	f043 0304 	orr.w	r3, r3, #4
 800434e:	6013      	str	r3, [r2, #0]
}
 8004350:	bf00      	nop
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40021000 	.word	0x40021000

08004360 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800436e:	4b74      	ldr	r3, [pc, #464]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f003 0303 	and.w	r3, r3, #3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d018      	beq.n	80043ac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800437a:	4b71      	ldr	r3, [pc, #452]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f003 0203 	and.w	r2, r3, #3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	429a      	cmp	r2, r3
 8004388:	d10d      	bne.n	80043a6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
       ||
 800438e:	2b00      	cmp	r3, #0
 8004390:	d009      	beq.n	80043a6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004392:	4b6b      	ldr	r3, [pc, #428]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	091b      	lsrs	r3, r3, #4
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	1c5a      	adds	r2, r3, #1
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
       ||
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d047      	beq.n	8004436 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
 80043aa:	e044      	b.n	8004436 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b03      	cmp	r3, #3
 80043b2:	d018      	beq.n	80043e6 <RCCEx_PLLSAI1_Config+0x86>
 80043b4:	2b03      	cmp	r3, #3
 80043b6:	d825      	bhi.n	8004404 <RCCEx_PLLSAI1_Config+0xa4>
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d002      	beq.n	80043c2 <RCCEx_PLLSAI1_Config+0x62>
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d009      	beq.n	80043d4 <RCCEx_PLLSAI1_Config+0x74>
 80043c0:	e020      	b.n	8004404 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043c2:	4b5f      	ldr	r3, [pc, #380]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d11d      	bne.n	800440a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043d2:	e01a      	b.n	800440a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043d4:	4b5a      	ldr	r3, [pc, #360]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d116      	bne.n	800440e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043e4:	e013      	b.n	800440e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043e6:	4b56      	ldr	r3, [pc, #344]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10f      	bne.n	8004412 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043f2:	4b53      	ldr	r3, [pc, #332]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d109      	bne.n	8004412 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004402:	e006      	b.n	8004412 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	73fb      	strb	r3, [r7, #15]
      break;
 8004408:	e004      	b.n	8004414 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800440a:	bf00      	nop
 800440c:	e002      	b.n	8004414 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800440e:	bf00      	nop
 8004410:	e000      	b.n	8004414 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004412:	bf00      	nop
    }

    if(status == HAL_OK)
 8004414:	7bfb      	ldrb	r3, [r7, #15]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10d      	bne.n	8004436 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800441a:	4b49      	ldr	r3, [pc, #292]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6819      	ldr	r1, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	3b01      	subs	r3, #1
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	430b      	orrs	r3, r1
 8004430:	4943      	ldr	r1, [pc, #268]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004432:	4313      	orrs	r3, r2
 8004434:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004436:	7bfb      	ldrb	r3, [r7, #15]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d17c      	bne.n	8004536 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800443c:	4b40      	ldr	r3, [pc, #256]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a3f      	ldr	r2, [pc, #252]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004442:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004446:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004448:	f7fd fa2c 	bl	80018a4 <HAL_GetTick>
 800444c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800444e:	e009      	b.n	8004464 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004450:	f7fd fa28 	bl	80018a4 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b02      	cmp	r3, #2
 800445c:	d902      	bls.n	8004464 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	73fb      	strb	r3, [r7, #15]
        break;
 8004462:	e005      	b.n	8004470 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004464:	4b36      	ldr	r3, [pc, #216]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1ef      	bne.n	8004450 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004470:	7bfb      	ldrb	r3, [r7, #15]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d15f      	bne.n	8004536 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d110      	bne.n	800449e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800447c:	4b30      	ldr	r3, [pc, #192]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004484:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6892      	ldr	r2, [r2, #8]
 800448c:	0211      	lsls	r1, r2, #8
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	68d2      	ldr	r2, [r2, #12]
 8004492:	06d2      	lsls	r2, r2, #27
 8004494:	430a      	orrs	r2, r1
 8004496:	492a      	ldr	r1, [pc, #168]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004498:	4313      	orrs	r3, r2
 800449a:	610b      	str	r3, [r1, #16]
 800449c:	e027      	b.n	80044ee <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d112      	bne.n	80044ca <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044a4:	4b26      	ldr	r3, [pc, #152]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80044ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	6892      	ldr	r2, [r2, #8]
 80044b4:	0211      	lsls	r1, r2, #8
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6912      	ldr	r2, [r2, #16]
 80044ba:	0852      	lsrs	r2, r2, #1
 80044bc:	3a01      	subs	r2, #1
 80044be:	0552      	lsls	r2, r2, #21
 80044c0:	430a      	orrs	r2, r1
 80044c2:	491f      	ldr	r1, [pc, #124]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	610b      	str	r3, [r1, #16]
 80044c8:	e011      	b.n	80044ee <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044ca:	4b1d      	ldr	r3, [pc, #116]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80044d2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	6892      	ldr	r2, [r2, #8]
 80044da:	0211      	lsls	r1, r2, #8
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6952      	ldr	r2, [r2, #20]
 80044e0:	0852      	lsrs	r2, r2, #1
 80044e2:	3a01      	subs	r2, #1
 80044e4:	0652      	lsls	r2, r2, #25
 80044e6:	430a      	orrs	r2, r1
 80044e8:	4915      	ldr	r1, [pc, #84]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044ee:	4b14      	ldr	r3, [pc, #80]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a13      	ldr	r2, [pc, #76]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80044f8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044fa:	f7fd f9d3 	bl	80018a4 <HAL_GetTick>
 80044fe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004500:	e009      	b.n	8004516 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004502:	f7fd f9cf 	bl	80018a4 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d902      	bls.n	8004516 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	73fb      	strb	r3, [r7, #15]
          break;
 8004514:	e005      	b.n	8004522 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004516:	4b0a      	ldr	r3, [pc, #40]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d0ef      	beq.n	8004502 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004522:	7bfb      	ldrb	r3, [r7, #15]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d106      	bne.n	8004536 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004528:	4b05      	ldr	r3, [pc, #20]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 800452a:	691a      	ldr	r2, [r3, #16]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	4903      	ldr	r1, [pc, #12]	; (8004540 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004532:	4313      	orrs	r3, r2
 8004534:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004536:	7bfb      	ldrb	r3, [r7, #15]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40021000 	.word	0x40021000

08004544 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d079      	beq.n	800464a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d106      	bne.n	8004570 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fc ff3a 	bl	80013e4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2202      	movs	r2, #2
 8004574:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	f003 0310 	and.w	r3, r3, #16
 8004582:	2b10      	cmp	r3, #16
 8004584:	d058      	beq.n	8004638 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	22ca      	movs	r2, #202	; 0xca
 800458c:	625a      	str	r2, [r3, #36]	; 0x24
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2253      	movs	r2, #83	; 0x53
 8004594:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fbda 	bl	8004d50 <RTC_EnterInitMode>
 800459c:	4603      	mov	r3, r0
 800459e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80045a0:	7bfb      	ldrb	r3, [r7, #15]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d127      	bne.n	80045f6 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6812      	ldr	r2, [r2, #0]
 80045b0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80045b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045b8:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6899      	ldr	r1, [r3, #8]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	68d2      	ldr	r2, [r2, #12]
 80045e0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6919      	ldr	r1, [r3, #16]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	041a      	lsls	r2, r3, #16
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fbde 	bl	8004db8 <RTC_ExitInitMode>
 80045fc:	4603      	mov	r3, r0
 80045fe:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d113      	bne.n	800462e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0203 	bic.w	r2, r2, #3
 8004614:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	69da      	ldr	r2, [r3, #28]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	431a      	orrs	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	22ff      	movs	r2, #255	; 0xff
 8004634:	625a      	str	r2, [r3, #36]	; 0x24
 8004636:	e001      	b.n	800463c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800463c:	7bfb      	ldrb	r3, [r7, #15]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d103      	bne.n	800464a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 800464a:	7bfb      	ldrb	r3, [r7, #15]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004654:	b590      	push	{r4, r7, lr}
 8004656:	b087      	sub	sp, #28
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_RTC_SetTime+0x1a>
 800466a:	2302      	movs	r3, #2
 800466c:	e08b      	b.n	8004786 <HAL_RTC_SetTime+0x132>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2202      	movs	r2, #2
 800467a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	22ca      	movs	r2, #202	; 0xca
 8004684:	625a      	str	r2, [r3, #36]	; 0x24
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2253      	movs	r2, #83	; 0x53
 800468c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f000 fb5e 	bl	8004d50 <RTC_EnterInitMode>
 8004694:	4603      	mov	r3, r0
 8004696:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004698:	7cfb      	ldrb	r3, [r7, #19]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d163      	bne.n	8004766 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d126      	bne.n	80046f2 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d102      	bne.n	80046b8 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2200      	movs	r2, #0
 80046b6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 fbb9 	bl	8004e34 <RTC_ByteToBcd2>
 80046c2:	4603      	mov	r3, r0
 80046c4:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	785b      	ldrb	r3, [r3, #1]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 fbb2 	bl	8004e34 <RTC_ByteToBcd2>
 80046d0:	4603      	mov	r3, r0
 80046d2:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80046d4:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	789b      	ldrb	r3, [r3, #2]
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 fbaa 	bl	8004e34 <RTC_ByteToBcd2>
 80046e0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80046e2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	78db      	ldrb	r3, [r3, #3]
 80046ea:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80046ec:	4313      	orrs	r3, r2
 80046ee:	617b      	str	r3, [r7, #20]
 80046f0:	e018      	b.n	8004724 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d102      	bne.n	8004706 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2200      	movs	r2, #0
 8004704:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	785b      	ldrb	r3, [r3, #1]
 8004710:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004712:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004718:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	78db      	ldrb	r3, [r3, #3]
 800471e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004720:	4313      	orrs	r3, r2
 8004722:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800472e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004732:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689a      	ldr	r2, [r3, #8]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004742:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6899      	ldr	r1, [r3, #8]
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	431a      	orrs	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	430a      	orrs	r2, r1
 800475a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 fb2b 	bl	8004db8 <RTC_ExitInitMode>
 8004762:	4603      	mov	r3, r0
 8004764:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	22ff      	movs	r2, #255	; 0xff
 800476c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800476e:	7cfb      	ldrb	r3, [r7, #19]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d103      	bne.n	800477c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004784:	7cfb      	ldrb	r3, [r7, #19]
}
 8004786:	4618      	mov	r0, r3
 8004788:	371c      	adds	r7, #28
 800478a:	46bd      	mov	sp, r7
 800478c:	bd90      	pop	{r4, r7, pc}

0800478e <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b086      	sub	sp, #24
 8004792:	af00      	add	r7, sp, #0
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80047bc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80047c0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	0c1b      	lsrs	r3, r3, #16
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047cc:	b2da      	uxtb	r2, r3
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	0a1b      	lsrs	r3, r3, #8
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047ea:	b2da      	uxtb	r2, r3
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	0d9b      	lsrs	r3, r3, #22
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d11a      	bne.n	800483c <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f000 fb32 	bl	8004e74 <RTC_Bcd2ToByte>
 8004810:	4603      	mov	r3, r0
 8004812:	461a      	mov	r2, r3
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	785b      	ldrb	r3, [r3, #1]
 800481c:	4618      	mov	r0, r3
 800481e:	f000 fb29 	bl	8004e74 <RTC_Bcd2ToByte>
 8004822:	4603      	mov	r3, r0
 8004824:	461a      	mov	r2, r3
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	789b      	ldrb	r3, [r3, #2]
 800482e:	4618      	mov	r0, r3
 8004830:	f000 fb20 	bl	8004e74 <RTC_Bcd2ToByte>
 8004834:	4603      	mov	r3, r0
 8004836:	461a      	mov	r2, r3
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3718      	adds	r7, #24
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004846:	b590      	push	{r4, r7, lr}
 8004848:	b087      	sub	sp, #28
 800484a:	af00      	add	r7, sp, #0
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	60b9      	str	r1, [r7, #8]
 8004850:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d101      	bne.n	8004860 <HAL_RTC_SetDate+0x1a>
 800485c:	2302      	movs	r3, #2
 800485e:	e075      	b.n	800494c <HAL_RTC_SetDate+0x106>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2202      	movs	r2, #2
 800486c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10e      	bne.n	8004894 <HAL_RTC_SetDate+0x4e>
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	785b      	ldrb	r3, [r3, #1]
 800487a:	f003 0310 	and.w	r3, r3, #16
 800487e:	2b00      	cmp	r3, #0
 8004880:	d008      	beq.n	8004894 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	785b      	ldrb	r3, [r3, #1]
 8004886:	f023 0310 	bic.w	r3, r3, #16
 800488a:	b2db      	uxtb	r3, r3
 800488c:	330a      	adds	r3, #10
 800488e:	b2da      	uxtb	r2, r3
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d11c      	bne.n	80048d4 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	78db      	ldrb	r3, [r3, #3]
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 fac8 	bl	8004e34 <RTC_ByteToBcd2>
 80048a4:	4603      	mov	r3, r0
 80048a6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	785b      	ldrb	r3, [r3, #1]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 fac1 	bl	8004e34 <RTC_ByteToBcd2>
 80048b2:	4603      	mov	r3, r0
 80048b4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80048b6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	789b      	ldrb	r3, [r3, #2]
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 fab9 	bl	8004e34 <RTC_ByteToBcd2>
 80048c2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80048c4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80048ce:	4313      	orrs	r3, r2
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	e00e      	b.n	80048f2 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	78db      	ldrb	r3, [r3, #3]
 80048d8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	785b      	ldrb	r3, [r3, #1]
 80048de:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80048e0:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80048e6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80048ee:	4313      	orrs	r3, r2
 80048f0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	22ca      	movs	r2, #202	; 0xca
 80048f8:	625a      	str	r2, [r3, #36]	; 0x24
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2253      	movs	r2, #83	; 0x53
 8004900:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 fa24 	bl	8004d50 <RTC_EnterInitMode>
 8004908:	4603      	mov	r3, r0
 800490a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800490c:	7cfb      	ldrb	r3, [r7, #19]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d10c      	bne.n	800492c <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800491c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004920:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fa48 	bl	8004db8 <RTC_ExitInitMode>
 8004928:	4603      	mov	r3, r0
 800492a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	22ff      	movs	r2, #255	; 0xff
 8004932:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004934:	7cfb      	ldrb	r3, [r7, #19]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d103      	bne.n	8004942 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800494a:	7cfb      	ldrb	r3, [r7, #19]
}
 800494c:	4618      	mov	r0, r3
 800494e:	371c      	adds	r7, #28
 8004950:	46bd      	mov	sp, r7
 8004952:	bd90      	pop	{r4, r7, pc}

08004954 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800496a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800496e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	0c1b      	lsrs	r3, r3, #16
 8004974:	b2da      	uxtb	r2, r3
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	0a1b      	lsrs	r3, r3, #8
 800497e:	b2db      	uxtb	r3, r3
 8004980:	f003 031f 	and.w	r3, r3, #31
 8004984:	b2da      	uxtb	r2, r3
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	b2db      	uxtb	r3, r3
 800498e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004992:	b2da      	uxtb	r2, r3
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	0b5b      	lsrs	r3, r3, #13
 800499c:	b2db      	uxtb	r3, r3
 800499e:	f003 0307 	and.w	r3, r3, #7
 80049a2:	b2da      	uxtb	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d11a      	bne.n	80049e4 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	78db      	ldrb	r3, [r3, #3]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 fa5e 	bl	8004e74 <RTC_Bcd2ToByte>
 80049b8:	4603      	mov	r3, r0
 80049ba:	461a      	mov	r2, r3
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	785b      	ldrb	r3, [r3, #1]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 fa55 	bl	8004e74 <RTC_Bcd2ToByte>
 80049ca:	4603      	mov	r3, r0
 80049cc:	461a      	mov	r2, r3
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	789b      	ldrb	r3, [r3, #2]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 fa4c 	bl	8004e74 <RTC_Bcd2ToByte>
 80049dc:	4603      	mov	r3, r0
 80049de:	461a      	mov	r2, r3
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80049f0:	b590      	push	{r4, r7, lr}
 80049f2:	b089      	sub	sp, #36	; 0x24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d101      	bne.n	8004a0a <HAL_RTC_SetAlarm_IT+0x1a>
 8004a06:	2302      	movs	r3, #2
 8004a08:	e127      	b.n	8004c5a <HAL_RTC_SetAlarm_IT+0x26a>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2202      	movs	r2, #2
 8004a16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if (Format == RTC_FORMAT_BIN)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d137      	bne.n	8004a90 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d102      	bne.n	8004a34 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	2200      	movs	r2, #0
 8004a32:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 f9fb 	bl	8004e34 <RTC_ByteToBcd2>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	785b      	ldrb	r3, [r3, #1]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f9f4 	bl	8004e34 <RTC_ByteToBcd2>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004a50:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	789b      	ldrb	r3, [r3, #2]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 f9ec 	bl	8004e34 <RTC_ByteToBcd2>
 8004a5c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004a5e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	78db      	ldrb	r3, [r3, #3]
 8004a66:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004a68:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 f9de 	bl	8004e34 <RTC_ByteToBcd2>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004a7c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004a84:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	61fb      	str	r3, [r7, #28]
 8004a8e:	e023      	b.n	8004ad8 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d102      	bne.n	8004aa4 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	785b      	ldrb	r3, [r3, #1]
 8004aae:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004ab0:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004ab6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	78db      	ldrb	r3, [r3, #3]
 8004abc:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004abe:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ac6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004ac8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004ace:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	22ca      	movs	r2, #202	; 0xca
 8004aea:	625a      	str	r2, [r3, #36]	; 0x24
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2253      	movs	r2, #83	; 0x53
 8004af2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004afc:	d14a      	bne.n	8004b94 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b0c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	b2da      	uxtb	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8004b1e:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8004b20:	f7fc fec0 	bl	80018a4 <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004b26:	e015      	b.n	8004b54 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004b28:	f7fc febc 	bl	80018a4 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b36:	d90d      	bls.n	8004b54 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	22ff      	movs	r2, #255	; 0xff
 8004b3e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2203      	movs	r2, #3
 8004b44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e082      	b.n	8004c5a <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0e2      	beq.n	8004b28 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69fa      	ldr	r2, [r7, #28]
 8004b68:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69ba      	ldr	r2, [r7, #24]
 8004b70:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689a      	ldr	r2, [r3, #8]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b80:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b90:	609a      	str	r2, [r3, #8]
 8004b92:	e049      	b.n	8004c28 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689a      	ldr	r2, [r3, #8]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004ba2:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004bb4:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8004bb6:	f7fc fe75 	bl	80018a4 <HAL_GetTick>
 8004bba:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004bbc:	e015      	b.n	8004bea <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004bbe:	f7fc fe71 	bl	80018a4 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bcc:	d90d      	bls.n	8004bea <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	22ff      	movs	r2, #255	; 0xff
 8004bd4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2203      	movs	r2, #3
 8004bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e037      	b.n	8004c5a <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0e2      	beq.n	8004bbe <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	69fa      	ldr	r2, [r7, #28]
 8004bfe:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c16:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c26:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004c28:	4b0e      	ldr	r3, [pc, #56]	; (8004c64 <HAL_RTC_SetAlarm_IT+0x274>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a0d      	ldr	r2, [pc, #52]	; (8004c64 <HAL_RTC_SetAlarm_IT+0x274>)
 8004c2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c32:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004c34:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <HAL_RTC_SetAlarm_IT+0x274>)
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	4a0a      	ldr	r2, [pc, #40]	; (8004c64 <HAL_RTC_SetAlarm_IT+0x274>)
 8004c3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c3e:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	22ff      	movs	r2, #255	; 0xff
 8004c46:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3724      	adds	r7, #36	; 0x24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd90      	pop	{r4, r7, pc}
 8004c62:	bf00      	nop
 8004c64:	40010400 	.word	0x40010400

08004c68 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004c70:	4b1f      	ldr	r3, [pc, #124]	; (8004cf0 <HAL_RTC_AlarmIRQHandler+0x88>)
 8004c72:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004c76:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d012      	beq.n	8004cac <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00b      	beq.n	8004cac <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8004ca4:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f824 	bl	8004cf4 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d012      	beq.n	8004ce0 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00b      	beq.n	8004ce0 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f462 7220 	orn	r2, r2, #640	; 0x280
 8004cd8:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f8e4 	bl	8004ea8 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8004ce8:	bf00      	nop
 8004cea:	3708      	adds	r7, #8
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	40010400 	.word	0x40010400

08004cf4 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a0d      	ldr	r2, [pc, #52]	; (8004d4c <HAL_RTC_WaitForSynchro+0x44>)
 8004d16:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004d18:	f7fc fdc4 	bl	80018a4 <HAL_GetTick>
 8004d1c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004d1e:	e009      	b.n	8004d34 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004d20:	f7fc fdc0 	bl	80018a4 <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d2e:	d901      	bls.n	8004d34 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e007      	b.n	8004d44 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0ee      	beq.n	8004d20 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3710      	adds	r7, #16
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	0003ff5f 	.word	0x0003ff5f

08004d50 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d120      	bne.n	8004dac <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d72:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004d74:	f7fc fd96 	bl	80018a4 <HAL_GetTick>
 8004d78:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004d7a:	e00d      	b.n	8004d98 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004d7c:	f7fc fd92 	bl	80018a4 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d8a:	d905      	bls.n	8004d98 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2203      	movs	r2, #3
 8004d94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d102      	bne.n	8004dac <RTC_EnterInitMode+0x5c>
 8004da6:	7bfb      	ldrb	r3, [r7, #15]
 8004da8:	2b03      	cmp	r3, #3
 8004daa:	d1e7      	bne.n	8004d7c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004dc4:	4b1a      	ldr	r3, [pc, #104]	; (8004e30 <RTC_ExitInitMode+0x78>)
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	4a19      	ldr	r2, [pc, #100]	; (8004e30 <RTC_ExitInitMode+0x78>)
 8004dca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dce:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004dd0:	4b17      	ldr	r3, [pc, #92]	; (8004e30 <RTC_ExitInitMode+0x78>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f003 0320 	and.w	r3, r3, #32
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10c      	bne.n	8004df6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f7ff ff93 	bl	8004d08 <HAL_RTC_WaitForSynchro>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d01e      	beq.n	8004e26 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2203      	movs	r2, #3
 8004dec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	73fb      	strb	r3, [r7, #15]
 8004df4:	e017      	b.n	8004e26 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004df6:	4b0e      	ldr	r3, [pc, #56]	; (8004e30 <RTC_ExitInitMode+0x78>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	4a0d      	ldr	r2, [pc, #52]	; (8004e30 <RTC_ExitInitMode+0x78>)
 8004dfc:	f023 0320 	bic.w	r3, r3, #32
 8004e00:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7ff ff80 	bl	8004d08 <HAL_RTC_WaitForSynchro>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2203      	movs	r2, #3
 8004e12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004e1a:	4b05      	ldr	r3, [pc, #20]	; (8004e30 <RTC_ExitInitMode+0x78>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	4a04      	ldr	r2, [pc, #16]	; (8004e30 <RTC_ExitInitMode+0x78>)
 8004e20:	f043 0320 	orr.w	r3, r3, #32
 8004e24:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40002800 	.word	0x40002800

08004e34 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8004e42:	79fb      	ldrb	r3, [r7, #7]
 8004e44:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8004e46:	e005      	b.n	8004e54 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8004e4e:	7afb      	ldrb	r3, [r7, #11]
 8004e50:	3b0a      	subs	r3, #10
 8004e52:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8004e54:	7afb      	ldrb	r3, [r7, #11]
 8004e56:	2b09      	cmp	r3, #9
 8004e58:	d8f6      	bhi.n	8004e48 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	011b      	lsls	r3, r3, #4
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	7afb      	ldrb	r3, [r7, #11]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	b2db      	uxtb	r3, r3
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3714      	adds	r7, #20
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8004e7e:	79fb      	ldrb	r3, [r7, #7]
 8004e80:	091b      	lsrs	r3, r3, #4
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	461a      	mov	r2, r3
 8004e86:	0092      	lsls	r2, r2, #2
 8004e88:	4413      	add	r3, r2
 8004e8a:	005b      	lsls	r3, r3, #1
 8004e8c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8004e8e:	79fb      	ldrb	r3, [r7, #7]
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	b2da      	uxtb	r2, r3
 8004e96:	7bfb      	ldrb	r3, [r7, #15]
 8004e98:	4413      	add	r3, r2
 8004e9a:	b2db      	uxtb	r3, r3
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3714      	adds	r7, #20
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e049      	b.n	8004f62 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7fc fab6 	bl	8001454 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4610      	mov	r0, r2
 8004efc:	f000 fdd0 	bl	8005aa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3708      	adds	r7, #8
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f76:	2300      	movs	r3, #0
 8004f78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d104      	bne.n	8004f8a <HAL_TIM_IC_Start_IT+0x1e>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	e023      	b.n	8004fd2 <HAL_TIM_IC_Start_IT+0x66>
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	2b04      	cmp	r3, #4
 8004f8e:	d104      	bne.n	8004f9a <HAL_TIM_IC_Start_IT+0x2e>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	e01b      	b.n	8004fd2 <HAL_TIM_IC_Start_IT+0x66>
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d104      	bne.n	8004faa <HAL_TIM_IC_Start_IT+0x3e>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	e013      	b.n	8004fd2 <HAL_TIM_IC_Start_IT+0x66>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b0c      	cmp	r3, #12
 8004fae:	d104      	bne.n	8004fba <HAL_TIM_IC_Start_IT+0x4e>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	e00b      	b.n	8004fd2 <HAL_TIM_IC_Start_IT+0x66>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	2b10      	cmp	r3, #16
 8004fbe:	d104      	bne.n	8004fca <HAL_TIM_IC_Start_IT+0x5e>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	e003      	b.n	8004fd2 <HAL_TIM_IC_Start_IT+0x66>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d104      	bne.n	8004fe4 <HAL_TIM_IC_Start_IT+0x78>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	e013      	b.n	800500c <HAL_TIM_IC_Start_IT+0xa0>
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d104      	bne.n	8004ff4 <HAL_TIM_IC_Start_IT+0x88>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	e00b      	b.n	800500c <HAL_TIM_IC_Start_IT+0xa0>
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	2b08      	cmp	r3, #8
 8004ff8:	d104      	bne.n	8005004 <HAL_TIM_IC_Start_IT+0x98>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005000:	b2db      	uxtb	r3, r3
 8005002:	e003      	b.n	800500c <HAL_TIM_IC_Start_IT+0xa0>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800500a:	b2db      	uxtb	r3, r3
 800500c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800500e:	7bbb      	ldrb	r3, [r7, #14]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d102      	bne.n	800501a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005014:	7b7b      	ldrb	r3, [r7, #13]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d001      	beq.n	800501e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e0c9      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d104      	bne.n	800502e <HAL_TIM_IC_Start_IT+0xc2>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800502c:	e023      	b.n	8005076 <HAL_TIM_IC_Start_IT+0x10a>
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b04      	cmp	r3, #4
 8005032:	d104      	bne.n	800503e <HAL_TIM_IC_Start_IT+0xd2>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800503c:	e01b      	b.n	8005076 <HAL_TIM_IC_Start_IT+0x10a>
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b08      	cmp	r3, #8
 8005042:	d104      	bne.n	800504e <HAL_TIM_IC_Start_IT+0xe2>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2202      	movs	r2, #2
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800504c:	e013      	b.n	8005076 <HAL_TIM_IC_Start_IT+0x10a>
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b0c      	cmp	r3, #12
 8005052:	d104      	bne.n	800505e <HAL_TIM_IC_Start_IT+0xf2>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800505c:	e00b      	b.n	8005076 <HAL_TIM_IC_Start_IT+0x10a>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b10      	cmp	r3, #16
 8005062:	d104      	bne.n	800506e <HAL_TIM_IC_Start_IT+0x102>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800506c:	e003      	b.n	8005076 <HAL_TIM_IC_Start_IT+0x10a>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2202      	movs	r2, #2
 8005072:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d104      	bne.n	8005086 <HAL_TIM_IC_Start_IT+0x11a>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2202      	movs	r2, #2
 8005080:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005084:	e013      	b.n	80050ae <HAL_TIM_IC_Start_IT+0x142>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b04      	cmp	r3, #4
 800508a:	d104      	bne.n	8005096 <HAL_TIM_IC_Start_IT+0x12a>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005094:	e00b      	b.n	80050ae <HAL_TIM_IC_Start_IT+0x142>
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b08      	cmp	r3, #8
 800509a:	d104      	bne.n	80050a6 <HAL_TIM_IC_Start_IT+0x13a>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050a4:	e003      	b.n	80050ae <HAL_TIM_IC_Start_IT+0x142>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2202      	movs	r2, #2
 80050aa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	2b0c      	cmp	r3, #12
 80050b2:	d841      	bhi.n	8005138 <HAL_TIM_IC_Start_IT+0x1cc>
 80050b4:	a201      	add	r2, pc, #4	; (adr r2, 80050bc <HAL_TIM_IC_Start_IT+0x150>)
 80050b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ba:	bf00      	nop
 80050bc:	080050f1 	.word	0x080050f1
 80050c0:	08005139 	.word	0x08005139
 80050c4:	08005139 	.word	0x08005139
 80050c8:	08005139 	.word	0x08005139
 80050cc:	08005103 	.word	0x08005103
 80050d0:	08005139 	.word	0x08005139
 80050d4:	08005139 	.word	0x08005139
 80050d8:	08005139 	.word	0x08005139
 80050dc:	08005115 	.word	0x08005115
 80050e0:	08005139 	.word	0x08005139
 80050e4:	08005139 	.word	0x08005139
 80050e8:	08005139 	.word	0x08005139
 80050ec:	08005127 	.word	0x08005127
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68da      	ldr	r2, [r3, #12]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0202 	orr.w	r2, r2, #2
 80050fe:	60da      	str	r2, [r3, #12]
      break;
 8005100:	e01d      	b.n	800513e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68da      	ldr	r2, [r3, #12]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f042 0204 	orr.w	r2, r2, #4
 8005110:	60da      	str	r2, [r3, #12]
      break;
 8005112:	e014      	b.n	800513e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68da      	ldr	r2, [r3, #12]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f042 0208 	orr.w	r2, r2, #8
 8005122:	60da      	str	r2, [r3, #12]
      break;
 8005124:	e00b      	b.n	800513e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68da      	ldr	r2, [r3, #12]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f042 0210 	orr.w	r2, r2, #16
 8005134:	60da      	str	r2, [r3, #12]
      break;
 8005136:	e002      	b.n	800513e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
      break;
 800513c:	bf00      	nop
  }

  if (status == HAL_OK)
 800513e:	7bfb      	ldrb	r3, [r7, #15]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d135      	bne.n	80051b0 <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2201      	movs	r2, #1
 800514a:	6839      	ldr	r1, [r7, #0]
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fe17 	bl	8005d80 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a19      	ldr	r2, [pc, #100]	; (80051bc <HAL_TIM_IC_Start_IT+0x250>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d009      	beq.n	8005170 <HAL_TIM_IC_Start_IT+0x204>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005164:	d004      	beq.n	8005170 <HAL_TIM_IC_Start_IT+0x204>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a15      	ldr	r2, [pc, #84]	; (80051c0 <HAL_TIM_IC_Start_IT+0x254>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d115      	bne.n	800519c <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689a      	ldr	r2, [r3, #8]
 8005176:	4b13      	ldr	r3, [pc, #76]	; (80051c4 <HAL_TIM_IC_Start_IT+0x258>)
 8005178:	4013      	ands	r3, r2
 800517a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b06      	cmp	r3, #6
 8005180:	d015      	beq.n	80051ae <HAL_TIM_IC_Start_IT+0x242>
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005188:	d011      	beq.n	80051ae <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f042 0201 	orr.w	r2, r2, #1
 8005198:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800519a:	e008      	b.n	80051ae <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0201 	orr.w	r2, r2, #1
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	e000      	b.n	80051b0 <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ae:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	40012c00 	.word	0x40012c00
 80051c0:	40014000 	.word	0x40014000
 80051c4:	00010007 	.word	0x00010007

080051c8 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
 80051d4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80051d6:	2300      	movs	r3, #0
 80051d8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d104      	bne.n	80051ea <HAL_TIM_IC_Start_DMA+0x22>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	e023      	b.n	8005232 <HAL_TIM_IC_Start_DMA+0x6a>
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b04      	cmp	r3, #4
 80051ee:	d104      	bne.n	80051fa <HAL_TIM_IC_Start_DMA+0x32>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	e01b      	b.n	8005232 <HAL_TIM_IC_Start_DMA+0x6a>
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d104      	bne.n	800520a <HAL_TIM_IC_Start_DMA+0x42>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005206:	b2db      	uxtb	r3, r3
 8005208:	e013      	b.n	8005232 <HAL_TIM_IC_Start_DMA+0x6a>
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	2b0c      	cmp	r3, #12
 800520e:	d104      	bne.n	800521a <HAL_TIM_IC_Start_DMA+0x52>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005216:	b2db      	uxtb	r3, r3
 8005218:	e00b      	b.n	8005232 <HAL_TIM_IC_Start_DMA+0x6a>
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	2b10      	cmp	r3, #16
 800521e:	d104      	bne.n	800522a <HAL_TIM_IC_Start_DMA+0x62>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005226:	b2db      	uxtb	r3, r3
 8005228:	e003      	b.n	8005232 <HAL_TIM_IC_Start_DMA+0x6a>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005230:	b2db      	uxtb	r3, r3
 8005232:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d104      	bne.n	8005244 <HAL_TIM_IC_Start_DMA+0x7c>
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005240:	b2db      	uxtb	r3, r3
 8005242:	e013      	b.n	800526c <HAL_TIM_IC_Start_DMA+0xa4>
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	2b04      	cmp	r3, #4
 8005248:	d104      	bne.n	8005254 <HAL_TIM_IC_Start_DMA+0x8c>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005250:	b2db      	uxtb	r3, r3
 8005252:	e00b      	b.n	800526c <HAL_TIM_IC_Start_DMA+0xa4>
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2b08      	cmp	r3, #8
 8005258:	d104      	bne.n	8005264 <HAL_TIM_IC_Start_DMA+0x9c>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005260:	b2db      	uxtb	r3, r3
 8005262:	e003      	b.n	800526c <HAL_TIM_IC_Start_DMA+0xa4>
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800526a:	b2db      	uxtb	r3, r3
 800526c:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800526e:	7dbb      	ldrb	r3, [r7, #22]
 8005270:	2b02      	cmp	r3, #2
 8005272:	d002      	beq.n	800527a <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8005274:	7d7b      	ldrb	r3, [r7, #21]
 8005276:	2b02      	cmp	r3, #2
 8005278:	d101      	bne.n	800527e <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 800527a:	2302      	movs	r3, #2
 800527c:	e143      	b.n	8005506 <HAL_TIM_IC_Start_DMA+0x33e>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800527e:	7dbb      	ldrb	r3, [r7, #22]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d153      	bne.n	800532c <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8005284:	7d7b      	ldrb	r3, [r7, #21]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d150      	bne.n	800532c <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d002      	beq.n	8005296 <HAL_TIM_IC_Start_DMA+0xce>
 8005290:	887b      	ldrh	r3, [r7, #2]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e135      	b.n	8005506 <HAL_TIM_IC_Start_DMA+0x33e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d104      	bne.n	80052aa <HAL_TIM_IC_Start_DMA+0xe2>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052a8:	e023      	b.n	80052f2 <HAL_TIM_IC_Start_DMA+0x12a>
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	d104      	bne.n	80052ba <HAL_TIM_IC_Start_DMA+0xf2>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052b8:	e01b      	b.n	80052f2 <HAL_TIM_IC_Start_DMA+0x12a>
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	2b08      	cmp	r3, #8
 80052be:	d104      	bne.n	80052ca <HAL_TIM_IC_Start_DMA+0x102>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052c8:	e013      	b.n	80052f2 <HAL_TIM_IC_Start_DMA+0x12a>
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	2b0c      	cmp	r3, #12
 80052ce:	d104      	bne.n	80052da <HAL_TIM_IC_Start_DMA+0x112>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80052d8:	e00b      	b.n	80052f2 <HAL_TIM_IC_Start_DMA+0x12a>
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	2b10      	cmp	r3, #16
 80052de:	d104      	bne.n	80052ea <HAL_TIM_IC_Start_DMA+0x122>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052e8:	e003      	b.n	80052f2 <HAL_TIM_IC_Start_DMA+0x12a>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2202      	movs	r2, #2
 80052ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d104      	bne.n	8005302 <HAL_TIM_IC_Start_DMA+0x13a>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) || (Length == 0U))
 8005300:	e016      	b.n	8005330 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2b04      	cmp	r3, #4
 8005306:	d104      	bne.n	8005312 <HAL_TIM_IC_Start_DMA+0x14a>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) || (Length == 0U))
 8005310:	e00e      	b.n	8005330 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2b08      	cmp	r3, #8
 8005316:	d104      	bne.n	8005322 <HAL_TIM_IC_Start_DMA+0x15a>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ((pData == NULL) || (Length == 0U))
 8005320:	e006      	b.n	8005330 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2202      	movs	r2, #2
 8005326:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ((pData == NULL) || (Length == 0U))
 800532a:	e001      	b.n	8005330 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e0ea      	b.n	8005506 <HAL_TIM_IC_Start_DMA+0x33e>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	2201      	movs	r2, #1
 8005336:	68b9      	ldr	r1, [r7, #8]
 8005338:	4618      	mov	r0, r3
 800533a:	f000 fd21 	bl	8005d80 <TIM_CCxChannelCmd>

  switch (Channel)
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b0c      	cmp	r3, #12
 8005342:	f200 80ad 	bhi.w	80054a0 <HAL_TIM_IC_Start_DMA+0x2d8>
 8005346:	a201      	add	r2, pc, #4	; (adr r2, 800534c <HAL_TIM_IC_Start_DMA+0x184>)
 8005348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534c:	08005381 	.word	0x08005381
 8005350:	080054a1 	.word	0x080054a1
 8005354:	080054a1 	.word	0x080054a1
 8005358:	080054a1 	.word	0x080054a1
 800535c:	080053c9 	.word	0x080053c9
 8005360:	080054a1 	.word	0x080054a1
 8005364:	080054a1 	.word	0x080054a1
 8005368:	080054a1 	.word	0x080054a1
 800536c:	08005411 	.word	0x08005411
 8005370:	080054a1 	.word	0x080054a1
 8005374:	080054a1 	.word	0x080054a1
 8005378:	080054a1 	.word	0x080054a1
 800537c:	08005459 	.word	0x08005459
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005384:	4a62      	ldr	r2, [pc, #392]	; (8005510 <HAL_TIM_IC_Start_DMA+0x348>)
 8005386:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538c:	4a61      	ldr	r2, [pc, #388]	; (8005514 <HAL_TIM_IC_Start_DMA+0x34c>)
 800538e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005394:	4a60      	ldr	r2, [pc, #384]	; (8005518 <HAL_TIM_IC_Start_DMA+0x350>)
 8005396:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3334      	adds	r3, #52	; 0x34
 80053a2:	4619      	mov	r1, r3
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	887b      	ldrh	r3, [r7, #2]
 80053a8:	f7fd fc97 	bl	8002cda <HAL_DMA_Start_IT>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e0a7      	b.n	8005506 <HAL_TIM_IC_Start_DMA+0x33e>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68da      	ldr	r2, [r3, #12]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053c4:	60da      	str	r2, [r3, #12]
      break;
 80053c6:	e06e      	b.n	80054a6 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053cc:	4a50      	ldr	r2, [pc, #320]	; (8005510 <HAL_TIM_IC_Start_DMA+0x348>)
 80053ce:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d4:	4a4f      	ldr	r2, [pc, #316]	; (8005514 <HAL_TIM_IC_Start_DMA+0x34c>)
 80053d6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053dc:	4a4e      	ldr	r2, [pc, #312]	; (8005518 <HAL_TIM_IC_Start_DMA+0x350>)
 80053de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	3338      	adds	r3, #56	; 0x38
 80053ea:	4619      	mov	r1, r3
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	887b      	ldrh	r3, [r7, #2]
 80053f0:	f7fd fc73 	bl	8002cda <HAL_DMA_Start_IT>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e083      	b.n	8005506 <HAL_TIM_IC_Start_DMA+0x33e>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800540c:	60da      	str	r2, [r3, #12]
      break;
 800540e:	e04a      	b.n	80054a6 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005414:	4a3e      	ldr	r2, [pc, #248]	; (8005510 <HAL_TIM_IC_Start_DMA+0x348>)
 8005416:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	4a3d      	ldr	r2, [pc, #244]	; (8005514 <HAL_TIM_IC_Start_DMA+0x34c>)
 800541e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005424:	4a3c      	ldr	r2, [pc, #240]	; (8005518 <HAL_TIM_IC_Start_DMA+0x350>)
 8005426:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	333c      	adds	r3, #60	; 0x3c
 8005432:	4619      	mov	r1, r3
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	887b      	ldrh	r3, [r7, #2]
 8005438:	f7fd fc4f 	bl	8002cda <HAL_DMA_Start_IT>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e05f      	b.n	8005506 <HAL_TIM_IC_Start_DMA+0x33e>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68da      	ldr	r2, [r3, #12]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005454:	60da      	str	r2, [r3, #12]
      break;
 8005456:	e026      	b.n	80054a6 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545c:	4a2c      	ldr	r2, [pc, #176]	; (8005510 <HAL_TIM_IC_Start_DMA+0x348>)
 800545e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005464:	4a2b      	ldr	r2, [pc, #172]	; (8005514 <HAL_TIM_IC_Start_DMA+0x34c>)
 8005466:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546c:	4a2a      	ldr	r2, [pc, #168]	; (8005518 <HAL_TIM_IC_Start_DMA+0x350>)
 800546e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3340      	adds	r3, #64	; 0x40
 800547a:	4619      	mov	r1, r3
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	887b      	ldrh	r3, [r7, #2]
 8005480:	f7fd fc2b 	bl	8002cda <HAL_DMA_Start_IT>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e03b      	b.n	8005506 <HAL_TIM_IC_Start_DMA+0x33e>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68da      	ldr	r2, [r3, #12]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800549c:	60da      	str	r2, [r3, #12]
      break;
 800549e:	e002      	b.n	80054a6 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	75fb      	strb	r3, [r7, #23]
      break;
 80054a4:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a1c      	ldr	r2, [pc, #112]	; (800551c <HAL_TIM_IC_Start_DMA+0x354>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d009      	beq.n	80054c4 <HAL_TIM_IC_Start_DMA+0x2fc>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b8:	d004      	beq.n	80054c4 <HAL_TIM_IC_Start_DMA+0x2fc>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a18      	ldr	r2, [pc, #96]	; (8005520 <HAL_TIM_IC_Start_DMA+0x358>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d115      	bne.n	80054f0 <HAL_TIM_IC_Start_DMA+0x328>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689a      	ldr	r2, [r3, #8]
 80054ca:	4b16      	ldr	r3, [pc, #88]	; (8005524 <HAL_TIM_IC_Start_DMA+0x35c>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	2b06      	cmp	r3, #6
 80054d4:	d015      	beq.n	8005502 <HAL_TIM_IC_Start_DMA+0x33a>
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054dc:	d011      	beq.n	8005502 <HAL_TIM_IC_Start_DMA+0x33a>
    {
      __HAL_TIM_ENABLE(htim);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 0201 	orr.w	r2, r2, #1
 80054ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ee:	e008      	b.n	8005502 <HAL_TIM_IC_Start_DMA+0x33a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0201 	orr.w	r2, r2, #1
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	e000      	b.n	8005504 <HAL_TIM_IC_Start_DMA+0x33c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005502:	bf00      	nop
  }

  /* Return function status */
  return status;
 8005504:	7dfb      	ldrb	r3, [r7, #23]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3718      	adds	r7, #24
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	0800596f 	.word	0x0800596f
 8005514:	08005a37 	.word	0x08005a37
 8005518:	080058dd 	.word	0x080058dd
 800551c:	40012c00 	.word	0x40012c00
 8005520:	40014000 	.word	0x40014000
 8005524:	00010007 	.word	0x00010007

08005528 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d020      	beq.n	800558c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d01b      	beq.n	800558c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f06f 0202 	mvn.w	r2, #2
 800555c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	f003 0303 	and.w	r3, r3, #3
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7fb faa6 	bl	8000ac4 <HAL_TIM_IC_CaptureCallback>
 8005578:	e005      	b.n	8005586 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f97c 	bl	8005878 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 f98d 	bl	80058a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f003 0304 	and.w	r3, r3, #4
 8005592:	2b00      	cmp	r3, #0
 8005594:	d020      	beq.n	80055d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f003 0304 	and.w	r3, r3, #4
 800559c:	2b00      	cmp	r3, #0
 800559e:	d01b      	beq.n	80055d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f06f 0204 	mvn.w	r2, #4
 80055a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2202      	movs	r2, #2
 80055ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7fb fa80 	bl	8000ac4 <HAL_TIM_IC_CaptureCallback>
 80055c4:	e005      	b.n	80055d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f956 	bl	8005878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 f967 	bl	80058a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f003 0308 	and.w	r3, r3, #8
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d020      	beq.n	8005624 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d01b      	beq.n	8005624 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f06f 0208 	mvn.w	r2, #8
 80055f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2204      	movs	r2, #4
 80055fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	69db      	ldr	r3, [r3, #28]
 8005602:	f003 0303 	and.w	r3, r3, #3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7fb fa5a 	bl	8000ac4 <HAL_TIM_IC_CaptureCallback>
 8005610:	e005      	b.n	800561e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f930 	bl	8005878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f941 	bl	80058a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	f003 0310 	and.w	r3, r3, #16
 800562a:	2b00      	cmp	r3, #0
 800562c:	d020      	beq.n	8005670 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f003 0310 	and.w	r3, r3, #16
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01b      	beq.n	8005670 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f06f 0210 	mvn.w	r2, #16
 8005640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2208      	movs	r2, #8
 8005646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7fb fa34 	bl	8000ac4 <HAL_TIM_IC_CaptureCallback>
 800565c:	e005      	b.n	800566a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f90a 	bl	8005878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f91b 	bl	80058a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00c      	beq.n	8005694 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	2b00      	cmp	r3, #0
 8005682:	d007      	beq.n	8005694 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f06f 0201 	mvn.w	r2, #1
 800568c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f8e8 	bl	8005864 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00c      	beq.n	80056b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d007      	beq.n	80056b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 fbfa 	bl	8005eac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00c      	beq.n	80056dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d007      	beq.n	80056dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80056d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 fbf2 	bl	8005ec0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00c      	beq.n	8005700 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d007      	beq.n	8005700 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f8da 	bl	80058b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f003 0320 	and.w	r3, r3, #32
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00c      	beq.n	8005724 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	2b00      	cmp	r3, #0
 8005712:	d007      	beq.n	8005724 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f06f 0220 	mvn.w	r2, #32
 800571c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fbba 	bl	8005e98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005724:	bf00      	nop
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005738:	2300      	movs	r3, #0
 800573a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005742:	2b01      	cmp	r3, #1
 8005744:	d101      	bne.n	800574a <HAL_TIM_IC_ConfigChannel+0x1e>
 8005746:	2302      	movs	r3, #2
 8005748:	e088      	b.n	800585c <HAL_TIM_IC_ConfigChannel+0x130>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d11b      	bne.n	8005790 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005768:	f000 f9fe 	bl	8005b68 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699a      	ldr	r2, [r3, #24]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 020c 	bic.w	r2, r2, #12
 800577a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6999      	ldr	r1, [r3, #24]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	689a      	ldr	r2, [r3, #8]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	619a      	str	r2, [r3, #24]
 800578e:	e060      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2b04      	cmp	r3, #4
 8005794:	d11c      	bne.n	80057d0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80057a6:	f000 fa35 	bl	8005c14 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	699a      	ldr	r2, [r3, #24]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80057b8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6999      	ldr	r1, [r3, #24]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	021a      	lsls	r2, r3, #8
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	619a      	str	r2, [r3, #24]
 80057ce:	e040      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b08      	cmp	r3, #8
 80057d4:	d11b      	bne.n	800580e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80057e6:	f000 fa52 	bl	8005c8e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	69da      	ldr	r2, [r3, #28]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f022 020c 	bic.w	r2, r2, #12
 80057f8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	69d9      	ldr	r1, [r3, #28]
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	689a      	ldr	r2, [r3, #8]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	61da      	str	r2, [r3, #28]
 800580c:	e021      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b0c      	cmp	r3, #12
 8005812:	d11c      	bne.n	800584e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005824:	f000 fa6f 	bl	8005d06 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	69da      	ldr	r2, [r3, #28]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005836:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	69d9      	ldr	r1, [r3, #28]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	021a      	lsls	r2, r3, #8
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	61da      	str	r2, [r3, #28]
 800584c:	e001      	b.n	8005852 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800585a:	7dfb      	ldrb	r3, [r7, #23]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3718      	adds	r7, #24
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058a8:	bf00      	nop
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d107      	bne.n	8005904 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2201      	movs	r2, #1
 80058f8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005902:	e02a      	b.n	800595a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	429a      	cmp	r2, r3
 800590c:	d107      	bne.n	800591e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2202      	movs	r2, #2
 8005912:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800591c:	e01d      	b.n	800595a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	429a      	cmp	r2, r3
 8005926:	d107      	bne.n	8005938 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2204      	movs	r2, #4
 800592c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005936:	e010      	b.n	800595a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	429a      	cmp	r2, r3
 8005940:	d107      	bne.n	8005952 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2208      	movs	r2, #8
 8005946:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005950:	e003      	b.n	800595a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f7ff ffb4 	bl	80058c8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	771a      	strb	r2, [r3, #28]
}
 8005966:	bf00      	nop
 8005968:	3710      	adds	r7, #16
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b084      	sub	sp, #16
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800597a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	429a      	cmp	r2, r3
 8005984:	d10f      	bne.n	80059a6 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2201      	movs	r2, #1
 800598a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d146      	bne.n	8005a22 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059a4:	e03d      	b.n	8005a22 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d10f      	bne.n	80059d0 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2202      	movs	r2, #2
 80059b4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d131      	bne.n	8005a22 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80059ce:	e028      	b.n	8005a22 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d10f      	bne.n	80059fa <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2204      	movs	r2, #4
 80059de:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d11c      	bne.n	8005a22 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80059f8:	e013      	b.n	8005a22 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d10e      	bne.n	8005a22 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2208      	movs	r2, #8
 8005a08:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	69db      	ldr	r3, [r3, #28]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d107      	bne.n	8005a22 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8005a22:	68f8      	ldr	r0, [r7, #12]
 8005a24:	f7fb f84e 	bl	8000ac4 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	771a      	strb	r2, [r3, #28]
}
 8005a2e:	bf00      	nop
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}

08005a36 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a36:	b580      	push	{r7, lr}
 8005a38:	b084      	sub	sp, #16
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a42:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d103      	bne.n	8005a56 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2201      	movs	r2, #1
 8005a52:	771a      	strb	r2, [r3, #28]
 8005a54:	e019      	b.n	8005a8a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d103      	bne.n	8005a68 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2202      	movs	r2, #2
 8005a64:	771a      	strb	r2, [r3, #28]
 8005a66:	e010      	b.n	8005a8a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d103      	bne.n	8005a7a <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2204      	movs	r2, #4
 8005a76:	771a      	strb	r2, [r3, #28]
 8005a78:	e007      	b.n	8005a8a <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d102      	bne.n	8005a8a <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2208      	movs	r2, #8
 8005a88:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f7ff fefe 	bl	800588c <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	771a      	strb	r2, [r3, #28]
}
 8005a96:	bf00      	nop
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
	...

08005aa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a2a      	ldr	r2, [pc, #168]	; (8005b5c <TIM_Base_SetConfig+0xbc>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d003      	beq.n	8005ac0 <TIM_Base_SetConfig+0x20>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005abe:	d108      	bne.n	8005ad2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a21      	ldr	r2, [pc, #132]	; (8005b5c <TIM_Base_SetConfig+0xbc>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d00b      	beq.n	8005af2 <TIM_Base_SetConfig+0x52>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae0:	d007      	beq.n	8005af2 <TIM_Base_SetConfig+0x52>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a1e      	ldr	r2, [pc, #120]	; (8005b60 <TIM_Base_SetConfig+0xc0>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d003      	beq.n	8005af2 <TIM_Base_SetConfig+0x52>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a1d      	ldr	r2, [pc, #116]	; (8005b64 <TIM_Base_SetConfig+0xc4>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d108      	bne.n	8005b04 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a0c      	ldr	r2, [pc, #48]	; (8005b5c <TIM_Base_SetConfig+0xbc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d007      	beq.n	8005b40 <TIM_Base_SetConfig+0xa0>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a0b      	ldr	r2, [pc, #44]	; (8005b60 <TIM_Base_SetConfig+0xc0>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d003      	beq.n	8005b40 <TIM_Base_SetConfig+0xa0>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a0a      	ldr	r2, [pc, #40]	; (8005b64 <TIM_Base_SetConfig+0xc4>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d103      	bne.n	8005b48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	691a      	ldr	r2, [r3, #16]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	615a      	str	r2, [r3, #20]
}
 8005b4e:	bf00      	nop
 8005b50:	3714      	adds	r7, #20
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	40012c00 	.word	0x40012c00
 8005b60:	40014000 	.word	0x40014000
 8005b64:	40014400 	.word	0x40014400

08005b68 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b087      	sub	sp, #28
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	607a      	str	r2, [r7, #4]
 8005b74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	f023 0201 	bic.w	r2, r3, #1
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4a1e      	ldr	r2, [pc, #120]	; (8005c0c <TIM_TI1_SetConfig+0xa4>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d007      	beq.n	8005ba6 <TIM_TI1_SetConfig+0x3e>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b9c:	d003      	beq.n	8005ba6 <TIM_TI1_SetConfig+0x3e>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	4a1b      	ldr	r2, [pc, #108]	; (8005c10 <TIM_TI1_SetConfig+0xa8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d101      	bne.n	8005baa <TIM_TI1_SetConfig+0x42>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e000      	b.n	8005bac <TIM_TI1_SetConfig+0x44>
 8005baa:	2300      	movs	r3, #0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d008      	beq.n	8005bc2 <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f023 0303 	bic.w	r3, r3, #3
 8005bb6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	617b      	str	r3, [r7, #20]
 8005bc0:	e003      	b.n	8005bca <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f043 0301 	orr.w	r3, r3, #1
 8005bc8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	011b      	lsls	r3, r3, #4
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f023 030a 	bic.w	r3, r3, #10
 8005be4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f003 030a 	and.w	r3, r3, #10
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	621a      	str	r2, [r3, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	40012c00 	.word	0x40012c00
 8005c10:	40014000 	.word	0x40014000

08005c14 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
 8005c20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	f023 0210 	bic.w	r2, r3, #16
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	021b      	lsls	r3, r3, #8
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	031b      	lsls	r3, r3, #12
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c66:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	011b      	lsls	r3, r3, #4
 8005c6c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	693a      	ldr	r2, [r7, #16]
 8005c7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	697a      	ldr	r2, [r7, #20]
 8005c80:	621a      	str	r2, [r3, #32]
}
 8005c82:	bf00      	nop
 8005c84:	371c      	adds	r7, #28
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr

08005c8e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c8e:	b480      	push	{r7}
 8005c90:	b087      	sub	sp, #28
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	607a      	str	r2, [r7, #4]
 8005c9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6a1b      	ldr	r3, [r3, #32]
 8005ca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6a1b      	ldr	r3, [r3, #32]
 8005ca6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	f023 0303 	bic.w	r3, r3, #3
 8005cba:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cca:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	011b      	lsls	r3, r3, #4
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005cde:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	021b      	lsls	r3, r3, #8
 8005ce4:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	621a      	str	r2, [r3, #32]
}
 8005cfa:	bf00      	nop
 8005cfc:	371c      	adds	r7, #28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b087      	sub	sp, #28
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	607a      	str	r2, [r7, #4]
 8005d12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6a1b      	ldr	r3, [r3, #32]
 8005d18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	69db      	ldr	r3, [r3, #28]
 8005d2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d32:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	021b      	lsls	r3, r3, #8
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d44:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	031b      	lsls	r3, r3, #12
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005d58:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	031b      	lsls	r3, r3, #12
 8005d5e:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	693a      	ldr	r2, [r7, #16]
 8005d6c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	621a      	str	r2, [r3, #32]
}
 8005d74:	bf00      	nop
 8005d76:	371c      	adds	r7, #28
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b087      	sub	sp, #28
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 031f 	and.w	r3, r3, #31
 8005d92:	2201      	movs	r2, #1
 8005d94:	fa02 f303 	lsl.w	r3, r2, r3
 8005d98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a1a      	ldr	r2, [r3, #32]
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	43db      	mvns	r3, r3
 8005da2:	401a      	ands	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6a1a      	ldr	r2, [r3, #32]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f003 031f 	and.w	r3, r3, #31
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	fa01 f303 	lsl.w	r3, r1, r3
 8005db8:	431a      	orrs	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	621a      	str	r2, [r3, #32]
}
 8005dbe:	bf00      	nop
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
	...

08005dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d101      	bne.n	8005de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e04f      	b.n	8005e84 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a21      	ldr	r2, [pc, #132]	; (8005e90 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d108      	bne.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005e14:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a14      	ldr	r2, [pc, #80]	; (8005e90 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d009      	beq.n	8005e58 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e4c:	d004      	beq.n	8005e58 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a10      	ldr	r2, [pc, #64]	; (8005e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d10c      	bne.n	8005e72 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e5e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3714      	adds	r7, #20
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr
 8005e90:	40012c00 	.word	0x40012c00
 8005e94:	40014000 	.word	0x40014000

08005e98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e040      	b.n	8005f68 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d106      	bne.n	8005efc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f7fb faf4 	bl	80014e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2224      	movs	r2, #36	; 0x24
 8005f00:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 0201 	bic.w	r2, r2, #1
 8005f10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 feb2 	bl	8006c84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 fc83 	bl	800682c <UART_SetConfig>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d101      	bne.n	8005f30 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e01b      	b.n	8005f68 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0201 	orr.w	r2, r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 ff31 	bl	8006dc8 <UART_CheckIdleState>
 8005f66:	4603      	mov	r3, r0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3708      	adds	r7, #8
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b08a      	sub	sp, #40	; 0x28
 8005f74:	af02      	add	r7, sp, #8
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	603b      	str	r3, [r7, #0]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f84:	2b20      	cmp	r3, #32
 8005f86:	d178      	bne.n	800607a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d002      	beq.n	8005f94 <HAL_UART_Transmit+0x24>
 8005f8e:	88fb      	ldrh	r3, [r7, #6]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e071      	b.n	800607c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2221      	movs	r2, #33	; 0x21
 8005fa4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fa6:	f7fb fc7d 	bl	80018a4 <HAL_GetTick>
 8005faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	88fa      	ldrh	r2, [r7, #6]
 8005fb0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	88fa      	ldrh	r2, [r7, #6]
 8005fb8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fc4:	d108      	bne.n	8005fd8 <HAL_UART_Transmit+0x68>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d104      	bne.n	8005fd8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	61bb      	str	r3, [r7, #24]
 8005fd6:	e003      	b.n	8005fe0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005fe0:	e030      	b.n	8006044 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	2180      	movs	r1, #128	; 0x80
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 ff93 	bl	8006f18 <UART_WaitOnFlagUntilTimeout>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d004      	beq.n	8006002 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e03c      	b.n	800607c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d10b      	bne.n	8006020 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	881a      	ldrh	r2, [r3, #0]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006014:	b292      	uxth	r2, r2
 8006016:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	3302      	adds	r3, #2
 800601c:	61bb      	str	r3, [r7, #24]
 800601e:	e008      	b.n	8006032 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	781a      	ldrb	r2, [r3, #0]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	b292      	uxth	r2, r2
 800602a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	3301      	adds	r3, #1
 8006030:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006038:	b29b      	uxth	r3, r3
 800603a:	3b01      	subs	r3, #1
 800603c:	b29a      	uxth	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800604a:	b29b      	uxth	r3, r3
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1c8      	bne.n	8005fe2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	2200      	movs	r2, #0
 8006058:	2140      	movs	r1, #64	; 0x40
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 ff5c 	bl	8006f18 <UART_WaitOnFlagUntilTimeout>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d004      	beq.n	8006070 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2220      	movs	r2, #32
 800606a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e005      	b.n	800607c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2220      	movs	r2, #32
 8006074:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	e000      	b.n	800607c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800607a:	2302      	movs	r3, #2
  }
}
 800607c:	4618      	mov	r0, r3
 800607e:	3720      	adds	r7, #32
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b08a      	sub	sp, #40	; 0x28
 8006088:	af02      	add	r7, sp, #8
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	603b      	str	r3, [r7, #0]
 8006090:	4613      	mov	r3, r2
 8006092:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800609a:	2b20      	cmp	r3, #32
 800609c:	f040 80b6 	bne.w	800620c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d002      	beq.n	80060ac <HAL_UART_Receive+0x28>
 80060a6:	88fb      	ldrh	r3, [r7, #6]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d101      	bne.n	80060b0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e0ae      	b.n	800620e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2222      	movs	r2, #34	; 0x22
 80060bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2200      	movs	r2, #0
 80060c4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060c6:	f7fb fbed 	bl	80018a4 <HAL_GetTick>
 80060ca:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	88fa      	ldrh	r2, [r7, #6]
 80060d0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	88fa      	ldrh	r2, [r7, #6]
 80060d8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060e4:	d10e      	bne.n	8006104 <HAL_UART_Receive+0x80>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d105      	bne.n	80060fa <HAL_UART_Receive+0x76>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80060f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060f8:	e02d      	b.n	8006156 <HAL_UART_Receive+0xd2>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	22ff      	movs	r2, #255	; 0xff
 80060fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006102:	e028      	b.n	8006156 <HAL_UART_Receive+0xd2>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10d      	bne.n	8006128 <HAL_UART_Receive+0xa4>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d104      	bne.n	800611e <HAL_UART_Receive+0x9a>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	22ff      	movs	r2, #255	; 0xff
 8006118:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800611c:	e01b      	b.n	8006156 <HAL_UART_Receive+0xd2>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	227f      	movs	r2, #127	; 0x7f
 8006122:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006126:	e016      	b.n	8006156 <HAL_UART_Receive+0xd2>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006130:	d10d      	bne.n	800614e <HAL_UART_Receive+0xca>
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d104      	bne.n	8006144 <HAL_UART_Receive+0xc0>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	227f      	movs	r2, #127	; 0x7f
 800613e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006142:	e008      	b.n	8006156 <HAL_UART_Receive+0xd2>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	223f      	movs	r2, #63	; 0x3f
 8006148:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800614c:	e003      	b.n	8006156 <HAL_UART_Receive+0xd2>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800615c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006166:	d108      	bne.n	800617a <HAL_UART_Receive+0xf6>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d104      	bne.n	800617a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006170:	2300      	movs	r3, #0
 8006172:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	61bb      	str	r3, [r7, #24]
 8006178:	e003      	b.n	8006182 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006182:	e037      	b.n	80061f4 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	2200      	movs	r2, #0
 800618c:	2120      	movs	r1, #32
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 fec2 	bl	8006f18 <UART_WaitOnFlagUntilTimeout>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d005      	beq.n	80061a6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2220      	movs	r2, #32
 800619e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e033      	b.n	800620e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10c      	bne.n	80061c6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	8a7b      	ldrh	r3, [r7, #18]
 80061b6:	4013      	ands	r3, r2
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	3302      	adds	r3, #2
 80061c2:	61bb      	str	r3, [r7, #24]
 80061c4:	e00d      	b.n	80061e2 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	8a7b      	ldrh	r3, [r7, #18]
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	4013      	ands	r3, r2
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80061dc:	69fb      	ldr	r3, [r7, #28]
 80061de:	3301      	adds	r3, #1
 80061e0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d1c1      	bne.n	8006184 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2220      	movs	r2, #32
 8006204:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	e000      	b.n	800620e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800620c:	2302      	movs	r3, #2
  }
}
 800620e:	4618      	mov	r0, r3
 8006210:	3720      	adds	r7, #32
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b0ba      	sub	sp, #232	; 0xe8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800623e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006242:	f640 030f 	movw	r3, #2063	; 0x80f
 8006246:	4013      	ands	r3, r2
 8006248:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800624c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006250:	2b00      	cmp	r3, #0
 8006252:	d115      	bne.n	8006280 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00f      	beq.n	8006280 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006264:	f003 0320 	and.w	r3, r3, #32
 8006268:	2b00      	cmp	r3, #0
 800626a:	d009      	beq.n	8006280 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006270:	2b00      	cmp	r3, #0
 8006272:	f000 82ae 	beq.w	80067d2 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	4798      	blx	r3
      }
      return;
 800627e:	e2a8      	b.n	80067d2 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006280:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006284:	2b00      	cmp	r3, #0
 8006286:	f000 8117 	beq.w	80064b8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800628a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	2b00      	cmp	r3, #0
 8006294:	d106      	bne.n	80062a4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006296:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800629a:	4b85      	ldr	r3, [pc, #532]	; (80064b0 <HAL_UART_IRQHandler+0x298>)
 800629c:	4013      	ands	r3, r2
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f000 810a 	beq.w	80064b8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d011      	beq.n	80062d4 <HAL_UART_IRQHandler+0xbc>
 80062b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00b      	beq.n	80062d4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2201      	movs	r2, #1
 80062c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062ca:	f043 0201 	orr.w	r2, r3, #1
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062d8:	f003 0302 	and.w	r3, r3, #2
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d011      	beq.n	8006304 <HAL_UART_IRQHandler+0xec>
 80062e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00b      	beq.n	8006304 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2202      	movs	r2, #2
 80062f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062fa:	f043 0204 	orr.w	r2, r3, #4
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	d011      	beq.n	8006334 <HAL_UART_IRQHandler+0x11c>
 8006310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006314:	f003 0301 	and.w	r3, r3, #1
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00b      	beq.n	8006334 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2204      	movs	r2, #4
 8006322:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800632a:	f043 0202 	orr.w	r2, r3, #2
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006338:	f003 0308 	and.w	r3, r3, #8
 800633c:	2b00      	cmp	r3, #0
 800633e:	d017      	beq.n	8006370 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006344:	f003 0320 	and.w	r3, r3, #32
 8006348:	2b00      	cmp	r3, #0
 800634a:	d105      	bne.n	8006358 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800634c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006350:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00b      	beq.n	8006370 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2208      	movs	r2, #8
 800635e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006366:	f043 0208 	orr.w	r2, r3, #8
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006374:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006378:	2b00      	cmp	r3, #0
 800637a:	d012      	beq.n	80063a2 <HAL_UART_IRQHandler+0x18a>
 800637c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006380:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00c      	beq.n	80063a2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006398:	f043 0220 	orr.w	r2, r3, #32
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f000 8214 	beq.w	80067d6 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80063ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063b2:	f003 0320 	and.w	r3, r3, #32
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00d      	beq.n	80063d6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80063ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063be:	f003 0320 	and.w	r3, r3, #32
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d007      	beq.n	80063d6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d003      	beq.n	80063d6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063dc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ea:	2b40      	cmp	r3, #64	; 0x40
 80063ec:	d005      	beq.n	80063fa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80063ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80063f2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d04f      	beq.n	800649a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fdf3 	bl	8006fe6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800640a:	2b40      	cmp	r3, #64	; 0x40
 800640c:	d141      	bne.n	8006492 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3308      	adds	r3, #8
 8006414:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800641c:	e853 3f00 	ldrex	r3, [r3]
 8006420:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006424:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006428:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800642c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3308      	adds	r3, #8
 8006436:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800643a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800643e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006446:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800644a:	e841 2300 	strex	r3, r2, [r1]
 800644e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1d9      	bne.n	800640e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800645e:	2b00      	cmp	r3, #0
 8006460:	d013      	beq.n	800648a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006466:	4a13      	ldr	r2, [pc, #76]	; (80064b4 <HAL_UART_IRQHandler+0x29c>)
 8006468:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800646e:	4618      	mov	r0, r3
 8006470:	f7fc fcd1 	bl	8002e16 <HAL_DMA_Abort_IT>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d017      	beq.n	80064aa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800647e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006484:	4610      	mov	r0, r2
 8006486:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006488:	e00f      	b.n	80064aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f9b8 	bl	8006800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006490:	e00b      	b.n	80064aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f9b4 	bl	8006800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006498:	e007      	b.n	80064aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f9b0 	bl	8006800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80064a8:	e195      	b.n	80067d6 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064aa:	bf00      	nop
    return;
 80064ac:	e193      	b.n	80067d6 <HAL_UART_IRQHandler+0x5be>
 80064ae:	bf00      	nop
 80064b0:	04000120 	.word	0x04000120
 80064b4:	080070af 	.word	0x080070af

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064bc:	2b01      	cmp	r3, #1
 80064be:	f040 814e 	bne.w	800675e <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80064c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064c6:	f003 0310 	and.w	r3, r3, #16
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 8147 	beq.w	800675e <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80064d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064d4:	f003 0310 	and.w	r3, r3, #16
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 8140 	beq.w	800675e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2210      	movs	r2, #16
 80064e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f0:	2b40      	cmp	r3, #64	; 0x40
 80064f2:	f040 80b8 	bne.w	8006666 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006502:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8167 	beq.w	80067da <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006516:	429a      	cmp	r2, r3
 8006518:	f080 815f 	bcs.w	80067da <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006522:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0320 	and.w	r3, r3, #32
 8006532:	2b00      	cmp	r3, #0
 8006534:	f040 8086 	bne.w	8006644 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006540:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006544:	e853 3f00 	ldrex	r3, [r3]
 8006548:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800654c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006550:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006554:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	461a      	mov	r2, r3
 800655e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006562:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006566:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800656e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006572:	e841 2300 	strex	r3, r2, [r1]
 8006576:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800657a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1da      	bne.n	8006538 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	3308      	adds	r3, #8
 8006588:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006592:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006594:	f023 0301 	bic.w	r3, r3, #1
 8006598:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	3308      	adds	r3, #8
 80065a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80065a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80065aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80065ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80065b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e1      	bne.n	8006582 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	3308      	adds	r3, #8
 80065c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80065c8:	e853 3f00 	ldrex	r3, [r3]
 80065cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80065ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3308      	adds	r3, #8
 80065de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80065e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80065e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80065e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80065ea:	e841 2300 	strex	r3, r2, [r1]
 80065ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80065f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1e3      	bne.n	80065be <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2220      	movs	r2, #32
 80065fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006612:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006614:	f023 0310 	bic.w	r3, r3, #16
 8006618:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	461a      	mov	r2, r3
 8006622:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006626:	65bb      	str	r3, [r7, #88]	; 0x58
 8006628:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800662c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800662e:	e841 2300 	strex	r3, r2, [r1]
 8006632:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006634:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1e4      	bne.n	8006604 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800663e:	4618      	mov	r0, r3
 8006640:	f7fc fbab 	bl	8002d9a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006656:	b29b      	uxth	r3, r3
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	b29b      	uxth	r3, r3
 800665c:	4619      	mov	r1, r3
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 f8d8 	bl	8006814 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006664:	e0b9      	b.n	80067da <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006672:	b29b      	uxth	r3, r3
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006680:	b29b      	uxth	r3, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 80ab 	beq.w	80067de <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8006688:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800668c:	2b00      	cmp	r3, #0
 800668e:	f000 80a6 	beq.w	80067de <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800669a:	e853 3f00 	ldrex	r3, [r3]
 800669e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	461a      	mov	r2, r3
 80066b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80066b4:	647b      	str	r3, [r7, #68]	; 0x44
 80066b6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80066ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066bc:	e841 2300 	strex	r3, r2, [r1]
 80066c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80066c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1e4      	bne.n	8006692 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	3308      	adds	r3, #8
 80066ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d2:	e853 3f00 	ldrex	r3, [r3]
 80066d6:	623b      	str	r3, [r7, #32]
   return(result);
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	f023 0301 	bic.w	r3, r3, #1
 80066de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3308      	adds	r3, #8
 80066e8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80066ec:	633a      	str	r2, [r7, #48]	; 0x30
 80066ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066f4:	e841 2300 	strex	r3, r2, [r1]
 80066f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e3      	bne.n	80066c8 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2220      	movs	r2, #32
 8006704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	e853 3f00 	ldrex	r3, [r3]
 8006720:	60fb      	str	r3, [r7, #12]
   return(result);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f023 0310 	bic.w	r3, r3, #16
 8006728:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	461a      	mov	r2, r3
 8006732:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006736:	61fb      	str	r3, [r7, #28]
 8006738:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673a:	69b9      	ldr	r1, [r7, #24]
 800673c:	69fa      	ldr	r2, [r7, #28]
 800673e:	e841 2300 	strex	r3, r2, [r1]
 8006742:	617b      	str	r3, [r7, #20]
   return(result);
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1e4      	bne.n	8006714 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2202      	movs	r2, #2
 800674e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006750:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006754:	4619      	mov	r1, r3
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f85c 	bl	8006814 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800675c:	e03f      	b.n	80067de <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800675e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006762:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00e      	beq.n	8006788 <HAL_UART_IRQHandler+0x570>
 800676a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800676e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d008      	beq.n	8006788 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800677e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 fcd4 	bl	800712e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006786:	e02d      	b.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800678c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006790:	2b00      	cmp	r3, #0
 8006792:	d00e      	beq.n	80067b2 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679c:	2b00      	cmp	r3, #0
 800679e:	d008      	beq.n	80067b2 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d01c      	beq.n	80067e2 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	4798      	blx	r3
    }
    return;
 80067b0:	e017      	b.n	80067e2 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80067b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d012      	beq.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
 80067be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00c      	beq.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 fc85 	bl	80070da <UART_EndTransmit_IT>
    return;
 80067d0:	e008      	b.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80067d2:	bf00      	nop
 80067d4:	e006      	b.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80067d6:	bf00      	nop
 80067d8:	e004      	b.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80067da:	bf00      	nop
 80067dc:	e002      	b.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80067de:	bf00      	nop
 80067e0:	e000      	b.n	80067e4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80067e2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80067e4:	37e8      	adds	r7, #232	; 0xe8
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop

080067ec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006808:	bf00      	nop
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	460b      	mov	r3, r1
 800681e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800682c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006830:	b08a      	sub	sp, #40	; 0x28
 8006832:	af00      	add	r7, sp, #0
 8006834:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006836:	2300      	movs	r3, #0
 8006838:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	689a      	ldr	r2, [r3, #8]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	431a      	orrs	r2, r3
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	431a      	orrs	r2, r3
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	69db      	ldr	r3, [r3, #28]
 8006850:	4313      	orrs	r3, r2
 8006852:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	4bb4      	ldr	r3, [pc, #720]	; (8006b2c <UART_SetConfig+0x300>)
 800685c:	4013      	ands	r3, r2
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	6812      	ldr	r2, [r2, #0]
 8006862:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006864:	430b      	orrs	r3, r1
 8006866:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	68da      	ldr	r2, [r3, #12]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	430a      	orrs	r2, r1
 800687c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4aa9      	ldr	r2, [pc, #676]	; (8006b30 <UART_SetConfig+0x304>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d004      	beq.n	8006898 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006894:	4313      	orrs	r3, r2
 8006896:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a8:	430a      	orrs	r2, r1
 80068aa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4aa0      	ldr	r2, [pc, #640]	; (8006b34 <UART_SetConfig+0x308>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d126      	bne.n	8006904 <UART_SetConfig+0xd8>
 80068b6:	4ba0      	ldr	r3, [pc, #640]	; (8006b38 <UART_SetConfig+0x30c>)
 80068b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068bc:	f003 0303 	and.w	r3, r3, #3
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d81b      	bhi.n	80068fc <UART_SetConfig+0xd0>
 80068c4:	a201      	add	r2, pc, #4	; (adr r2, 80068cc <UART_SetConfig+0xa0>)
 80068c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ca:	bf00      	nop
 80068cc:	080068dd 	.word	0x080068dd
 80068d0:	080068ed 	.word	0x080068ed
 80068d4:	080068e5 	.word	0x080068e5
 80068d8:	080068f5 	.word	0x080068f5
 80068dc:	2301      	movs	r3, #1
 80068de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068e2:	e080      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80068e4:	2302      	movs	r3, #2
 80068e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068ea:	e07c      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80068ec:	2304      	movs	r3, #4
 80068ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068f2:	e078      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80068f4:	2308      	movs	r3, #8
 80068f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068fa:	e074      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80068fc:	2310      	movs	r3, #16
 80068fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006902:	e070      	b.n	80069e6 <UART_SetConfig+0x1ba>
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a8c      	ldr	r2, [pc, #560]	; (8006b3c <UART_SetConfig+0x310>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d138      	bne.n	8006980 <UART_SetConfig+0x154>
 800690e:	4b8a      	ldr	r3, [pc, #552]	; (8006b38 <UART_SetConfig+0x30c>)
 8006910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006914:	f003 030c 	and.w	r3, r3, #12
 8006918:	2b0c      	cmp	r3, #12
 800691a:	d82d      	bhi.n	8006978 <UART_SetConfig+0x14c>
 800691c:	a201      	add	r2, pc, #4	; (adr r2, 8006924 <UART_SetConfig+0xf8>)
 800691e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006922:	bf00      	nop
 8006924:	08006959 	.word	0x08006959
 8006928:	08006979 	.word	0x08006979
 800692c:	08006979 	.word	0x08006979
 8006930:	08006979 	.word	0x08006979
 8006934:	08006969 	.word	0x08006969
 8006938:	08006979 	.word	0x08006979
 800693c:	08006979 	.word	0x08006979
 8006940:	08006979 	.word	0x08006979
 8006944:	08006961 	.word	0x08006961
 8006948:	08006979 	.word	0x08006979
 800694c:	08006979 	.word	0x08006979
 8006950:	08006979 	.word	0x08006979
 8006954:	08006971 	.word	0x08006971
 8006958:	2300      	movs	r3, #0
 800695a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800695e:	e042      	b.n	80069e6 <UART_SetConfig+0x1ba>
 8006960:	2302      	movs	r3, #2
 8006962:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006966:	e03e      	b.n	80069e6 <UART_SetConfig+0x1ba>
 8006968:	2304      	movs	r3, #4
 800696a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800696e:	e03a      	b.n	80069e6 <UART_SetConfig+0x1ba>
 8006970:	2308      	movs	r3, #8
 8006972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006976:	e036      	b.n	80069e6 <UART_SetConfig+0x1ba>
 8006978:	2310      	movs	r3, #16
 800697a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800697e:	e032      	b.n	80069e6 <UART_SetConfig+0x1ba>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a6a      	ldr	r2, [pc, #424]	; (8006b30 <UART_SetConfig+0x304>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d12a      	bne.n	80069e0 <UART_SetConfig+0x1b4>
 800698a:	4b6b      	ldr	r3, [pc, #428]	; (8006b38 <UART_SetConfig+0x30c>)
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006990:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006994:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006998:	d01a      	beq.n	80069d0 <UART_SetConfig+0x1a4>
 800699a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800699e:	d81b      	bhi.n	80069d8 <UART_SetConfig+0x1ac>
 80069a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069a4:	d00c      	beq.n	80069c0 <UART_SetConfig+0x194>
 80069a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069aa:	d815      	bhi.n	80069d8 <UART_SetConfig+0x1ac>
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d003      	beq.n	80069b8 <UART_SetConfig+0x18c>
 80069b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069b4:	d008      	beq.n	80069c8 <UART_SetConfig+0x19c>
 80069b6:	e00f      	b.n	80069d8 <UART_SetConfig+0x1ac>
 80069b8:	2300      	movs	r3, #0
 80069ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069be:	e012      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80069c0:	2302      	movs	r3, #2
 80069c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069c6:	e00e      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80069c8:	2304      	movs	r3, #4
 80069ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069ce:	e00a      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80069d0:	2308      	movs	r3, #8
 80069d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069d6:	e006      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80069d8:	2310      	movs	r3, #16
 80069da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069de:	e002      	b.n	80069e6 <UART_SetConfig+0x1ba>
 80069e0:	2310      	movs	r3, #16
 80069e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a51      	ldr	r2, [pc, #324]	; (8006b30 <UART_SetConfig+0x304>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d17a      	bne.n	8006ae6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80069f4:	2b08      	cmp	r3, #8
 80069f6:	d824      	bhi.n	8006a42 <UART_SetConfig+0x216>
 80069f8:	a201      	add	r2, pc, #4	; (adr r2, 8006a00 <UART_SetConfig+0x1d4>)
 80069fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069fe:	bf00      	nop
 8006a00:	08006a25 	.word	0x08006a25
 8006a04:	08006a43 	.word	0x08006a43
 8006a08:	08006a2d 	.word	0x08006a2d
 8006a0c:	08006a43 	.word	0x08006a43
 8006a10:	08006a33 	.word	0x08006a33
 8006a14:	08006a43 	.word	0x08006a43
 8006a18:	08006a43 	.word	0x08006a43
 8006a1c:	08006a43 	.word	0x08006a43
 8006a20:	08006a3b 	.word	0x08006a3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a24:	f7fd fa0a 	bl	8003e3c <HAL_RCC_GetPCLK1Freq>
 8006a28:	61f8      	str	r0, [r7, #28]
        break;
 8006a2a:	e010      	b.n	8006a4e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a2c:	4b44      	ldr	r3, [pc, #272]	; (8006b40 <UART_SetConfig+0x314>)
 8006a2e:	61fb      	str	r3, [r7, #28]
        break;
 8006a30:	e00d      	b.n	8006a4e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a32:	f7fd f96b 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 8006a36:	61f8      	str	r0, [r7, #28]
        break;
 8006a38:	e009      	b.n	8006a4e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a3e:	61fb      	str	r3, [r7, #28]
        break;
 8006a40:	e005      	b.n	8006a4e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006a42:	2300      	movs	r3, #0
 8006a44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006a4c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 8107 	beq.w	8006c64 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	685a      	ldr	r2, [r3, #4]
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	005b      	lsls	r3, r3, #1
 8006a5e:	4413      	add	r3, r2
 8006a60:	69fa      	ldr	r2, [r7, #28]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d305      	bcc.n	8006a72 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a6c:	69fa      	ldr	r2, [r7, #28]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d903      	bls.n	8006a7a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006a78:	e0f4      	b.n	8006c64 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	461c      	mov	r4, r3
 8006a80:	4615      	mov	r5, r2
 8006a82:	f04f 0200 	mov.w	r2, #0
 8006a86:	f04f 0300 	mov.w	r3, #0
 8006a8a:	022b      	lsls	r3, r5, #8
 8006a8c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006a90:	0222      	lsls	r2, r4, #8
 8006a92:	68f9      	ldr	r1, [r7, #12]
 8006a94:	6849      	ldr	r1, [r1, #4]
 8006a96:	0849      	lsrs	r1, r1, #1
 8006a98:	2000      	movs	r0, #0
 8006a9a:	4688      	mov	r8, r1
 8006a9c:	4681      	mov	r9, r0
 8006a9e:	eb12 0a08 	adds.w	sl, r2, r8
 8006aa2:	eb43 0b09 	adc.w	fp, r3, r9
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	603b      	str	r3, [r7, #0]
 8006aae:	607a      	str	r2, [r7, #4]
 8006ab0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ab4:	4650      	mov	r0, sl
 8006ab6:	4659      	mov	r1, fp
 8006ab8:	f7f9 fbea 	bl	8000290 <__aeabi_uldivmod>
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006aca:	d308      	bcc.n	8006ade <UART_SetConfig+0x2b2>
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ad2:	d204      	bcs.n	8006ade <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	69ba      	ldr	r2, [r7, #24]
 8006ada:	60da      	str	r2, [r3, #12]
 8006adc:	e0c2      	b.n	8006c64 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006ae4:	e0be      	b.n	8006c64 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	69db      	ldr	r3, [r3, #28]
 8006aea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006aee:	d16a      	bne.n	8006bc6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006af0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006af4:	2b08      	cmp	r3, #8
 8006af6:	d834      	bhi.n	8006b62 <UART_SetConfig+0x336>
 8006af8:	a201      	add	r2, pc, #4	; (adr r2, 8006b00 <UART_SetConfig+0x2d4>)
 8006afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006afe:	bf00      	nop
 8006b00:	08006b25 	.word	0x08006b25
 8006b04:	08006b45 	.word	0x08006b45
 8006b08:	08006b4d 	.word	0x08006b4d
 8006b0c:	08006b63 	.word	0x08006b63
 8006b10:	08006b53 	.word	0x08006b53
 8006b14:	08006b63 	.word	0x08006b63
 8006b18:	08006b63 	.word	0x08006b63
 8006b1c:	08006b63 	.word	0x08006b63
 8006b20:	08006b5b 	.word	0x08006b5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b24:	f7fd f98a 	bl	8003e3c <HAL_RCC_GetPCLK1Freq>
 8006b28:	61f8      	str	r0, [r7, #28]
        break;
 8006b2a:	e020      	b.n	8006b6e <UART_SetConfig+0x342>
 8006b2c:	efff69f3 	.word	0xefff69f3
 8006b30:	40008000 	.word	0x40008000
 8006b34:	40013800 	.word	0x40013800
 8006b38:	40021000 	.word	0x40021000
 8006b3c:	40004400 	.word	0x40004400
 8006b40:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b44:	f7fd f990 	bl	8003e68 <HAL_RCC_GetPCLK2Freq>
 8006b48:	61f8      	str	r0, [r7, #28]
        break;
 8006b4a:	e010      	b.n	8006b6e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b4c:	4b4c      	ldr	r3, [pc, #304]	; (8006c80 <UART_SetConfig+0x454>)
 8006b4e:	61fb      	str	r3, [r7, #28]
        break;
 8006b50:	e00d      	b.n	8006b6e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b52:	f7fd f8db 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 8006b56:	61f8      	str	r0, [r7, #28]
        break;
 8006b58:	e009      	b.n	8006b6e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b5e:	61fb      	str	r3, [r7, #28]
        break;
 8006b60:	e005      	b.n	8006b6e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006b62:	2300      	movs	r3, #0
 8006b64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006b6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d077      	beq.n	8006c64 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	005a      	lsls	r2, r3, #1
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	085b      	lsrs	r3, r3, #1
 8006b7e:	441a      	add	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b88:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	2b0f      	cmp	r3, #15
 8006b8e:	d916      	bls.n	8006bbe <UART_SetConfig+0x392>
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b96:	d212      	bcs.n	8006bbe <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	f023 030f 	bic.w	r3, r3, #15
 8006ba0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	085b      	lsrs	r3, r3, #1
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	f003 0307 	and.w	r3, r3, #7
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	8afb      	ldrh	r3, [r7, #22]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	8afa      	ldrh	r2, [r7, #22]
 8006bba:	60da      	str	r2, [r3, #12]
 8006bbc:	e052      	b.n	8006c64 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006bc4:	e04e      	b.n	8006c64 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006bc6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bca:	2b08      	cmp	r3, #8
 8006bcc:	d827      	bhi.n	8006c1e <UART_SetConfig+0x3f2>
 8006bce:	a201      	add	r2, pc, #4	; (adr r2, 8006bd4 <UART_SetConfig+0x3a8>)
 8006bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd4:	08006bf9 	.word	0x08006bf9
 8006bd8:	08006c01 	.word	0x08006c01
 8006bdc:	08006c09 	.word	0x08006c09
 8006be0:	08006c1f 	.word	0x08006c1f
 8006be4:	08006c0f 	.word	0x08006c0f
 8006be8:	08006c1f 	.word	0x08006c1f
 8006bec:	08006c1f 	.word	0x08006c1f
 8006bf0:	08006c1f 	.word	0x08006c1f
 8006bf4:	08006c17 	.word	0x08006c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bf8:	f7fd f920 	bl	8003e3c <HAL_RCC_GetPCLK1Freq>
 8006bfc:	61f8      	str	r0, [r7, #28]
        break;
 8006bfe:	e014      	b.n	8006c2a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c00:	f7fd f932 	bl	8003e68 <HAL_RCC_GetPCLK2Freq>
 8006c04:	61f8      	str	r0, [r7, #28]
        break;
 8006c06:	e010      	b.n	8006c2a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c08:	4b1d      	ldr	r3, [pc, #116]	; (8006c80 <UART_SetConfig+0x454>)
 8006c0a:	61fb      	str	r3, [r7, #28]
        break;
 8006c0c:	e00d      	b.n	8006c2a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c0e:	f7fd f87d 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 8006c12:	61f8      	str	r0, [r7, #28]
        break;
 8006c14:	e009      	b.n	8006c2a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c1a:	61fb      	str	r3, [r7, #28]
        break;
 8006c1c:	e005      	b.n	8006c2a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006c28:	bf00      	nop
    }

    if (pclk != 0U)
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d019      	beq.n	8006c64 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	085a      	lsrs	r2, r3, #1
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	441a      	add	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c42:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	2b0f      	cmp	r3, #15
 8006c48:	d909      	bls.n	8006c5e <UART_SetConfig+0x432>
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c50:	d205      	bcs.n	8006c5e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	60da      	str	r2, [r3, #12]
 8006c5c:	e002      	b.n	8006c64 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006c70:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3728      	adds	r7, #40	; 0x28
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c7e:	bf00      	nop
 8006c80:	00f42400 	.word	0x00f42400

08006c84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c90:	f003 0308 	and.w	r3, r3, #8
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	430a      	orrs	r2, r1
 8006cac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	f003 0302 	and.w	r3, r3, #2
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf6:	f003 0304 	and.w	r3, r3, #4
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00a      	beq.n	8006d14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	430a      	orrs	r2, r1
 8006d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d18:	f003 0310 	and.w	r3, r3, #16
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00a      	beq.n	8006d36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	430a      	orrs	r2, r1
 8006d34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3a:	f003 0320 	and.w	r3, r3, #32
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	430a      	orrs	r2, r1
 8006d56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d01a      	beq.n	8006d9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d82:	d10a      	bne.n	8006d9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	430a      	orrs	r2, r1
 8006d98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00a      	beq.n	8006dbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	430a      	orrs	r2, r1
 8006dba:	605a      	str	r2, [r3, #4]
  }
}
 8006dbc:	bf00      	nop
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b098      	sub	sp, #96	; 0x60
 8006dcc:	af02      	add	r7, sp, #8
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006dd8:	f7fa fd64 	bl	80018a4 <HAL_GetTick>
 8006ddc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d12e      	bne.n	8006e4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006df4:	2200      	movs	r2, #0
 8006df6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f88c 	bl	8006f18 <UART_WaitOnFlagUntilTimeout>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d021      	beq.n	8006e4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
 8006e12:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e1a:	653b      	str	r3, [r7, #80]	; 0x50
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	461a      	mov	r2, r3
 8006e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e24:	647b      	str	r3, [r7, #68]	; 0x44
 8006e26:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e28:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e2c:	e841 2300 	strex	r3, r2, [r1]
 8006e30:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e6      	bne.n	8006e06 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	e062      	b.n	8006f10 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 0304 	and.w	r3, r3, #4
 8006e54:	2b04      	cmp	r3, #4
 8006e56:	d149      	bne.n	8006eec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006e5c:	9300      	str	r3, [sp, #0]
 8006e5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e60:	2200      	movs	r2, #0
 8006e62:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f856 	bl	8006f18 <UART_WaitOnFlagUntilTimeout>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d03c      	beq.n	8006eec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	623b      	str	r3, [r7, #32]
   return(result);
 8006e80:	6a3b      	ldr	r3, [r7, #32]
 8006e82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e90:	633b      	str	r3, [r7, #48]	; 0x30
 8006e92:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e6      	bne.n	8006e72 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	3308      	adds	r3, #8
 8006eaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	e853 3f00 	ldrex	r3, [r3]
 8006eb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0301 	bic.w	r3, r3, #1
 8006eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	3308      	adds	r3, #8
 8006ec2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ec4:	61fa      	str	r2, [r7, #28]
 8006ec6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec8:	69b9      	ldr	r1, [r7, #24]
 8006eca:	69fa      	ldr	r2, [r7, #28]
 8006ecc:	e841 2300 	strex	r3, r2, [r1]
 8006ed0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1e5      	bne.n	8006ea4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2220      	movs	r2, #32
 8006edc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	e011      	b.n	8006f10 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3758      	adds	r7, #88	; 0x58
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	4613      	mov	r3, r2
 8006f26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f28:	e049      	b.n	8006fbe <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f30:	d045      	beq.n	8006fbe <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f32:	f7fa fcb7 	bl	80018a4 <HAL_GetTick>
 8006f36:	4602      	mov	r2, r0
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	69ba      	ldr	r2, [r7, #24]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d302      	bcc.n	8006f48 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d101      	bne.n	8006f4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e048      	b.n	8006fde <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0304 	and.w	r3, r3, #4
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d031      	beq.n	8006fbe <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	69db      	ldr	r3, [r3, #28]
 8006f60:	f003 0308 	and.w	r3, r3, #8
 8006f64:	2b08      	cmp	r3, #8
 8006f66:	d110      	bne.n	8006f8a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2208      	movs	r2, #8
 8006f6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	f000 f838 	bl	8006fe6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2208      	movs	r2, #8
 8006f7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	e029      	b.n	8006fde <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	69db      	ldr	r3, [r3, #28]
 8006f90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f98:	d111      	bne.n	8006fbe <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006fa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f81e 	bl	8006fe6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2220      	movs	r2, #32
 8006fae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e00f      	b.n	8006fde <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	69da      	ldr	r2, [r3, #28]
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	4013      	ands	r3, r2
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	bf0c      	ite	eq
 8006fce:	2301      	moveq	r3, #1
 8006fd0:	2300      	movne	r3, #0
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	79fb      	ldrb	r3, [r7, #7]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d0a6      	beq.n	8006f2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3710      	adds	r7, #16
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fe6:	b480      	push	{r7}
 8006fe8:	b095      	sub	sp, #84	; 0x54
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ff6:	e853 3f00 	ldrex	r3, [r3]
 8006ffa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ffe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007002:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	461a      	mov	r2, r3
 800700a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800700c:	643b      	str	r3, [r7, #64]	; 0x40
 800700e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007010:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007012:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007014:	e841 2300 	strex	r3, r2, [r1]
 8007018:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800701a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800701c:	2b00      	cmp	r3, #0
 800701e:	d1e6      	bne.n	8006fee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	3308      	adds	r3, #8
 8007026:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007028:	6a3b      	ldr	r3, [r7, #32]
 800702a:	e853 3f00 	ldrex	r3, [r3]
 800702e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	f023 0301 	bic.w	r3, r3, #1
 8007036:	64bb      	str	r3, [r7, #72]	; 0x48
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3308      	adds	r3, #8
 800703e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007040:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007042:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007044:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007048:	e841 2300 	strex	r3, r2, [r1]
 800704c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800704e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e5      	bne.n	8007020 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007058:	2b01      	cmp	r3, #1
 800705a:	d118      	bne.n	800708e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	e853 3f00 	ldrex	r3, [r3]
 8007068:	60bb      	str	r3, [r7, #8]
   return(result);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	f023 0310 	bic.w	r3, r3, #16
 8007070:	647b      	str	r3, [r7, #68]	; 0x44
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	461a      	mov	r2, r3
 8007078:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800707a:	61bb      	str	r3, [r7, #24]
 800707c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707e:	6979      	ldr	r1, [r7, #20]
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	e841 2300 	strex	r3, r2, [r1]
 8007086:	613b      	str	r3, [r7, #16]
   return(result);
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1e6      	bne.n	800705c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2220      	movs	r2, #32
 8007092:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2200      	movs	r2, #0
 80070a0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80070a2:	bf00      	nop
 80070a4:	3754      	adds	r7, #84	; 0x54
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b084      	sub	sp, #16
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f7ff fb97 	bl	8006800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070d2:	bf00      	nop
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}

080070da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80070da:	b580      	push	{r7, lr}
 80070dc:	b088      	sub	sp, #32
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	e853 3f00 	ldrex	r3, [r3]
 80070ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070f6:	61fb      	str	r3, [r7, #28]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	461a      	mov	r2, r3
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	61bb      	str	r3, [r7, #24]
 8007102:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007104:	6979      	ldr	r1, [r7, #20]
 8007106:	69ba      	ldr	r2, [r7, #24]
 8007108:	e841 2300 	strex	r3, r2, [r1]
 800710c:	613b      	str	r3, [r7, #16]
   return(result);
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1e6      	bne.n	80070e2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2220      	movs	r2, #32
 8007118:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f7ff fb63 	bl	80067ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007126:	bf00      	nop
 8007128:	3720      	adds	r7, #32
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800712e:	b480      	push	{r7}
 8007130:	b083      	sub	sp, #12
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007136:	bf00      	nop
 8007138:	370c      	adds	r7, #12
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <atoi>:
 8007142:	220a      	movs	r2, #10
 8007144:	2100      	movs	r1, #0
 8007146:	f000 b883 	b.w	8007250 <strtol>
	...

0800714c <_strtol_l.constprop.0>:
 800714c:	2b01      	cmp	r3, #1
 800714e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007152:	d001      	beq.n	8007158 <_strtol_l.constprop.0+0xc>
 8007154:	2b24      	cmp	r3, #36	; 0x24
 8007156:	d906      	bls.n	8007166 <_strtol_l.constprop.0+0x1a>
 8007158:	f000 fb04 	bl	8007764 <__errno>
 800715c:	2316      	movs	r3, #22
 800715e:	6003      	str	r3, [r0, #0]
 8007160:	2000      	movs	r0, #0
 8007162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007166:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800724c <_strtol_l.constprop.0+0x100>
 800716a:	460d      	mov	r5, r1
 800716c:	462e      	mov	r6, r5
 800716e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007172:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007176:	f017 0708 	ands.w	r7, r7, #8
 800717a:	d1f7      	bne.n	800716c <_strtol_l.constprop.0+0x20>
 800717c:	2c2d      	cmp	r4, #45	; 0x2d
 800717e:	d132      	bne.n	80071e6 <_strtol_l.constprop.0+0x9a>
 8007180:	782c      	ldrb	r4, [r5, #0]
 8007182:	2701      	movs	r7, #1
 8007184:	1cb5      	adds	r5, r6, #2
 8007186:	2b00      	cmp	r3, #0
 8007188:	d05b      	beq.n	8007242 <_strtol_l.constprop.0+0xf6>
 800718a:	2b10      	cmp	r3, #16
 800718c:	d109      	bne.n	80071a2 <_strtol_l.constprop.0+0x56>
 800718e:	2c30      	cmp	r4, #48	; 0x30
 8007190:	d107      	bne.n	80071a2 <_strtol_l.constprop.0+0x56>
 8007192:	782c      	ldrb	r4, [r5, #0]
 8007194:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007198:	2c58      	cmp	r4, #88	; 0x58
 800719a:	d14d      	bne.n	8007238 <_strtol_l.constprop.0+0xec>
 800719c:	786c      	ldrb	r4, [r5, #1]
 800719e:	2310      	movs	r3, #16
 80071a0:	3502      	adds	r5, #2
 80071a2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80071a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80071aa:	f04f 0e00 	mov.w	lr, #0
 80071ae:	fbb8 f9f3 	udiv	r9, r8, r3
 80071b2:	4676      	mov	r6, lr
 80071b4:	fb03 8a19 	mls	sl, r3, r9, r8
 80071b8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80071bc:	f1bc 0f09 	cmp.w	ip, #9
 80071c0:	d816      	bhi.n	80071f0 <_strtol_l.constprop.0+0xa4>
 80071c2:	4664      	mov	r4, ip
 80071c4:	42a3      	cmp	r3, r4
 80071c6:	dd24      	ble.n	8007212 <_strtol_l.constprop.0+0xc6>
 80071c8:	f1be 3fff 	cmp.w	lr, #4294967295
 80071cc:	d008      	beq.n	80071e0 <_strtol_l.constprop.0+0x94>
 80071ce:	45b1      	cmp	r9, r6
 80071d0:	d31c      	bcc.n	800720c <_strtol_l.constprop.0+0xc0>
 80071d2:	d101      	bne.n	80071d8 <_strtol_l.constprop.0+0x8c>
 80071d4:	45a2      	cmp	sl, r4
 80071d6:	db19      	blt.n	800720c <_strtol_l.constprop.0+0xc0>
 80071d8:	fb06 4603 	mla	r6, r6, r3, r4
 80071dc:	f04f 0e01 	mov.w	lr, #1
 80071e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071e4:	e7e8      	b.n	80071b8 <_strtol_l.constprop.0+0x6c>
 80071e6:	2c2b      	cmp	r4, #43	; 0x2b
 80071e8:	bf04      	itt	eq
 80071ea:	782c      	ldrbeq	r4, [r5, #0]
 80071ec:	1cb5      	addeq	r5, r6, #2
 80071ee:	e7ca      	b.n	8007186 <_strtol_l.constprop.0+0x3a>
 80071f0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80071f4:	f1bc 0f19 	cmp.w	ip, #25
 80071f8:	d801      	bhi.n	80071fe <_strtol_l.constprop.0+0xb2>
 80071fa:	3c37      	subs	r4, #55	; 0x37
 80071fc:	e7e2      	b.n	80071c4 <_strtol_l.constprop.0+0x78>
 80071fe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007202:	f1bc 0f19 	cmp.w	ip, #25
 8007206:	d804      	bhi.n	8007212 <_strtol_l.constprop.0+0xc6>
 8007208:	3c57      	subs	r4, #87	; 0x57
 800720a:	e7db      	b.n	80071c4 <_strtol_l.constprop.0+0x78>
 800720c:	f04f 3eff 	mov.w	lr, #4294967295
 8007210:	e7e6      	b.n	80071e0 <_strtol_l.constprop.0+0x94>
 8007212:	f1be 3fff 	cmp.w	lr, #4294967295
 8007216:	d105      	bne.n	8007224 <_strtol_l.constprop.0+0xd8>
 8007218:	2322      	movs	r3, #34	; 0x22
 800721a:	6003      	str	r3, [r0, #0]
 800721c:	4646      	mov	r6, r8
 800721e:	b942      	cbnz	r2, 8007232 <_strtol_l.constprop.0+0xe6>
 8007220:	4630      	mov	r0, r6
 8007222:	e79e      	b.n	8007162 <_strtol_l.constprop.0+0x16>
 8007224:	b107      	cbz	r7, 8007228 <_strtol_l.constprop.0+0xdc>
 8007226:	4276      	negs	r6, r6
 8007228:	2a00      	cmp	r2, #0
 800722a:	d0f9      	beq.n	8007220 <_strtol_l.constprop.0+0xd4>
 800722c:	f1be 0f00 	cmp.w	lr, #0
 8007230:	d000      	beq.n	8007234 <_strtol_l.constprop.0+0xe8>
 8007232:	1e69      	subs	r1, r5, #1
 8007234:	6011      	str	r1, [r2, #0]
 8007236:	e7f3      	b.n	8007220 <_strtol_l.constprop.0+0xd4>
 8007238:	2430      	movs	r4, #48	; 0x30
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1b1      	bne.n	80071a2 <_strtol_l.constprop.0+0x56>
 800723e:	2308      	movs	r3, #8
 8007240:	e7af      	b.n	80071a2 <_strtol_l.constprop.0+0x56>
 8007242:	2c30      	cmp	r4, #48	; 0x30
 8007244:	d0a5      	beq.n	8007192 <_strtol_l.constprop.0+0x46>
 8007246:	230a      	movs	r3, #10
 8007248:	e7ab      	b.n	80071a2 <_strtol_l.constprop.0+0x56>
 800724a:	bf00      	nop
 800724c:	08008781 	.word	0x08008781

08007250 <strtol>:
 8007250:	4613      	mov	r3, r2
 8007252:	460a      	mov	r2, r1
 8007254:	4601      	mov	r1, r0
 8007256:	4802      	ldr	r0, [pc, #8]	; (8007260 <strtol+0x10>)
 8007258:	6800      	ldr	r0, [r0, #0]
 800725a:	f7ff bf77 	b.w	800714c <_strtol_l.constprop.0>
 800725e:	bf00      	nop
 8007260:	200000a4 	.word	0x200000a4

08007264 <std>:
 8007264:	2300      	movs	r3, #0
 8007266:	b510      	push	{r4, lr}
 8007268:	4604      	mov	r4, r0
 800726a:	e9c0 3300 	strd	r3, r3, [r0]
 800726e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007272:	6083      	str	r3, [r0, #8]
 8007274:	8181      	strh	r1, [r0, #12]
 8007276:	6643      	str	r3, [r0, #100]	; 0x64
 8007278:	81c2      	strh	r2, [r0, #14]
 800727a:	6183      	str	r3, [r0, #24]
 800727c:	4619      	mov	r1, r3
 800727e:	2208      	movs	r2, #8
 8007280:	305c      	adds	r0, #92	; 0x5c
 8007282:	f000 f9c4 	bl	800760e <memset>
 8007286:	4b0d      	ldr	r3, [pc, #52]	; (80072bc <std+0x58>)
 8007288:	6263      	str	r3, [r4, #36]	; 0x24
 800728a:	4b0d      	ldr	r3, [pc, #52]	; (80072c0 <std+0x5c>)
 800728c:	62a3      	str	r3, [r4, #40]	; 0x28
 800728e:	4b0d      	ldr	r3, [pc, #52]	; (80072c4 <std+0x60>)
 8007290:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007292:	4b0d      	ldr	r3, [pc, #52]	; (80072c8 <std+0x64>)
 8007294:	6323      	str	r3, [r4, #48]	; 0x30
 8007296:	4b0d      	ldr	r3, [pc, #52]	; (80072cc <std+0x68>)
 8007298:	6224      	str	r4, [r4, #32]
 800729a:	429c      	cmp	r4, r3
 800729c:	d006      	beq.n	80072ac <std+0x48>
 800729e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80072a2:	4294      	cmp	r4, r2
 80072a4:	d002      	beq.n	80072ac <std+0x48>
 80072a6:	33d0      	adds	r3, #208	; 0xd0
 80072a8:	429c      	cmp	r4, r3
 80072aa:	d105      	bne.n	80072b8 <std+0x54>
 80072ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80072b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072b4:	f000 ba80 	b.w	80077b8 <__retarget_lock_init_recursive>
 80072b8:	bd10      	pop	{r4, pc}
 80072ba:	bf00      	nop
 80072bc:	08007589 	.word	0x08007589
 80072c0:	080075ab 	.word	0x080075ab
 80072c4:	080075e3 	.word	0x080075e3
 80072c8:	08007607 	.word	0x08007607
 80072cc:	20000284 	.word	0x20000284

080072d0 <stdio_exit_handler>:
 80072d0:	4a02      	ldr	r2, [pc, #8]	; (80072dc <stdio_exit_handler+0xc>)
 80072d2:	4903      	ldr	r1, [pc, #12]	; (80072e0 <stdio_exit_handler+0x10>)
 80072d4:	4803      	ldr	r0, [pc, #12]	; (80072e4 <stdio_exit_handler+0x14>)
 80072d6:	f000 b869 	b.w	80073ac <_fwalk_sglue>
 80072da:	bf00      	nop
 80072dc:	2000004c 	.word	0x2000004c
 80072e0:	080080b1 	.word	0x080080b1
 80072e4:	20000058 	.word	0x20000058

080072e8 <cleanup_stdio>:
 80072e8:	6841      	ldr	r1, [r0, #4]
 80072ea:	4b0c      	ldr	r3, [pc, #48]	; (800731c <cleanup_stdio+0x34>)
 80072ec:	4299      	cmp	r1, r3
 80072ee:	b510      	push	{r4, lr}
 80072f0:	4604      	mov	r4, r0
 80072f2:	d001      	beq.n	80072f8 <cleanup_stdio+0x10>
 80072f4:	f000 fedc 	bl	80080b0 <_fflush_r>
 80072f8:	68a1      	ldr	r1, [r4, #8]
 80072fa:	4b09      	ldr	r3, [pc, #36]	; (8007320 <cleanup_stdio+0x38>)
 80072fc:	4299      	cmp	r1, r3
 80072fe:	d002      	beq.n	8007306 <cleanup_stdio+0x1e>
 8007300:	4620      	mov	r0, r4
 8007302:	f000 fed5 	bl	80080b0 <_fflush_r>
 8007306:	68e1      	ldr	r1, [r4, #12]
 8007308:	4b06      	ldr	r3, [pc, #24]	; (8007324 <cleanup_stdio+0x3c>)
 800730a:	4299      	cmp	r1, r3
 800730c:	d004      	beq.n	8007318 <cleanup_stdio+0x30>
 800730e:	4620      	mov	r0, r4
 8007310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007314:	f000 becc 	b.w	80080b0 <_fflush_r>
 8007318:	bd10      	pop	{r4, pc}
 800731a:	bf00      	nop
 800731c:	20000284 	.word	0x20000284
 8007320:	200002ec 	.word	0x200002ec
 8007324:	20000354 	.word	0x20000354

08007328 <global_stdio_init.part.0>:
 8007328:	b510      	push	{r4, lr}
 800732a:	4b0b      	ldr	r3, [pc, #44]	; (8007358 <global_stdio_init.part.0+0x30>)
 800732c:	4c0b      	ldr	r4, [pc, #44]	; (800735c <global_stdio_init.part.0+0x34>)
 800732e:	4a0c      	ldr	r2, [pc, #48]	; (8007360 <global_stdio_init.part.0+0x38>)
 8007330:	601a      	str	r2, [r3, #0]
 8007332:	4620      	mov	r0, r4
 8007334:	2200      	movs	r2, #0
 8007336:	2104      	movs	r1, #4
 8007338:	f7ff ff94 	bl	8007264 <std>
 800733c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007340:	2201      	movs	r2, #1
 8007342:	2109      	movs	r1, #9
 8007344:	f7ff ff8e 	bl	8007264 <std>
 8007348:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800734c:	2202      	movs	r2, #2
 800734e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007352:	2112      	movs	r1, #18
 8007354:	f7ff bf86 	b.w	8007264 <std>
 8007358:	200003bc 	.word	0x200003bc
 800735c:	20000284 	.word	0x20000284
 8007360:	080072d1 	.word	0x080072d1

08007364 <__sfp_lock_acquire>:
 8007364:	4801      	ldr	r0, [pc, #4]	; (800736c <__sfp_lock_acquire+0x8>)
 8007366:	f000 ba28 	b.w	80077ba <__retarget_lock_acquire_recursive>
 800736a:	bf00      	nop
 800736c:	200003c5 	.word	0x200003c5

08007370 <__sfp_lock_release>:
 8007370:	4801      	ldr	r0, [pc, #4]	; (8007378 <__sfp_lock_release+0x8>)
 8007372:	f000 ba23 	b.w	80077bc <__retarget_lock_release_recursive>
 8007376:	bf00      	nop
 8007378:	200003c5 	.word	0x200003c5

0800737c <__sinit>:
 800737c:	b510      	push	{r4, lr}
 800737e:	4604      	mov	r4, r0
 8007380:	f7ff fff0 	bl	8007364 <__sfp_lock_acquire>
 8007384:	6a23      	ldr	r3, [r4, #32]
 8007386:	b11b      	cbz	r3, 8007390 <__sinit+0x14>
 8007388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800738c:	f7ff bff0 	b.w	8007370 <__sfp_lock_release>
 8007390:	4b04      	ldr	r3, [pc, #16]	; (80073a4 <__sinit+0x28>)
 8007392:	6223      	str	r3, [r4, #32]
 8007394:	4b04      	ldr	r3, [pc, #16]	; (80073a8 <__sinit+0x2c>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1f5      	bne.n	8007388 <__sinit+0xc>
 800739c:	f7ff ffc4 	bl	8007328 <global_stdio_init.part.0>
 80073a0:	e7f2      	b.n	8007388 <__sinit+0xc>
 80073a2:	bf00      	nop
 80073a4:	080072e9 	.word	0x080072e9
 80073a8:	200003bc 	.word	0x200003bc

080073ac <_fwalk_sglue>:
 80073ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b0:	4607      	mov	r7, r0
 80073b2:	4688      	mov	r8, r1
 80073b4:	4614      	mov	r4, r2
 80073b6:	2600      	movs	r6, #0
 80073b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073bc:	f1b9 0901 	subs.w	r9, r9, #1
 80073c0:	d505      	bpl.n	80073ce <_fwalk_sglue+0x22>
 80073c2:	6824      	ldr	r4, [r4, #0]
 80073c4:	2c00      	cmp	r4, #0
 80073c6:	d1f7      	bne.n	80073b8 <_fwalk_sglue+0xc>
 80073c8:	4630      	mov	r0, r6
 80073ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073ce:	89ab      	ldrh	r3, [r5, #12]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d907      	bls.n	80073e4 <_fwalk_sglue+0x38>
 80073d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80073d8:	3301      	adds	r3, #1
 80073da:	d003      	beq.n	80073e4 <_fwalk_sglue+0x38>
 80073dc:	4629      	mov	r1, r5
 80073de:	4638      	mov	r0, r7
 80073e0:	47c0      	blx	r8
 80073e2:	4306      	orrs	r6, r0
 80073e4:	3568      	adds	r5, #104	; 0x68
 80073e6:	e7e9      	b.n	80073bc <_fwalk_sglue+0x10>

080073e8 <getchar>:
 80073e8:	4b02      	ldr	r3, [pc, #8]	; (80073f4 <getchar+0xc>)
 80073ea:	6818      	ldr	r0, [r3, #0]
 80073ec:	6841      	ldr	r1, [r0, #4]
 80073ee:	f000 be99 	b.w	8008124 <_getc_r>
 80073f2:	bf00      	nop
 80073f4:	200000a4 	.word	0x200000a4

080073f8 <iprintf>:
 80073f8:	b40f      	push	{r0, r1, r2, r3}
 80073fa:	b507      	push	{r0, r1, r2, lr}
 80073fc:	4906      	ldr	r1, [pc, #24]	; (8007418 <iprintf+0x20>)
 80073fe:	ab04      	add	r3, sp, #16
 8007400:	6808      	ldr	r0, [r1, #0]
 8007402:	f853 2b04 	ldr.w	r2, [r3], #4
 8007406:	6881      	ldr	r1, [r0, #8]
 8007408:	9301      	str	r3, [sp, #4]
 800740a:	f000 fb21 	bl	8007a50 <_vfiprintf_r>
 800740e:	b003      	add	sp, #12
 8007410:	f85d eb04 	ldr.w	lr, [sp], #4
 8007414:	b004      	add	sp, #16
 8007416:	4770      	bx	lr
 8007418:	200000a4 	.word	0x200000a4

0800741c <putchar>:
 800741c:	4b02      	ldr	r3, [pc, #8]	; (8007428 <putchar+0xc>)
 800741e:	4601      	mov	r1, r0
 8007420:	6818      	ldr	r0, [r3, #0]
 8007422:	6882      	ldr	r2, [r0, #8]
 8007424:	f000 bf0b 	b.w	800823e <_putc_r>
 8007428:	200000a4 	.word	0x200000a4

0800742c <setvbuf>:
 800742c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007430:	461d      	mov	r5, r3
 8007432:	4b54      	ldr	r3, [pc, #336]	; (8007584 <setvbuf+0x158>)
 8007434:	681f      	ldr	r7, [r3, #0]
 8007436:	4604      	mov	r4, r0
 8007438:	460e      	mov	r6, r1
 800743a:	4690      	mov	r8, r2
 800743c:	b127      	cbz	r7, 8007448 <setvbuf+0x1c>
 800743e:	6a3b      	ldr	r3, [r7, #32]
 8007440:	b913      	cbnz	r3, 8007448 <setvbuf+0x1c>
 8007442:	4638      	mov	r0, r7
 8007444:	f7ff ff9a 	bl	800737c <__sinit>
 8007448:	f1b8 0f02 	cmp.w	r8, #2
 800744c:	d006      	beq.n	800745c <setvbuf+0x30>
 800744e:	f1b8 0f01 	cmp.w	r8, #1
 8007452:	f200 8094 	bhi.w	800757e <setvbuf+0x152>
 8007456:	2d00      	cmp	r5, #0
 8007458:	f2c0 8091 	blt.w	800757e <setvbuf+0x152>
 800745c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800745e:	07da      	lsls	r2, r3, #31
 8007460:	d405      	bmi.n	800746e <setvbuf+0x42>
 8007462:	89a3      	ldrh	r3, [r4, #12]
 8007464:	059b      	lsls	r3, r3, #22
 8007466:	d402      	bmi.n	800746e <setvbuf+0x42>
 8007468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800746a:	f000 f9a6 	bl	80077ba <__retarget_lock_acquire_recursive>
 800746e:	4621      	mov	r1, r4
 8007470:	4638      	mov	r0, r7
 8007472:	f000 fe1d 	bl	80080b0 <_fflush_r>
 8007476:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007478:	b141      	cbz	r1, 800748c <setvbuf+0x60>
 800747a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800747e:	4299      	cmp	r1, r3
 8007480:	d002      	beq.n	8007488 <setvbuf+0x5c>
 8007482:	4638      	mov	r0, r7
 8007484:	f000 f9ba 	bl	80077fc <_free_r>
 8007488:	2300      	movs	r3, #0
 800748a:	6363      	str	r3, [r4, #52]	; 0x34
 800748c:	2300      	movs	r3, #0
 800748e:	61a3      	str	r3, [r4, #24]
 8007490:	6063      	str	r3, [r4, #4]
 8007492:	89a3      	ldrh	r3, [r4, #12]
 8007494:	0618      	lsls	r0, r3, #24
 8007496:	d503      	bpl.n	80074a0 <setvbuf+0x74>
 8007498:	6921      	ldr	r1, [r4, #16]
 800749a:	4638      	mov	r0, r7
 800749c:	f000 f9ae 	bl	80077fc <_free_r>
 80074a0:	89a3      	ldrh	r3, [r4, #12]
 80074a2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80074a6:	f023 0303 	bic.w	r3, r3, #3
 80074aa:	f1b8 0f02 	cmp.w	r8, #2
 80074ae:	81a3      	strh	r3, [r4, #12]
 80074b0:	d05f      	beq.n	8007572 <setvbuf+0x146>
 80074b2:	ab01      	add	r3, sp, #4
 80074b4:	466a      	mov	r2, sp
 80074b6:	4621      	mov	r1, r4
 80074b8:	4638      	mov	r0, r7
 80074ba:	f000 fe5e 	bl	800817a <__swhatbuf_r>
 80074be:	89a3      	ldrh	r3, [r4, #12]
 80074c0:	4318      	orrs	r0, r3
 80074c2:	81a0      	strh	r0, [r4, #12]
 80074c4:	bb2d      	cbnz	r5, 8007512 <setvbuf+0xe6>
 80074c6:	9d00      	ldr	r5, [sp, #0]
 80074c8:	4628      	mov	r0, r5
 80074ca:	f000 f9e3 	bl	8007894 <malloc>
 80074ce:	4606      	mov	r6, r0
 80074d0:	2800      	cmp	r0, #0
 80074d2:	d150      	bne.n	8007576 <setvbuf+0x14a>
 80074d4:	f8dd 9000 	ldr.w	r9, [sp]
 80074d8:	45a9      	cmp	r9, r5
 80074da:	d13e      	bne.n	800755a <setvbuf+0x12e>
 80074dc:	f04f 35ff 	mov.w	r5, #4294967295
 80074e0:	2200      	movs	r2, #0
 80074e2:	60a2      	str	r2, [r4, #8]
 80074e4:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80074e8:	6022      	str	r2, [r4, #0]
 80074ea:	6122      	str	r2, [r4, #16]
 80074ec:	2201      	movs	r2, #1
 80074ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074f2:	6162      	str	r2, [r4, #20]
 80074f4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074f6:	f043 0302 	orr.w	r3, r3, #2
 80074fa:	07d1      	lsls	r1, r2, #31
 80074fc:	81a3      	strh	r3, [r4, #12]
 80074fe:	d404      	bmi.n	800750a <setvbuf+0xde>
 8007500:	059b      	lsls	r3, r3, #22
 8007502:	d402      	bmi.n	800750a <setvbuf+0xde>
 8007504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007506:	f000 f959 	bl	80077bc <__retarget_lock_release_recursive>
 800750a:	4628      	mov	r0, r5
 800750c:	b003      	add	sp, #12
 800750e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007512:	2e00      	cmp	r6, #0
 8007514:	d0d8      	beq.n	80074c8 <setvbuf+0x9c>
 8007516:	6a3b      	ldr	r3, [r7, #32]
 8007518:	b913      	cbnz	r3, 8007520 <setvbuf+0xf4>
 800751a:	4638      	mov	r0, r7
 800751c:	f7ff ff2e 	bl	800737c <__sinit>
 8007520:	f1b8 0f01 	cmp.w	r8, #1
 8007524:	bf08      	it	eq
 8007526:	89a3      	ldrheq	r3, [r4, #12]
 8007528:	6026      	str	r6, [r4, #0]
 800752a:	bf04      	itt	eq
 800752c:	f043 0301 	orreq.w	r3, r3, #1
 8007530:	81a3      	strheq	r3, [r4, #12]
 8007532:	89a3      	ldrh	r3, [r4, #12]
 8007534:	f013 0208 	ands.w	r2, r3, #8
 8007538:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800753c:	d01d      	beq.n	800757a <setvbuf+0x14e>
 800753e:	07da      	lsls	r2, r3, #31
 8007540:	bf41      	itttt	mi
 8007542:	2200      	movmi	r2, #0
 8007544:	426d      	negmi	r5, r5
 8007546:	60a2      	strmi	r2, [r4, #8]
 8007548:	61a5      	strmi	r5, [r4, #24]
 800754a:	bf58      	it	pl
 800754c:	60a5      	strpl	r5, [r4, #8]
 800754e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007550:	f015 0501 	ands.w	r5, r5, #1
 8007554:	d0d4      	beq.n	8007500 <setvbuf+0xd4>
 8007556:	2500      	movs	r5, #0
 8007558:	e7d7      	b.n	800750a <setvbuf+0xde>
 800755a:	4648      	mov	r0, r9
 800755c:	f000 f99a 	bl	8007894 <malloc>
 8007560:	4606      	mov	r6, r0
 8007562:	2800      	cmp	r0, #0
 8007564:	d0ba      	beq.n	80074dc <setvbuf+0xb0>
 8007566:	89a3      	ldrh	r3, [r4, #12]
 8007568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800756c:	81a3      	strh	r3, [r4, #12]
 800756e:	464d      	mov	r5, r9
 8007570:	e7d1      	b.n	8007516 <setvbuf+0xea>
 8007572:	2500      	movs	r5, #0
 8007574:	e7b4      	b.n	80074e0 <setvbuf+0xb4>
 8007576:	46a9      	mov	r9, r5
 8007578:	e7f5      	b.n	8007566 <setvbuf+0x13a>
 800757a:	60a2      	str	r2, [r4, #8]
 800757c:	e7e7      	b.n	800754e <setvbuf+0x122>
 800757e:	f04f 35ff 	mov.w	r5, #4294967295
 8007582:	e7c2      	b.n	800750a <setvbuf+0xde>
 8007584:	200000a4 	.word	0x200000a4

08007588 <__sread>:
 8007588:	b510      	push	{r4, lr}
 800758a:	460c      	mov	r4, r1
 800758c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007590:	f000 f8c4 	bl	800771c <_read_r>
 8007594:	2800      	cmp	r0, #0
 8007596:	bfab      	itete	ge
 8007598:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800759a:	89a3      	ldrhlt	r3, [r4, #12]
 800759c:	181b      	addge	r3, r3, r0
 800759e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075a2:	bfac      	ite	ge
 80075a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80075a6:	81a3      	strhlt	r3, [r4, #12]
 80075a8:	bd10      	pop	{r4, pc}

080075aa <__swrite>:
 80075aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075ae:	461f      	mov	r7, r3
 80075b0:	898b      	ldrh	r3, [r1, #12]
 80075b2:	05db      	lsls	r3, r3, #23
 80075b4:	4605      	mov	r5, r0
 80075b6:	460c      	mov	r4, r1
 80075b8:	4616      	mov	r6, r2
 80075ba:	d505      	bpl.n	80075c8 <__swrite+0x1e>
 80075bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075c0:	2302      	movs	r3, #2
 80075c2:	2200      	movs	r2, #0
 80075c4:	f000 f898 	bl	80076f8 <_lseek_r>
 80075c8:	89a3      	ldrh	r3, [r4, #12]
 80075ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075d2:	81a3      	strh	r3, [r4, #12]
 80075d4:	4632      	mov	r2, r6
 80075d6:	463b      	mov	r3, r7
 80075d8:	4628      	mov	r0, r5
 80075da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075de:	f000 b8af 	b.w	8007740 <_write_r>

080075e2 <__sseek>:
 80075e2:	b510      	push	{r4, lr}
 80075e4:	460c      	mov	r4, r1
 80075e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ea:	f000 f885 	bl	80076f8 <_lseek_r>
 80075ee:	1c43      	adds	r3, r0, #1
 80075f0:	89a3      	ldrh	r3, [r4, #12]
 80075f2:	bf15      	itete	ne
 80075f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80075f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80075fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80075fe:	81a3      	strheq	r3, [r4, #12]
 8007600:	bf18      	it	ne
 8007602:	81a3      	strhne	r3, [r4, #12]
 8007604:	bd10      	pop	{r4, pc}

08007606 <__sclose>:
 8007606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800760a:	f000 b865 	b.w	80076d8 <_close_r>

0800760e <memset>:
 800760e:	4402      	add	r2, r0
 8007610:	4603      	mov	r3, r0
 8007612:	4293      	cmp	r3, r2
 8007614:	d100      	bne.n	8007618 <memset+0xa>
 8007616:	4770      	bx	lr
 8007618:	f803 1b01 	strb.w	r1, [r3], #1
 800761c:	e7f9      	b.n	8007612 <memset+0x4>
	...

08007620 <strtok>:
 8007620:	4b16      	ldr	r3, [pc, #88]	; (800767c <strtok+0x5c>)
 8007622:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007624:	681e      	ldr	r6, [r3, #0]
 8007626:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8007628:	4605      	mov	r5, r0
 800762a:	b9fc      	cbnz	r4, 800766c <strtok+0x4c>
 800762c:	2050      	movs	r0, #80	; 0x50
 800762e:	9101      	str	r1, [sp, #4]
 8007630:	f000 f930 	bl	8007894 <malloc>
 8007634:	9901      	ldr	r1, [sp, #4]
 8007636:	6470      	str	r0, [r6, #68]	; 0x44
 8007638:	4602      	mov	r2, r0
 800763a:	b920      	cbnz	r0, 8007646 <strtok+0x26>
 800763c:	4b10      	ldr	r3, [pc, #64]	; (8007680 <strtok+0x60>)
 800763e:	4811      	ldr	r0, [pc, #68]	; (8007684 <strtok+0x64>)
 8007640:	215b      	movs	r1, #91	; 0x5b
 8007642:	f000 f8bd 	bl	80077c0 <__assert_func>
 8007646:	e9c0 4400 	strd	r4, r4, [r0]
 800764a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800764e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007652:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007656:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800765a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800765e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007662:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007666:	6184      	str	r4, [r0, #24]
 8007668:	7704      	strb	r4, [r0, #28]
 800766a:	6244      	str	r4, [r0, #36]	; 0x24
 800766c:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800766e:	2301      	movs	r3, #1
 8007670:	4628      	mov	r0, r5
 8007672:	b002      	add	sp, #8
 8007674:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007678:	f000 b806 	b.w	8007688 <__strtok_r>
 800767c:	200000a4 	.word	0x200000a4
 8007680:	08008881 	.word	0x08008881
 8007684:	08008898 	.word	0x08008898

08007688 <__strtok_r>:
 8007688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800768a:	b908      	cbnz	r0, 8007690 <__strtok_r+0x8>
 800768c:	6810      	ldr	r0, [r2, #0]
 800768e:	b188      	cbz	r0, 80076b4 <__strtok_r+0x2c>
 8007690:	4604      	mov	r4, r0
 8007692:	4620      	mov	r0, r4
 8007694:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007698:	460f      	mov	r7, r1
 800769a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800769e:	b91e      	cbnz	r6, 80076a8 <__strtok_r+0x20>
 80076a0:	b965      	cbnz	r5, 80076bc <__strtok_r+0x34>
 80076a2:	6015      	str	r5, [r2, #0]
 80076a4:	4628      	mov	r0, r5
 80076a6:	e005      	b.n	80076b4 <__strtok_r+0x2c>
 80076a8:	42b5      	cmp	r5, r6
 80076aa:	d1f6      	bne.n	800769a <__strtok_r+0x12>
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1f0      	bne.n	8007692 <__strtok_r+0xa>
 80076b0:	6014      	str	r4, [r2, #0]
 80076b2:	7003      	strb	r3, [r0, #0]
 80076b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076b6:	461c      	mov	r4, r3
 80076b8:	e00c      	b.n	80076d4 <__strtok_r+0x4c>
 80076ba:	b915      	cbnz	r5, 80076c2 <__strtok_r+0x3a>
 80076bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076c0:	460e      	mov	r6, r1
 80076c2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80076c6:	42ab      	cmp	r3, r5
 80076c8:	d1f7      	bne.n	80076ba <__strtok_r+0x32>
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0f3      	beq.n	80076b6 <__strtok_r+0x2e>
 80076ce:	2300      	movs	r3, #0
 80076d0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80076d4:	6014      	str	r4, [r2, #0]
 80076d6:	e7ed      	b.n	80076b4 <__strtok_r+0x2c>

080076d8 <_close_r>:
 80076d8:	b538      	push	{r3, r4, r5, lr}
 80076da:	4d06      	ldr	r5, [pc, #24]	; (80076f4 <_close_r+0x1c>)
 80076dc:	2300      	movs	r3, #0
 80076de:	4604      	mov	r4, r0
 80076e0:	4608      	mov	r0, r1
 80076e2:	602b      	str	r3, [r5, #0]
 80076e4:	f7f9 fda2 	bl	800122c <_close>
 80076e8:	1c43      	adds	r3, r0, #1
 80076ea:	d102      	bne.n	80076f2 <_close_r+0x1a>
 80076ec:	682b      	ldr	r3, [r5, #0]
 80076ee:	b103      	cbz	r3, 80076f2 <_close_r+0x1a>
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	bd38      	pop	{r3, r4, r5, pc}
 80076f4:	200003c0 	.word	0x200003c0

080076f8 <_lseek_r>:
 80076f8:	b538      	push	{r3, r4, r5, lr}
 80076fa:	4d07      	ldr	r5, [pc, #28]	; (8007718 <_lseek_r+0x20>)
 80076fc:	4604      	mov	r4, r0
 80076fe:	4608      	mov	r0, r1
 8007700:	4611      	mov	r1, r2
 8007702:	2200      	movs	r2, #0
 8007704:	602a      	str	r2, [r5, #0]
 8007706:	461a      	mov	r2, r3
 8007708:	f7f9 fda7 	bl	800125a <_lseek>
 800770c:	1c43      	adds	r3, r0, #1
 800770e:	d102      	bne.n	8007716 <_lseek_r+0x1e>
 8007710:	682b      	ldr	r3, [r5, #0]
 8007712:	b103      	cbz	r3, 8007716 <_lseek_r+0x1e>
 8007714:	6023      	str	r3, [r4, #0]
 8007716:	bd38      	pop	{r3, r4, r5, pc}
 8007718:	200003c0 	.word	0x200003c0

0800771c <_read_r>:
 800771c:	b538      	push	{r3, r4, r5, lr}
 800771e:	4d07      	ldr	r5, [pc, #28]	; (800773c <_read_r+0x20>)
 8007720:	4604      	mov	r4, r0
 8007722:	4608      	mov	r0, r1
 8007724:	4611      	mov	r1, r2
 8007726:	2200      	movs	r2, #0
 8007728:	602a      	str	r2, [r5, #0]
 800772a:	461a      	mov	r2, r3
 800772c:	f7f9 fda6 	bl	800127c <_read>
 8007730:	1c43      	adds	r3, r0, #1
 8007732:	d102      	bne.n	800773a <_read_r+0x1e>
 8007734:	682b      	ldr	r3, [r5, #0]
 8007736:	b103      	cbz	r3, 800773a <_read_r+0x1e>
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	bd38      	pop	{r3, r4, r5, pc}
 800773c:	200003c0 	.word	0x200003c0

08007740 <_write_r>:
 8007740:	b538      	push	{r3, r4, r5, lr}
 8007742:	4d07      	ldr	r5, [pc, #28]	; (8007760 <_write_r+0x20>)
 8007744:	4604      	mov	r4, r0
 8007746:	4608      	mov	r0, r1
 8007748:	4611      	mov	r1, r2
 800774a:	2200      	movs	r2, #0
 800774c:	602a      	str	r2, [r5, #0]
 800774e:	461a      	mov	r2, r3
 8007750:	f7f9 fd40 	bl	80011d4 <_write>
 8007754:	1c43      	adds	r3, r0, #1
 8007756:	d102      	bne.n	800775e <_write_r+0x1e>
 8007758:	682b      	ldr	r3, [r5, #0]
 800775a:	b103      	cbz	r3, 800775e <_write_r+0x1e>
 800775c:	6023      	str	r3, [r4, #0]
 800775e:	bd38      	pop	{r3, r4, r5, pc}
 8007760:	200003c0 	.word	0x200003c0

08007764 <__errno>:
 8007764:	4b01      	ldr	r3, [pc, #4]	; (800776c <__errno+0x8>)
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	200000a4 	.word	0x200000a4

08007770 <__libc_init_array>:
 8007770:	b570      	push	{r4, r5, r6, lr}
 8007772:	4d0d      	ldr	r5, [pc, #52]	; (80077a8 <__libc_init_array+0x38>)
 8007774:	4c0d      	ldr	r4, [pc, #52]	; (80077ac <__libc_init_array+0x3c>)
 8007776:	1b64      	subs	r4, r4, r5
 8007778:	10a4      	asrs	r4, r4, #2
 800777a:	2600      	movs	r6, #0
 800777c:	42a6      	cmp	r6, r4
 800777e:	d109      	bne.n	8007794 <__libc_init_array+0x24>
 8007780:	4d0b      	ldr	r5, [pc, #44]	; (80077b0 <__libc_init_array+0x40>)
 8007782:	4c0c      	ldr	r4, [pc, #48]	; (80077b4 <__libc_init_array+0x44>)
 8007784:	f000 ff40 	bl	8008608 <_init>
 8007788:	1b64      	subs	r4, r4, r5
 800778a:	10a4      	asrs	r4, r4, #2
 800778c:	2600      	movs	r6, #0
 800778e:	42a6      	cmp	r6, r4
 8007790:	d105      	bne.n	800779e <__libc_init_array+0x2e>
 8007792:	bd70      	pop	{r4, r5, r6, pc}
 8007794:	f855 3b04 	ldr.w	r3, [r5], #4
 8007798:	4798      	blx	r3
 800779a:	3601      	adds	r6, #1
 800779c:	e7ee      	b.n	800777c <__libc_init_array+0xc>
 800779e:	f855 3b04 	ldr.w	r3, [r5], #4
 80077a2:	4798      	blx	r3
 80077a4:	3601      	adds	r6, #1
 80077a6:	e7f2      	b.n	800778e <__libc_init_array+0x1e>
 80077a8:	0800896c 	.word	0x0800896c
 80077ac:	0800896c 	.word	0x0800896c
 80077b0:	0800896c 	.word	0x0800896c
 80077b4:	08008970 	.word	0x08008970

080077b8 <__retarget_lock_init_recursive>:
 80077b8:	4770      	bx	lr

080077ba <__retarget_lock_acquire_recursive>:
 80077ba:	4770      	bx	lr

080077bc <__retarget_lock_release_recursive>:
 80077bc:	4770      	bx	lr
	...

080077c0 <__assert_func>:
 80077c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077c2:	4614      	mov	r4, r2
 80077c4:	461a      	mov	r2, r3
 80077c6:	4b09      	ldr	r3, [pc, #36]	; (80077ec <__assert_func+0x2c>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4605      	mov	r5, r0
 80077cc:	68d8      	ldr	r0, [r3, #12]
 80077ce:	b14c      	cbz	r4, 80077e4 <__assert_func+0x24>
 80077d0:	4b07      	ldr	r3, [pc, #28]	; (80077f0 <__assert_func+0x30>)
 80077d2:	9100      	str	r1, [sp, #0]
 80077d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077d8:	4906      	ldr	r1, [pc, #24]	; (80077f4 <__assert_func+0x34>)
 80077da:	462b      	mov	r3, r5
 80077dc:	f000 fc90 	bl	8008100 <fiprintf>
 80077e0:	f000 fe40 	bl	8008464 <abort>
 80077e4:	4b04      	ldr	r3, [pc, #16]	; (80077f8 <__assert_func+0x38>)
 80077e6:	461c      	mov	r4, r3
 80077e8:	e7f3      	b.n	80077d2 <__assert_func+0x12>
 80077ea:	bf00      	nop
 80077ec:	200000a4 	.word	0x200000a4
 80077f0:	080088f2 	.word	0x080088f2
 80077f4:	080088ff 	.word	0x080088ff
 80077f8:	0800892d 	.word	0x0800892d

080077fc <_free_r>:
 80077fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077fe:	2900      	cmp	r1, #0
 8007800:	d044      	beq.n	800788c <_free_r+0x90>
 8007802:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007806:	9001      	str	r0, [sp, #4]
 8007808:	2b00      	cmp	r3, #0
 800780a:	f1a1 0404 	sub.w	r4, r1, #4
 800780e:	bfb8      	it	lt
 8007810:	18e4      	addlt	r4, r4, r3
 8007812:	f000 f8e7 	bl	80079e4 <__malloc_lock>
 8007816:	4a1e      	ldr	r2, [pc, #120]	; (8007890 <_free_r+0x94>)
 8007818:	9801      	ldr	r0, [sp, #4]
 800781a:	6813      	ldr	r3, [r2, #0]
 800781c:	b933      	cbnz	r3, 800782c <_free_r+0x30>
 800781e:	6063      	str	r3, [r4, #4]
 8007820:	6014      	str	r4, [r2, #0]
 8007822:	b003      	add	sp, #12
 8007824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007828:	f000 b8e2 	b.w	80079f0 <__malloc_unlock>
 800782c:	42a3      	cmp	r3, r4
 800782e:	d908      	bls.n	8007842 <_free_r+0x46>
 8007830:	6825      	ldr	r5, [r4, #0]
 8007832:	1961      	adds	r1, r4, r5
 8007834:	428b      	cmp	r3, r1
 8007836:	bf01      	itttt	eq
 8007838:	6819      	ldreq	r1, [r3, #0]
 800783a:	685b      	ldreq	r3, [r3, #4]
 800783c:	1949      	addeq	r1, r1, r5
 800783e:	6021      	streq	r1, [r4, #0]
 8007840:	e7ed      	b.n	800781e <_free_r+0x22>
 8007842:	461a      	mov	r2, r3
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	b10b      	cbz	r3, 800784c <_free_r+0x50>
 8007848:	42a3      	cmp	r3, r4
 800784a:	d9fa      	bls.n	8007842 <_free_r+0x46>
 800784c:	6811      	ldr	r1, [r2, #0]
 800784e:	1855      	adds	r5, r2, r1
 8007850:	42a5      	cmp	r5, r4
 8007852:	d10b      	bne.n	800786c <_free_r+0x70>
 8007854:	6824      	ldr	r4, [r4, #0]
 8007856:	4421      	add	r1, r4
 8007858:	1854      	adds	r4, r2, r1
 800785a:	42a3      	cmp	r3, r4
 800785c:	6011      	str	r1, [r2, #0]
 800785e:	d1e0      	bne.n	8007822 <_free_r+0x26>
 8007860:	681c      	ldr	r4, [r3, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	6053      	str	r3, [r2, #4]
 8007866:	440c      	add	r4, r1
 8007868:	6014      	str	r4, [r2, #0]
 800786a:	e7da      	b.n	8007822 <_free_r+0x26>
 800786c:	d902      	bls.n	8007874 <_free_r+0x78>
 800786e:	230c      	movs	r3, #12
 8007870:	6003      	str	r3, [r0, #0]
 8007872:	e7d6      	b.n	8007822 <_free_r+0x26>
 8007874:	6825      	ldr	r5, [r4, #0]
 8007876:	1961      	adds	r1, r4, r5
 8007878:	428b      	cmp	r3, r1
 800787a:	bf04      	itt	eq
 800787c:	6819      	ldreq	r1, [r3, #0]
 800787e:	685b      	ldreq	r3, [r3, #4]
 8007880:	6063      	str	r3, [r4, #4]
 8007882:	bf04      	itt	eq
 8007884:	1949      	addeq	r1, r1, r5
 8007886:	6021      	streq	r1, [r4, #0]
 8007888:	6054      	str	r4, [r2, #4]
 800788a:	e7ca      	b.n	8007822 <_free_r+0x26>
 800788c:	b003      	add	sp, #12
 800788e:	bd30      	pop	{r4, r5, pc}
 8007890:	200003c8 	.word	0x200003c8

08007894 <malloc>:
 8007894:	4b02      	ldr	r3, [pc, #8]	; (80078a0 <malloc+0xc>)
 8007896:	4601      	mov	r1, r0
 8007898:	6818      	ldr	r0, [r3, #0]
 800789a:	f000 b823 	b.w	80078e4 <_malloc_r>
 800789e:	bf00      	nop
 80078a0:	200000a4 	.word	0x200000a4

080078a4 <sbrk_aligned>:
 80078a4:	b570      	push	{r4, r5, r6, lr}
 80078a6:	4e0e      	ldr	r6, [pc, #56]	; (80078e0 <sbrk_aligned+0x3c>)
 80078a8:	460c      	mov	r4, r1
 80078aa:	6831      	ldr	r1, [r6, #0]
 80078ac:	4605      	mov	r5, r0
 80078ae:	b911      	cbnz	r1, 80078b6 <sbrk_aligned+0x12>
 80078b0:	f000 fdc8 	bl	8008444 <_sbrk_r>
 80078b4:	6030      	str	r0, [r6, #0]
 80078b6:	4621      	mov	r1, r4
 80078b8:	4628      	mov	r0, r5
 80078ba:	f000 fdc3 	bl	8008444 <_sbrk_r>
 80078be:	1c43      	adds	r3, r0, #1
 80078c0:	d00a      	beq.n	80078d8 <sbrk_aligned+0x34>
 80078c2:	1cc4      	adds	r4, r0, #3
 80078c4:	f024 0403 	bic.w	r4, r4, #3
 80078c8:	42a0      	cmp	r0, r4
 80078ca:	d007      	beq.n	80078dc <sbrk_aligned+0x38>
 80078cc:	1a21      	subs	r1, r4, r0
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 fdb8 	bl	8008444 <_sbrk_r>
 80078d4:	3001      	adds	r0, #1
 80078d6:	d101      	bne.n	80078dc <sbrk_aligned+0x38>
 80078d8:	f04f 34ff 	mov.w	r4, #4294967295
 80078dc:	4620      	mov	r0, r4
 80078de:	bd70      	pop	{r4, r5, r6, pc}
 80078e0:	200003cc 	.word	0x200003cc

080078e4 <_malloc_r>:
 80078e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078e8:	1ccd      	adds	r5, r1, #3
 80078ea:	f025 0503 	bic.w	r5, r5, #3
 80078ee:	3508      	adds	r5, #8
 80078f0:	2d0c      	cmp	r5, #12
 80078f2:	bf38      	it	cc
 80078f4:	250c      	movcc	r5, #12
 80078f6:	2d00      	cmp	r5, #0
 80078f8:	4607      	mov	r7, r0
 80078fa:	db01      	blt.n	8007900 <_malloc_r+0x1c>
 80078fc:	42a9      	cmp	r1, r5
 80078fe:	d905      	bls.n	800790c <_malloc_r+0x28>
 8007900:	230c      	movs	r3, #12
 8007902:	603b      	str	r3, [r7, #0]
 8007904:	2600      	movs	r6, #0
 8007906:	4630      	mov	r0, r6
 8007908:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800790c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80079e0 <_malloc_r+0xfc>
 8007910:	f000 f868 	bl	80079e4 <__malloc_lock>
 8007914:	f8d8 3000 	ldr.w	r3, [r8]
 8007918:	461c      	mov	r4, r3
 800791a:	bb5c      	cbnz	r4, 8007974 <_malloc_r+0x90>
 800791c:	4629      	mov	r1, r5
 800791e:	4638      	mov	r0, r7
 8007920:	f7ff ffc0 	bl	80078a4 <sbrk_aligned>
 8007924:	1c43      	adds	r3, r0, #1
 8007926:	4604      	mov	r4, r0
 8007928:	d155      	bne.n	80079d6 <_malloc_r+0xf2>
 800792a:	f8d8 4000 	ldr.w	r4, [r8]
 800792e:	4626      	mov	r6, r4
 8007930:	2e00      	cmp	r6, #0
 8007932:	d145      	bne.n	80079c0 <_malloc_r+0xdc>
 8007934:	2c00      	cmp	r4, #0
 8007936:	d048      	beq.n	80079ca <_malloc_r+0xe6>
 8007938:	6823      	ldr	r3, [r4, #0]
 800793a:	4631      	mov	r1, r6
 800793c:	4638      	mov	r0, r7
 800793e:	eb04 0903 	add.w	r9, r4, r3
 8007942:	f000 fd7f 	bl	8008444 <_sbrk_r>
 8007946:	4581      	cmp	r9, r0
 8007948:	d13f      	bne.n	80079ca <_malloc_r+0xe6>
 800794a:	6821      	ldr	r1, [r4, #0]
 800794c:	1a6d      	subs	r5, r5, r1
 800794e:	4629      	mov	r1, r5
 8007950:	4638      	mov	r0, r7
 8007952:	f7ff ffa7 	bl	80078a4 <sbrk_aligned>
 8007956:	3001      	adds	r0, #1
 8007958:	d037      	beq.n	80079ca <_malloc_r+0xe6>
 800795a:	6823      	ldr	r3, [r4, #0]
 800795c:	442b      	add	r3, r5
 800795e:	6023      	str	r3, [r4, #0]
 8007960:	f8d8 3000 	ldr.w	r3, [r8]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d038      	beq.n	80079da <_malloc_r+0xf6>
 8007968:	685a      	ldr	r2, [r3, #4]
 800796a:	42a2      	cmp	r2, r4
 800796c:	d12b      	bne.n	80079c6 <_malloc_r+0xe2>
 800796e:	2200      	movs	r2, #0
 8007970:	605a      	str	r2, [r3, #4]
 8007972:	e00f      	b.n	8007994 <_malloc_r+0xb0>
 8007974:	6822      	ldr	r2, [r4, #0]
 8007976:	1b52      	subs	r2, r2, r5
 8007978:	d41f      	bmi.n	80079ba <_malloc_r+0xd6>
 800797a:	2a0b      	cmp	r2, #11
 800797c:	d917      	bls.n	80079ae <_malloc_r+0xca>
 800797e:	1961      	adds	r1, r4, r5
 8007980:	42a3      	cmp	r3, r4
 8007982:	6025      	str	r5, [r4, #0]
 8007984:	bf18      	it	ne
 8007986:	6059      	strne	r1, [r3, #4]
 8007988:	6863      	ldr	r3, [r4, #4]
 800798a:	bf08      	it	eq
 800798c:	f8c8 1000 	streq.w	r1, [r8]
 8007990:	5162      	str	r2, [r4, r5]
 8007992:	604b      	str	r3, [r1, #4]
 8007994:	4638      	mov	r0, r7
 8007996:	f104 060b 	add.w	r6, r4, #11
 800799a:	f000 f829 	bl	80079f0 <__malloc_unlock>
 800799e:	f026 0607 	bic.w	r6, r6, #7
 80079a2:	1d23      	adds	r3, r4, #4
 80079a4:	1af2      	subs	r2, r6, r3
 80079a6:	d0ae      	beq.n	8007906 <_malloc_r+0x22>
 80079a8:	1b9b      	subs	r3, r3, r6
 80079aa:	50a3      	str	r3, [r4, r2]
 80079ac:	e7ab      	b.n	8007906 <_malloc_r+0x22>
 80079ae:	42a3      	cmp	r3, r4
 80079b0:	6862      	ldr	r2, [r4, #4]
 80079b2:	d1dd      	bne.n	8007970 <_malloc_r+0x8c>
 80079b4:	f8c8 2000 	str.w	r2, [r8]
 80079b8:	e7ec      	b.n	8007994 <_malloc_r+0xb0>
 80079ba:	4623      	mov	r3, r4
 80079bc:	6864      	ldr	r4, [r4, #4]
 80079be:	e7ac      	b.n	800791a <_malloc_r+0x36>
 80079c0:	4634      	mov	r4, r6
 80079c2:	6876      	ldr	r6, [r6, #4]
 80079c4:	e7b4      	b.n	8007930 <_malloc_r+0x4c>
 80079c6:	4613      	mov	r3, r2
 80079c8:	e7cc      	b.n	8007964 <_malloc_r+0x80>
 80079ca:	230c      	movs	r3, #12
 80079cc:	603b      	str	r3, [r7, #0]
 80079ce:	4638      	mov	r0, r7
 80079d0:	f000 f80e 	bl	80079f0 <__malloc_unlock>
 80079d4:	e797      	b.n	8007906 <_malloc_r+0x22>
 80079d6:	6025      	str	r5, [r4, #0]
 80079d8:	e7dc      	b.n	8007994 <_malloc_r+0xb0>
 80079da:	605b      	str	r3, [r3, #4]
 80079dc:	deff      	udf	#255	; 0xff
 80079de:	bf00      	nop
 80079e0:	200003c8 	.word	0x200003c8

080079e4 <__malloc_lock>:
 80079e4:	4801      	ldr	r0, [pc, #4]	; (80079ec <__malloc_lock+0x8>)
 80079e6:	f7ff bee8 	b.w	80077ba <__retarget_lock_acquire_recursive>
 80079ea:	bf00      	nop
 80079ec:	200003c4 	.word	0x200003c4

080079f0 <__malloc_unlock>:
 80079f0:	4801      	ldr	r0, [pc, #4]	; (80079f8 <__malloc_unlock+0x8>)
 80079f2:	f7ff bee3 	b.w	80077bc <__retarget_lock_release_recursive>
 80079f6:	bf00      	nop
 80079f8:	200003c4 	.word	0x200003c4

080079fc <__sfputc_r>:
 80079fc:	6893      	ldr	r3, [r2, #8]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	b410      	push	{r4}
 8007a04:	6093      	str	r3, [r2, #8]
 8007a06:	da08      	bge.n	8007a1a <__sfputc_r+0x1e>
 8007a08:	6994      	ldr	r4, [r2, #24]
 8007a0a:	42a3      	cmp	r3, r4
 8007a0c:	db01      	blt.n	8007a12 <__sfputc_r+0x16>
 8007a0e:	290a      	cmp	r1, #10
 8007a10:	d103      	bne.n	8007a1a <__sfputc_r+0x1e>
 8007a12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a16:	f000 bc5e 	b.w	80082d6 <__swbuf_r>
 8007a1a:	6813      	ldr	r3, [r2, #0]
 8007a1c:	1c58      	adds	r0, r3, #1
 8007a1e:	6010      	str	r0, [r2, #0]
 8007a20:	7019      	strb	r1, [r3, #0]
 8007a22:	4608      	mov	r0, r1
 8007a24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <__sfputs_r>:
 8007a2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a2c:	4606      	mov	r6, r0
 8007a2e:	460f      	mov	r7, r1
 8007a30:	4614      	mov	r4, r2
 8007a32:	18d5      	adds	r5, r2, r3
 8007a34:	42ac      	cmp	r4, r5
 8007a36:	d101      	bne.n	8007a3c <__sfputs_r+0x12>
 8007a38:	2000      	movs	r0, #0
 8007a3a:	e007      	b.n	8007a4c <__sfputs_r+0x22>
 8007a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a40:	463a      	mov	r2, r7
 8007a42:	4630      	mov	r0, r6
 8007a44:	f7ff ffda 	bl	80079fc <__sfputc_r>
 8007a48:	1c43      	adds	r3, r0, #1
 8007a4a:	d1f3      	bne.n	8007a34 <__sfputs_r+0xa>
 8007a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a50 <_vfiprintf_r>:
 8007a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a54:	460d      	mov	r5, r1
 8007a56:	b09d      	sub	sp, #116	; 0x74
 8007a58:	4614      	mov	r4, r2
 8007a5a:	4698      	mov	r8, r3
 8007a5c:	4606      	mov	r6, r0
 8007a5e:	b118      	cbz	r0, 8007a68 <_vfiprintf_r+0x18>
 8007a60:	6a03      	ldr	r3, [r0, #32]
 8007a62:	b90b      	cbnz	r3, 8007a68 <_vfiprintf_r+0x18>
 8007a64:	f7ff fc8a 	bl	800737c <__sinit>
 8007a68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a6a:	07d9      	lsls	r1, r3, #31
 8007a6c:	d405      	bmi.n	8007a7a <_vfiprintf_r+0x2a>
 8007a6e:	89ab      	ldrh	r3, [r5, #12]
 8007a70:	059a      	lsls	r2, r3, #22
 8007a72:	d402      	bmi.n	8007a7a <_vfiprintf_r+0x2a>
 8007a74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a76:	f7ff fea0 	bl	80077ba <__retarget_lock_acquire_recursive>
 8007a7a:	89ab      	ldrh	r3, [r5, #12]
 8007a7c:	071b      	lsls	r3, r3, #28
 8007a7e:	d501      	bpl.n	8007a84 <_vfiprintf_r+0x34>
 8007a80:	692b      	ldr	r3, [r5, #16]
 8007a82:	b99b      	cbnz	r3, 8007aac <_vfiprintf_r+0x5c>
 8007a84:	4629      	mov	r1, r5
 8007a86:	4630      	mov	r0, r6
 8007a88:	f000 fc62 	bl	8008350 <__swsetup_r>
 8007a8c:	b170      	cbz	r0, 8007aac <_vfiprintf_r+0x5c>
 8007a8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a90:	07dc      	lsls	r4, r3, #31
 8007a92:	d504      	bpl.n	8007a9e <_vfiprintf_r+0x4e>
 8007a94:	f04f 30ff 	mov.w	r0, #4294967295
 8007a98:	b01d      	add	sp, #116	; 0x74
 8007a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9e:	89ab      	ldrh	r3, [r5, #12]
 8007aa0:	0598      	lsls	r0, r3, #22
 8007aa2:	d4f7      	bmi.n	8007a94 <_vfiprintf_r+0x44>
 8007aa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007aa6:	f7ff fe89 	bl	80077bc <__retarget_lock_release_recursive>
 8007aaa:	e7f3      	b.n	8007a94 <_vfiprintf_r+0x44>
 8007aac:	2300      	movs	r3, #0
 8007aae:	9309      	str	r3, [sp, #36]	; 0x24
 8007ab0:	2320      	movs	r3, #32
 8007ab2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ab6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007aba:	2330      	movs	r3, #48	; 0x30
 8007abc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007c70 <_vfiprintf_r+0x220>
 8007ac0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ac4:	f04f 0901 	mov.w	r9, #1
 8007ac8:	4623      	mov	r3, r4
 8007aca:	469a      	mov	sl, r3
 8007acc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ad0:	b10a      	cbz	r2, 8007ad6 <_vfiprintf_r+0x86>
 8007ad2:	2a25      	cmp	r2, #37	; 0x25
 8007ad4:	d1f9      	bne.n	8007aca <_vfiprintf_r+0x7a>
 8007ad6:	ebba 0b04 	subs.w	fp, sl, r4
 8007ada:	d00b      	beq.n	8007af4 <_vfiprintf_r+0xa4>
 8007adc:	465b      	mov	r3, fp
 8007ade:	4622      	mov	r2, r4
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	4630      	mov	r0, r6
 8007ae4:	f7ff ffa1 	bl	8007a2a <__sfputs_r>
 8007ae8:	3001      	adds	r0, #1
 8007aea:	f000 80a9 	beq.w	8007c40 <_vfiprintf_r+0x1f0>
 8007aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007af0:	445a      	add	r2, fp
 8007af2:	9209      	str	r2, [sp, #36]	; 0x24
 8007af4:	f89a 3000 	ldrb.w	r3, [sl]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 80a1 	beq.w	8007c40 <_vfiprintf_r+0x1f0>
 8007afe:	2300      	movs	r3, #0
 8007b00:	f04f 32ff 	mov.w	r2, #4294967295
 8007b04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b08:	f10a 0a01 	add.w	sl, sl, #1
 8007b0c:	9304      	str	r3, [sp, #16]
 8007b0e:	9307      	str	r3, [sp, #28]
 8007b10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b14:	931a      	str	r3, [sp, #104]	; 0x68
 8007b16:	4654      	mov	r4, sl
 8007b18:	2205      	movs	r2, #5
 8007b1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b1e:	4854      	ldr	r0, [pc, #336]	; (8007c70 <_vfiprintf_r+0x220>)
 8007b20:	f7f8 fb66 	bl	80001f0 <memchr>
 8007b24:	9a04      	ldr	r2, [sp, #16]
 8007b26:	b9d8      	cbnz	r0, 8007b60 <_vfiprintf_r+0x110>
 8007b28:	06d1      	lsls	r1, r2, #27
 8007b2a:	bf44      	itt	mi
 8007b2c:	2320      	movmi	r3, #32
 8007b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b32:	0713      	lsls	r3, r2, #28
 8007b34:	bf44      	itt	mi
 8007b36:	232b      	movmi	r3, #43	; 0x2b
 8007b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b3c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b40:	2b2a      	cmp	r3, #42	; 0x2a
 8007b42:	d015      	beq.n	8007b70 <_vfiprintf_r+0x120>
 8007b44:	9a07      	ldr	r2, [sp, #28]
 8007b46:	4654      	mov	r4, sl
 8007b48:	2000      	movs	r0, #0
 8007b4a:	f04f 0c0a 	mov.w	ip, #10
 8007b4e:	4621      	mov	r1, r4
 8007b50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b54:	3b30      	subs	r3, #48	; 0x30
 8007b56:	2b09      	cmp	r3, #9
 8007b58:	d94d      	bls.n	8007bf6 <_vfiprintf_r+0x1a6>
 8007b5a:	b1b0      	cbz	r0, 8007b8a <_vfiprintf_r+0x13a>
 8007b5c:	9207      	str	r2, [sp, #28]
 8007b5e:	e014      	b.n	8007b8a <_vfiprintf_r+0x13a>
 8007b60:	eba0 0308 	sub.w	r3, r0, r8
 8007b64:	fa09 f303 	lsl.w	r3, r9, r3
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	9304      	str	r3, [sp, #16]
 8007b6c:	46a2      	mov	sl, r4
 8007b6e:	e7d2      	b.n	8007b16 <_vfiprintf_r+0xc6>
 8007b70:	9b03      	ldr	r3, [sp, #12]
 8007b72:	1d19      	adds	r1, r3, #4
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	9103      	str	r1, [sp, #12]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	bfbb      	ittet	lt
 8007b7c:	425b      	neglt	r3, r3
 8007b7e:	f042 0202 	orrlt.w	r2, r2, #2
 8007b82:	9307      	strge	r3, [sp, #28]
 8007b84:	9307      	strlt	r3, [sp, #28]
 8007b86:	bfb8      	it	lt
 8007b88:	9204      	strlt	r2, [sp, #16]
 8007b8a:	7823      	ldrb	r3, [r4, #0]
 8007b8c:	2b2e      	cmp	r3, #46	; 0x2e
 8007b8e:	d10c      	bne.n	8007baa <_vfiprintf_r+0x15a>
 8007b90:	7863      	ldrb	r3, [r4, #1]
 8007b92:	2b2a      	cmp	r3, #42	; 0x2a
 8007b94:	d134      	bne.n	8007c00 <_vfiprintf_r+0x1b0>
 8007b96:	9b03      	ldr	r3, [sp, #12]
 8007b98:	1d1a      	adds	r2, r3, #4
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	9203      	str	r2, [sp, #12]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	bfb8      	it	lt
 8007ba2:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ba6:	3402      	adds	r4, #2
 8007ba8:	9305      	str	r3, [sp, #20]
 8007baa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007c80 <_vfiprintf_r+0x230>
 8007bae:	7821      	ldrb	r1, [r4, #0]
 8007bb0:	2203      	movs	r2, #3
 8007bb2:	4650      	mov	r0, sl
 8007bb4:	f7f8 fb1c 	bl	80001f0 <memchr>
 8007bb8:	b138      	cbz	r0, 8007bca <_vfiprintf_r+0x17a>
 8007bba:	9b04      	ldr	r3, [sp, #16]
 8007bbc:	eba0 000a 	sub.w	r0, r0, sl
 8007bc0:	2240      	movs	r2, #64	; 0x40
 8007bc2:	4082      	lsls	r2, r0
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	3401      	adds	r4, #1
 8007bc8:	9304      	str	r3, [sp, #16]
 8007bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bce:	4829      	ldr	r0, [pc, #164]	; (8007c74 <_vfiprintf_r+0x224>)
 8007bd0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bd4:	2206      	movs	r2, #6
 8007bd6:	f7f8 fb0b 	bl	80001f0 <memchr>
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	d03f      	beq.n	8007c5e <_vfiprintf_r+0x20e>
 8007bde:	4b26      	ldr	r3, [pc, #152]	; (8007c78 <_vfiprintf_r+0x228>)
 8007be0:	bb1b      	cbnz	r3, 8007c2a <_vfiprintf_r+0x1da>
 8007be2:	9b03      	ldr	r3, [sp, #12]
 8007be4:	3307      	adds	r3, #7
 8007be6:	f023 0307 	bic.w	r3, r3, #7
 8007bea:	3308      	adds	r3, #8
 8007bec:	9303      	str	r3, [sp, #12]
 8007bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf0:	443b      	add	r3, r7
 8007bf2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bf4:	e768      	b.n	8007ac8 <_vfiprintf_r+0x78>
 8007bf6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bfa:	460c      	mov	r4, r1
 8007bfc:	2001      	movs	r0, #1
 8007bfe:	e7a6      	b.n	8007b4e <_vfiprintf_r+0xfe>
 8007c00:	2300      	movs	r3, #0
 8007c02:	3401      	adds	r4, #1
 8007c04:	9305      	str	r3, [sp, #20]
 8007c06:	4619      	mov	r1, r3
 8007c08:	f04f 0c0a 	mov.w	ip, #10
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c12:	3a30      	subs	r2, #48	; 0x30
 8007c14:	2a09      	cmp	r2, #9
 8007c16:	d903      	bls.n	8007c20 <_vfiprintf_r+0x1d0>
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d0c6      	beq.n	8007baa <_vfiprintf_r+0x15a>
 8007c1c:	9105      	str	r1, [sp, #20]
 8007c1e:	e7c4      	b.n	8007baa <_vfiprintf_r+0x15a>
 8007c20:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c24:	4604      	mov	r4, r0
 8007c26:	2301      	movs	r3, #1
 8007c28:	e7f0      	b.n	8007c0c <_vfiprintf_r+0x1bc>
 8007c2a:	ab03      	add	r3, sp, #12
 8007c2c:	9300      	str	r3, [sp, #0]
 8007c2e:	462a      	mov	r2, r5
 8007c30:	4b12      	ldr	r3, [pc, #72]	; (8007c7c <_vfiprintf_r+0x22c>)
 8007c32:	a904      	add	r1, sp, #16
 8007c34:	4630      	mov	r0, r6
 8007c36:	f3af 8000 	nop.w
 8007c3a:	4607      	mov	r7, r0
 8007c3c:	1c78      	adds	r0, r7, #1
 8007c3e:	d1d6      	bne.n	8007bee <_vfiprintf_r+0x19e>
 8007c40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c42:	07d9      	lsls	r1, r3, #31
 8007c44:	d405      	bmi.n	8007c52 <_vfiprintf_r+0x202>
 8007c46:	89ab      	ldrh	r3, [r5, #12]
 8007c48:	059a      	lsls	r2, r3, #22
 8007c4a:	d402      	bmi.n	8007c52 <_vfiprintf_r+0x202>
 8007c4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c4e:	f7ff fdb5 	bl	80077bc <__retarget_lock_release_recursive>
 8007c52:	89ab      	ldrh	r3, [r5, #12]
 8007c54:	065b      	lsls	r3, r3, #25
 8007c56:	f53f af1d 	bmi.w	8007a94 <_vfiprintf_r+0x44>
 8007c5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c5c:	e71c      	b.n	8007a98 <_vfiprintf_r+0x48>
 8007c5e:	ab03      	add	r3, sp, #12
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	462a      	mov	r2, r5
 8007c64:	4b05      	ldr	r3, [pc, #20]	; (8007c7c <_vfiprintf_r+0x22c>)
 8007c66:	a904      	add	r1, sp, #16
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f000 f879 	bl	8007d60 <_printf_i>
 8007c6e:	e7e4      	b.n	8007c3a <_vfiprintf_r+0x1ea>
 8007c70:	0800892e 	.word	0x0800892e
 8007c74:	08008938 	.word	0x08008938
 8007c78:	00000000 	.word	0x00000000
 8007c7c:	08007a2b 	.word	0x08007a2b
 8007c80:	08008934 	.word	0x08008934

08007c84 <_printf_common>:
 8007c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c88:	4616      	mov	r6, r2
 8007c8a:	4699      	mov	r9, r3
 8007c8c:	688a      	ldr	r2, [r1, #8]
 8007c8e:	690b      	ldr	r3, [r1, #16]
 8007c90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c94:	4293      	cmp	r3, r2
 8007c96:	bfb8      	it	lt
 8007c98:	4613      	movlt	r3, r2
 8007c9a:	6033      	str	r3, [r6, #0]
 8007c9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ca0:	4607      	mov	r7, r0
 8007ca2:	460c      	mov	r4, r1
 8007ca4:	b10a      	cbz	r2, 8007caa <_printf_common+0x26>
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	6033      	str	r3, [r6, #0]
 8007caa:	6823      	ldr	r3, [r4, #0]
 8007cac:	0699      	lsls	r1, r3, #26
 8007cae:	bf42      	ittt	mi
 8007cb0:	6833      	ldrmi	r3, [r6, #0]
 8007cb2:	3302      	addmi	r3, #2
 8007cb4:	6033      	strmi	r3, [r6, #0]
 8007cb6:	6825      	ldr	r5, [r4, #0]
 8007cb8:	f015 0506 	ands.w	r5, r5, #6
 8007cbc:	d106      	bne.n	8007ccc <_printf_common+0x48>
 8007cbe:	f104 0a19 	add.w	sl, r4, #25
 8007cc2:	68e3      	ldr	r3, [r4, #12]
 8007cc4:	6832      	ldr	r2, [r6, #0]
 8007cc6:	1a9b      	subs	r3, r3, r2
 8007cc8:	42ab      	cmp	r3, r5
 8007cca:	dc26      	bgt.n	8007d1a <_printf_common+0x96>
 8007ccc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007cd0:	1e13      	subs	r3, r2, #0
 8007cd2:	6822      	ldr	r2, [r4, #0]
 8007cd4:	bf18      	it	ne
 8007cd6:	2301      	movne	r3, #1
 8007cd8:	0692      	lsls	r2, r2, #26
 8007cda:	d42b      	bmi.n	8007d34 <_printf_common+0xb0>
 8007cdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ce0:	4649      	mov	r1, r9
 8007ce2:	4638      	mov	r0, r7
 8007ce4:	47c0      	blx	r8
 8007ce6:	3001      	adds	r0, #1
 8007ce8:	d01e      	beq.n	8007d28 <_printf_common+0xa4>
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	6922      	ldr	r2, [r4, #16]
 8007cee:	f003 0306 	and.w	r3, r3, #6
 8007cf2:	2b04      	cmp	r3, #4
 8007cf4:	bf02      	ittt	eq
 8007cf6:	68e5      	ldreq	r5, [r4, #12]
 8007cf8:	6833      	ldreq	r3, [r6, #0]
 8007cfa:	1aed      	subeq	r5, r5, r3
 8007cfc:	68a3      	ldr	r3, [r4, #8]
 8007cfe:	bf0c      	ite	eq
 8007d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d04:	2500      	movne	r5, #0
 8007d06:	4293      	cmp	r3, r2
 8007d08:	bfc4      	itt	gt
 8007d0a:	1a9b      	subgt	r3, r3, r2
 8007d0c:	18ed      	addgt	r5, r5, r3
 8007d0e:	2600      	movs	r6, #0
 8007d10:	341a      	adds	r4, #26
 8007d12:	42b5      	cmp	r5, r6
 8007d14:	d11a      	bne.n	8007d4c <_printf_common+0xc8>
 8007d16:	2000      	movs	r0, #0
 8007d18:	e008      	b.n	8007d2c <_printf_common+0xa8>
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	4652      	mov	r2, sl
 8007d1e:	4649      	mov	r1, r9
 8007d20:	4638      	mov	r0, r7
 8007d22:	47c0      	blx	r8
 8007d24:	3001      	adds	r0, #1
 8007d26:	d103      	bne.n	8007d30 <_printf_common+0xac>
 8007d28:	f04f 30ff 	mov.w	r0, #4294967295
 8007d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d30:	3501      	adds	r5, #1
 8007d32:	e7c6      	b.n	8007cc2 <_printf_common+0x3e>
 8007d34:	18e1      	adds	r1, r4, r3
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	2030      	movs	r0, #48	; 0x30
 8007d3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d3e:	4422      	add	r2, r4
 8007d40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d48:	3302      	adds	r3, #2
 8007d4a:	e7c7      	b.n	8007cdc <_printf_common+0x58>
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	4622      	mov	r2, r4
 8007d50:	4649      	mov	r1, r9
 8007d52:	4638      	mov	r0, r7
 8007d54:	47c0      	blx	r8
 8007d56:	3001      	adds	r0, #1
 8007d58:	d0e6      	beq.n	8007d28 <_printf_common+0xa4>
 8007d5a:	3601      	adds	r6, #1
 8007d5c:	e7d9      	b.n	8007d12 <_printf_common+0x8e>
	...

08007d60 <_printf_i>:
 8007d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d64:	7e0f      	ldrb	r7, [r1, #24]
 8007d66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d68:	2f78      	cmp	r7, #120	; 0x78
 8007d6a:	4691      	mov	r9, r2
 8007d6c:	4680      	mov	r8, r0
 8007d6e:	460c      	mov	r4, r1
 8007d70:	469a      	mov	sl, r3
 8007d72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d76:	d807      	bhi.n	8007d88 <_printf_i+0x28>
 8007d78:	2f62      	cmp	r7, #98	; 0x62
 8007d7a:	d80a      	bhi.n	8007d92 <_printf_i+0x32>
 8007d7c:	2f00      	cmp	r7, #0
 8007d7e:	f000 80d4 	beq.w	8007f2a <_printf_i+0x1ca>
 8007d82:	2f58      	cmp	r7, #88	; 0x58
 8007d84:	f000 80c0 	beq.w	8007f08 <_printf_i+0x1a8>
 8007d88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d90:	e03a      	b.n	8007e08 <_printf_i+0xa8>
 8007d92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d96:	2b15      	cmp	r3, #21
 8007d98:	d8f6      	bhi.n	8007d88 <_printf_i+0x28>
 8007d9a:	a101      	add	r1, pc, #4	; (adr r1, 8007da0 <_printf_i+0x40>)
 8007d9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007da0:	08007df9 	.word	0x08007df9
 8007da4:	08007e0d 	.word	0x08007e0d
 8007da8:	08007d89 	.word	0x08007d89
 8007dac:	08007d89 	.word	0x08007d89
 8007db0:	08007d89 	.word	0x08007d89
 8007db4:	08007d89 	.word	0x08007d89
 8007db8:	08007e0d 	.word	0x08007e0d
 8007dbc:	08007d89 	.word	0x08007d89
 8007dc0:	08007d89 	.word	0x08007d89
 8007dc4:	08007d89 	.word	0x08007d89
 8007dc8:	08007d89 	.word	0x08007d89
 8007dcc:	08007f11 	.word	0x08007f11
 8007dd0:	08007e39 	.word	0x08007e39
 8007dd4:	08007ecb 	.word	0x08007ecb
 8007dd8:	08007d89 	.word	0x08007d89
 8007ddc:	08007d89 	.word	0x08007d89
 8007de0:	08007f33 	.word	0x08007f33
 8007de4:	08007d89 	.word	0x08007d89
 8007de8:	08007e39 	.word	0x08007e39
 8007dec:	08007d89 	.word	0x08007d89
 8007df0:	08007d89 	.word	0x08007d89
 8007df4:	08007ed3 	.word	0x08007ed3
 8007df8:	682b      	ldr	r3, [r5, #0]
 8007dfa:	1d1a      	adds	r2, r3, #4
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	602a      	str	r2, [r5, #0]
 8007e00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e09f      	b.n	8007f4c <_printf_i+0x1ec>
 8007e0c:	6820      	ldr	r0, [r4, #0]
 8007e0e:	682b      	ldr	r3, [r5, #0]
 8007e10:	0607      	lsls	r7, r0, #24
 8007e12:	f103 0104 	add.w	r1, r3, #4
 8007e16:	6029      	str	r1, [r5, #0]
 8007e18:	d501      	bpl.n	8007e1e <_printf_i+0xbe>
 8007e1a:	681e      	ldr	r6, [r3, #0]
 8007e1c:	e003      	b.n	8007e26 <_printf_i+0xc6>
 8007e1e:	0646      	lsls	r6, r0, #25
 8007e20:	d5fb      	bpl.n	8007e1a <_printf_i+0xba>
 8007e22:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007e26:	2e00      	cmp	r6, #0
 8007e28:	da03      	bge.n	8007e32 <_printf_i+0xd2>
 8007e2a:	232d      	movs	r3, #45	; 0x2d
 8007e2c:	4276      	negs	r6, r6
 8007e2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e32:	485a      	ldr	r0, [pc, #360]	; (8007f9c <_printf_i+0x23c>)
 8007e34:	230a      	movs	r3, #10
 8007e36:	e012      	b.n	8007e5e <_printf_i+0xfe>
 8007e38:	682b      	ldr	r3, [r5, #0]
 8007e3a:	6820      	ldr	r0, [r4, #0]
 8007e3c:	1d19      	adds	r1, r3, #4
 8007e3e:	6029      	str	r1, [r5, #0]
 8007e40:	0605      	lsls	r5, r0, #24
 8007e42:	d501      	bpl.n	8007e48 <_printf_i+0xe8>
 8007e44:	681e      	ldr	r6, [r3, #0]
 8007e46:	e002      	b.n	8007e4e <_printf_i+0xee>
 8007e48:	0641      	lsls	r1, r0, #25
 8007e4a:	d5fb      	bpl.n	8007e44 <_printf_i+0xe4>
 8007e4c:	881e      	ldrh	r6, [r3, #0]
 8007e4e:	4853      	ldr	r0, [pc, #332]	; (8007f9c <_printf_i+0x23c>)
 8007e50:	2f6f      	cmp	r7, #111	; 0x6f
 8007e52:	bf0c      	ite	eq
 8007e54:	2308      	moveq	r3, #8
 8007e56:	230a      	movne	r3, #10
 8007e58:	2100      	movs	r1, #0
 8007e5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e5e:	6865      	ldr	r5, [r4, #4]
 8007e60:	60a5      	str	r5, [r4, #8]
 8007e62:	2d00      	cmp	r5, #0
 8007e64:	bfa2      	ittt	ge
 8007e66:	6821      	ldrge	r1, [r4, #0]
 8007e68:	f021 0104 	bicge.w	r1, r1, #4
 8007e6c:	6021      	strge	r1, [r4, #0]
 8007e6e:	b90e      	cbnz	r6, 8007e74 <_printf_i+0x114>
 8007e70:	2d00      	cmp	r5, #0
 8007e72:	d04b      	beq.n	8007f0c <_printf_i+0x1ac>
 8007e74:	4615      	mov	r5, r2
 8007e76:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e7a:	fb03 6711 	mls	r7, r3, r1, r6
 8007e7e:	5dc7      	ldrb	r7, [r0, r7]
 8007e80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007e84:	4637      	mov	r7, r6
 8007e86:	42bb      	cmp	r3, r7
 8007e88:	460e      	mov	r6, r1
 8007e8a:	d9f4      	bls.n	8007e76 <_printf_i+0x116>
 8007e8c:	2b08      	cmp	r3, #8
 8007e8e:	d10b      	bne.n	8007ea8 <_printf_i+0x148>
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	07de      	lsls	r6, r3, #31
 8007e94:	d508      	bpl.n	8007ea8 <_printf_i+0x148>
 8007e96:	6923      	ldr	r3, [r4, #16]
 8007e98:	6861      	ldr	r1, [r4, #4]
 8007e9a:	4299      	cmp	r1, r3
 8007e9c:	bfde      	ittt	le
 8007e9e:	2330      	movle	r3, #48	; 0x30
 8007ea0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ea4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ea8:	1b52      	subs	r2, r2, r5
 8007eaa:	6122      	str	r2, [r4, #16]
 8007eac:	f8cd a000 	str.w	sl, [sp]
 8007eb0:	464b      	mov	r3, r9
 8007eb2:	aa03      	add	r2, sp, #12
 8007eb4:	4621      	mov	r1, r4
 8007eb6:	4640      	mov	r0, r8
 8007eb8:	f7ff fee4 	bl	8007c84 <_printf_common>
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	d14a      	bne.n	8007f56 <_printf_i+0x1f6>
 8007ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec4:	b004      	add	sp, #16
 8007ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	f043 0320 	orr.w	r3, r3, #32
 8007ed0:	6023      	str	r3, [r4, #0]
 8007ed2:	4833      	ldr	r0, [pc, #204]	; (8007fa0 <_printf_i+0x240>)
 8007ed4:	2778      	movs	r7, #120	; 0x78
 8007ed6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007eda:	6823      	ldr	r3, [r4, #0]
 8007edc:	6829      	ldr	r1, [r5, #0]
 8007ede:	061f      	lsls	r7, r3, #24
 8007ee0:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ee4:	d402      	bmi.n	8007eec <_printf_i+0x18c>
 8007ee6:	065f      	lsls	r7, r3, #25
 8007ee8:	bf48      	it	mi
 8007eea:	b2b6      	uxthmi	r6, r6
 8007eec:	07df      	lsls	r7, r3, #31
 8007eee:	bf48      	it	mi
 8007ef0:	f043 0320 	orrmi.w	r3, r3, #32
 8007ef4:	6029      	str	r1, [r5, #0]
 8007ef6:	bf48      	it	mi
 8007ef8:	6023      	strmi	r3, [r4, #0]
 8007efa:	b91e      	cbnz	r6, 8007f04 <_printf_i+0x1a4>
 8007efc:	6823      	ldr	r3, [r4, #0]
 8007efe:	f023 0320 	bic.w	r3, r3, #32
 8007f02:	6023      	str	r3, [r4, #0]
 8007f04:	2310      	movs	r3, #16
 8007f06:	e7a7      	b.n	8007e58 <_printf_i+0xf8>
 8007f08:	4824      	ldr	r0, [pc, #144]	; (8007f9c <_printf_i+0x23c>)
 8007f0a:	e7e4      	b.n	8007ed6 <_printf_i+0x176>
 8007f0c:	4615      	mov	r5, r2
 8007f0e:	e7bd      	b.n	8007e8c <_printf_i+0x12c>
 8007f10:	682b      	ldr	r3, [r5, #0]
 8007f12:	6826      	ldr	r6, [r4, #0]
 8007f14:	6961      	ldr	r1, [r4, #20]
 8007f16:	1d18      	adds	r0, r3, #4
 8007f18:	6028      	str	r0, [r5, #0]
 8007f1a:	0635      	lsls	r5, r6, #24
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	d501      	bpl.n	8007f24 <_printf_i+0x1c4>
 8007f20:	6019      	str	r1, [r3, #0]
 8007f22:	e002      	b.n	8007f2a <_printf_i+0x1ca>
 8007f24:	0670      	lsls	r0, r6, #25
 8007f26:	d5fb      	bpl.n	8007f20 <_printf_i+0x1c0>
 8007f28:	8019      	strh	r1, [r3, #0]
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	6123      	str	r3, [r4, #16]
 8007f2e:	4615      	mov	r5, r2
 8007f30:	e7bc      	b.n	8007eac <_printf_i+0x14c>
 8007f32:	682b      	ldr	r3, [r5, #0]
 8007f34:	1d1a      	adds	r2, r3, #4
 8007f36:	602a      	str	r2, [r5, #0]
 8007f38:	681d      	ldr	r5, [r3, #0]
 8007f3a:	6862      	ldr	r2, [r4, #4]
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	4628      	mov	r0, r5
 8007f40:	f7f8 f956 	bl	80001f0 <memchr>
 8007f44:	b108      	cbz	r0, 8007f4a <_printf_i+0x1ea>
 8007f46:	1b40      	subs	r0, r0, r5
 8007f48:	6060      	str	r0, [r4, #4]
 8007f4a:	6863      	ldr	r3, [r4, #4]
 8007f4c:	6123      	str	r3, [r4, #16]
 8007f4e:	2300      	movs	r3, #0
 8007f50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f54:	e7aa      	b.n	8007eac <_printf_i+0x14c>
 8007f56:	6923      	ldr	r3, [r4, #16]
 8007f58:	462a      	mov	r2, r5
 8007f5a:	4649      	mov	r1, r9
 8007f5c:	4640      	mov	r0, r8
 8007f5e:	47d0      	blx	sl
 8007f60:	3001      	adds	r0, #1
 8007f62:	d0ad      	beq.n	8007ec0 <_printf_i+0x160>
 8007f64:	6823      	ldr	r3, [r4, #0]
 8007f66:	079b      	lsls	r3, r3, #30
 8007f68:	d413      	bmi.n	8007f92 <_printf_i+0x232>
 8007f6a:	68e0      	ldr	r0, [r4, #12]
 8007f6c:	9b03      	ldr	r3, [sp, #12]
 8007f6e:	4298      	cmp	r0, r3
 8007f70:	bfb8      	it	lt
 8007f72:	4618      	movlt	r0, r3
 8007f74:	e7a6      	b.n	8007ec4 <_printf_i+0x164>
 8007f76:	2301      	movs	r3, #1
 8007f78:	4632      	mov	r2, r6
 8007f7a:	4649      	mov	r1, r9
 8007f7c:	4640      	mov	r0, r8
 8007f7e:	47d0      	blx	sl
 8007f80:	3001      	adds	r0, #1
 8007f82:	d09d      	beq.n	8007ec0 <_printf_i+0x160>
 8007f84:	3501      	adds	r5, #1
 8007f86:	68e3      	ldr	r3, [r4, #12]
 8007f88:	9903      	ldr	r1, [sp, #12]
 8007f8a:	1a5b      	subs	r3, r3, r1
 8007f8c:	42ab      	cmp	r3, r5
 8007f8e:	dcf2      	bgt.n	8007f76 <_printf_i+0x216>
 8007f90:	e7eb      	b.n	8007f6a <_printf_i+0x20a>
 8007f92:	2500      	movs	r5, #0
 8007f94:	f104 0619 	add.w	r6, r4, #25
 8007f98:	e7f5      	b.n	8007f86 <_printf_i+0x226>
 8007f9a:	bf00      	nop
 8007f9c:	0800893f 	.word	0x0800893f
 8007fa0:	08008950 	.word	0x08008950

08007fa4 <__sflush_r>:
 8007fa4:	898a      	ldrh	r2, [r1, #12]
 8007fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007faa:	4605      	mov	r5, r0
 8007fac:	0710      	lsls	r0, r2, #28
 8007fae:	460c      	mov	r4, r1
 8007fb0:	d458      	bmi.n	8008064 <__sflush_r+0xc0>
 8007fb2:	684b      	ldr	r3, [r1, #4]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	dc05      	bgt.n	8007fc4 <__sflush_r+0x20>
 8007fb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	dc02      	bgt.n	8007fc4 <__sflush_r+0x20>
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007fc6:	2e00      	cmp	r6, #0
 8007fc8:	d0f9      	beq.n	8007fbe <__sflush_r+0x1a>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007fd0:	682f      	ldr	r7, [r5, #0]
 8007fd2:	6a21      	ldr	r1, [r4, #32]
 8007fd4:	602b      	str	r3, [r5, #0]
 8007fd6:	d032      	beq.n	800803e <__sflush_r+0x9a>
 8007fd8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007fda:	89a3      	ldrh	r3, [r4, #12]
 8007fdc:	075a      	lsls	r2, r3, #29
 8007fde:	d505      	bpl.n	8007fec <__sflush_r+0x48>
 8007fe0:	6863      	ldr	r3, [r4, #4]
 8007fe2:	1ac0      	subs	r0, r0, r3
 8007fe4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007fe6:	b10b      	cbz	r3, 8007fec <__sflush_r+0x48>
 8007fe8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007fea:	1ac0      	subs	r0, r0, r3
 8007fec:	2300      	movs	r3, #0
 8007fee:	4602      	mov	r2, r0
 8007ff0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ff2:	6a21      	ldr	r1, [r4, #32]
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	47b0      	blx	r6
 8007ff8:	1c43      	adds	r3, r0, #1
 8007ffa:	89a3      	ldrh	r3, [r4, #12]
 8007ffc:	d106      	bne.n	800800c <__sflush_r+0x68>
 8007ffe:	6829      	ldr	r1, [r5, #0]
 8008000:	291d      	cmp	r1, #29
 8008002:	d82b      	bhi.n	800805c <__sflush_r+0xb8>
 8008004:	4a29      	ldr	r2, [pc, #164]	; (80080ac <__sflush_r+0x108>)
 8008006:	410a      	asrs	r2, r1
 8008008:	07d6      	lsls	r6, r2, #31
 800800a:	d427      	bmi.n	800805c <__sflush_r+0xb8>
 800800c:	2200      	movs	r2, #0
 800800e:	6062      	str	r2, [r4, #4]
 8008010:	04d9      	lsls	r1, r3, #19
 8008012:	6922      	ldr	r2, [r4, #16]
 8008014:	6022      	str	r2, [r4, #0]
 8008016:	d504      	bpl.n	8008022 <__sflush_r+0x7e>
 8008018:	1c42      	adds	r2, r0, #1
 800801a:	d101      	bne.n	8008020 <__sflush_r+0x7c>
 800801c:	682b      	ldr	r3, [r5, #0]
 800801e:	b903      	cbnz	r3, 8008022 <__sflush_r+0x7e>
 8008020:	6560      	str	r0, [r4, #84]	; 0x54
 8008022:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008024:	602f      	str	r7, [r5, #0]
 8008026:	2900      	cmp	r1, #0
 8008028:	d0c9      	beq.n	8007fbe <__sflush_r+0x1a>
 800802a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800802e:	4299      	cmp	r1, r3
 8008030:	d002      	beq.n	8008038 <__sflush_r+0x94>
 8008032:	4628      	mov	r0, r5
 8008034:	f7ff fbe2 	bl	80077fc <_free_r>
 8008038:	2000      	movs	r0, #0
 800803a:	6360      	str	r0, [r4, #52]	; 0x34
 800803c:	e7c0      	b.n	8007fc0 <__sflush_r+0x1c>
 800803e:	2301      	movs	r3, #1
 8008040:	4628      	mov	r0, r5
 8008042:	47b0      	blx	r6
 8008044:	1c41      	adds	r1, r0, #1
 8008046:	d1c8      	bne.n	8007fda <__sflush_r+0x36>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d0c5      	beq.n	8007fda <__sflush_r+0x36>
 800804e:	2b1d      	cmp	r3, #29
 8008050:	d001      	beq.n	8008056 <__sflush_r+0xb2>
 8008052:	2b16      	cmp	r3, #22
 8008054:	d101      	bne.n	800805a <__sflush_r+0xb6>
 8008056:	602f      	str	r7, [r5, #0]
 8008058:	e7b1      	b.n	8007fbe <__sflush_r+0x1a>
 800805a:	89a3      	ldrh	r3, [r4, #12]
 800805c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008060:	81a3      	strh	r3, [r4, #12]
 8008062:	e7ad      	b.n	8007fc0 <__sflush_r+0x1c>
 8008064:	690f      	ldr	r7, [r1, #16]
 8008066:	2f00      	cmp	r7, #0
 8008068:	d0a9      	beq.n	8007fbe <__sflush_r+0x1a>
 800806a:	0793      	lsls	r3, r2, #30
 800806c:	680e      	ldr	r6, [r1, #0]
 800806e:	bf08      	it	eq
 8008070:	694b      	ldreq	r3, [r1, #20]
 8008072:	600f      	str	r7, [r1, #0]
 8008074:	bf18      	it	ne
 8008076:	2300      	movne	r3, #0
 8008078:	eba6 0807 	sub.w	r8, r6, r7
 800807c:	608b      	str	r3, [r1, #8]
 800807e:	f1b8 0f00 	cmp.w	r8, #0
 8008082:	dd9c      	ble.n	8007fbe <__sflush_r+0x1a>
 8008084:	6a21      	ldr	r1, [r4, #32]
 8008086:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008088:	4643      	mov	r3, r8
 800808a:	463a      	mov	r2, r7
 800808c:	4628      	mov	r0, r5
 800808e:	47b0      	blx	r6
 8008090:	2800      	cmp	r0, #0
 8008092:	dc06      	bgt.n	80080a2 <__sflush_r+0xfe>
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800809a:	81a3      	strh	r3, [r4, #12]
 800809c:	f04f 30ff 	mov.w	r0, #4294967295
 80080a0:	e78e      	b.n	8007fc0 <__sflush_r+0x1c>
 80080a2:	4407      	add	r7, r0
 80080a4:	eba8 0800 	sub.w	r8, r8, r0
 80080a8:	e7e9      	b.n	800807e <__sflush_r+0xda>
 80080aa:	bf00      	nop
 80080ac:	dfbffffe 	.word	0xdfbffffe

080080b0 <_fflush_r>:
 80080b0:	b538      	push	{r3, r4, r5, lr}
 80080b2:	690b      	ldr	r3, [r1, #16]
 80080b4:	4605      	mov	r5, r0
 80080b6:	460c      	mov	r4, r1
 80080b8:	b913      	cbnz	r3, 80080c0 <_fflush_r+0x10>
 80080ba:	2500      	movs	r5, #0
 80080bc:	4628      	mov	r0, r5
 80080be:	bd38      	pop	{r3, r4, r5, pc}
 80080c0:	b118      	cbz	r0, 80080ca <_fflush_r+0x1a>
 80080c2:	6a03      	ldr	r3, [r0, #32]
 80080c4:	b90b      	cbnz	r3, 80080ca <_fflush_r+0x1a>
 80080c6:	f7ff f959 	bl	800737c <__sinit>
 80080ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d0f3      	beq.n	80080ba <_fflush_r+0xa>
 80080d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80080d4:	07d0      	lsls	r0, r2, #31
 80080d6:	d404      	bmi.n	80080e2 <_fflush_r+0x32>
 80080d8:	0599      	lsls	r1, r3, #22
 80080da:	d402      	bmi.n	80080e2 <_fflush_r+0x32>
 80080dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080de:	f7ff fb6c 	bl	80077ba <__retarget_lock_acquire_recursive>
 80080e2:	4628      	mov	r0, r5
 80080e4:	4621      	mov	r1, r4
 80080e6:	f7ff ff5d 	bl	8007fa4 <__sflush_r>
 80080ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080ec:	07da      	lsls	r2, r3, #31
 80080ee:	4605      	mov	r5, r0
 80080f0:	d4e4      	bmi.n	80080bc <_fflush_r+0xc>
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	059b      	lsls	r3, r3, #22
 80080f6:	d4e1      	bmi.n	80080bc <_fflush_r+0xc>
 80080f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080fa:	f7ff fb5f 	bl	80077bc <__retarget_lock_release_recursive>
 80080fe:	e7dd      	b.n	80080bc <_fflush_r+0xc>

08008100 <fiprintf>:
 8008100:	b40e      	push	{r1, r2, r3}
 8008102:	b503      	push	{r0, r1, lr}
 8008104:	4601      	mov	r1, r0
 8008106:	ab03      	add	r3, sp, #12
 8008108:	4805      	ldr	r0, [pc, #20]	; (8008120 <fiprintf+0x20>)
 800810a:	f853 2b04 	ldr.w	r2, [r3], #4
 800810e:	6800      	ldr	r0, [r0, #0]
 8008110:	9301      	str	r3, [sp, #4]
 8008112:	f7ff fc9d 	bl	8007a50 <_vfiprintf_r>
 8008116:	b002      	add	sp, #8
 8008118:	f85d eb04 	ldr.w	lr, [sp], #4
 800811c:	b003      	add	sp, #12
 800811e:	4770      	bx	lr
 8008120:	200000a4 	.word	0x200000a4

08008124 <_getc_r>:
 8008124:	b538      	push	{r3, r4, r5, lr}
 8008126:	460c      	mov	r4, r1
 8008128:	4605      	mov	r5, r0
 800812a:	b118      	cbz	r0, 8008134 <_getc_r+0x10>
 800812c:	6a03      	ldr	r3, [r0, #32]
 800812e:	b90b      	cbnz	r3, 8008134 <_getc_r+0x10>
 8008130:	f7ff f924 	bl	800737c <__sinit>
 8008134:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008136:	07d8      	lsls	r0, r3, #31
 8008138:	d405      	bmi.n	8008146 <_getc_r+0x22>
 800813a:	89a3      	ldrh	r3, [r4, #12]
 800813c:	0599      	lsls	r1, r3, #22
 800813e:	d402      	bmi.n	8008146 <_getc_r+0x22>
 8008140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008142:	f7ff fb3a 	bl	80077ba <__retarget_lock_acquire_recursive>
 8008146:	6863      	ldr	r3, [r4, #4]
 8008148:	3b01      	subs	r3, #1
 800814a:	2b00      	cmp	r3, #0
 800814c:	6063      	str	r3, [r4, #4]
 800814e:	da0f      	bge.n	8008170 <_getc_r+0x4c>
 8008150:	4628      	mov	r0, r5
 8008152:	4621      	mov	r1, r4
 8008154:	f000 f8a7 	bl	80082a6 <__srget_r>
 8008158:	4605      	mov	r5, r0
 800815a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800815c:	07da      	lsls	r2, r3, #31
 800815e:	d405      	bmi.n	800816c <_getc_r+0x48>
 8008160:	89a3      	ldrh	r3, [r4, #12]
 8008162:	059b      	lsls	r3, r3, #22
 8008164:	d402      	bmi.n	800816c <_getc_r+0x48>
 8008166:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008168:	f7ff fb28 	bl	80077bc <__retarget_lock_release_recursive>
 800816c:	4628      	mov	r0, r5
 800816e:	bd38      	pop	{r3, r4, r5, pc}
 8008170:	6823      	ldr	r3, [r4, #0]
 8008172:	1c5a      	adds	r2, r3, #1
 8008174:	6022      	str	r2, [r4, #0]
 8008176:	781d      	ldrb	r5, [r3, #0]
 8008178:	e7ef      	b.n	800815a <_getc_r+0x36>

0800817a <__swhatbuf_r>:
 800817a:	b570      	push	{r4, r5, r6, lr}
 800817c:	460c      	mov	r4, r1
 800817e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008182:	2900      	cmp	r1, #0
 8008184:	b096      	sub	sp, #88	; 0x58
 8008186:	4615      	mov	r5, r2
 8008188:	461e      	mov	r6, r3
 800818a:	da0d      	bge.n	80081a8 <__swhatbuf_r+0x2e>
 800818c:	89a3      	ldrh	r3, [r4, #12]
 800818e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008192:	f04f 0100 	mov.w	r1, #0
 8008196:	bf0c      	ite	eq
 8008198:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800819c:	2340      	movne	r3, #64	; 0x40
 800819e:	2000      	movs	r0, #0
 80081a0:	6031      	str	r1, [r6, #0]
 80081a2:	602b      	str	r3, [r5, #0]
 80081a4:	b016      	add	sp, #88	; 0x58
 80081a6:	bd70      	pop	{r4, r5, r6, pc}
 80081a8:	466a      	mov	r2, sp
 80081aa:	f000 f929 	bl	8008400 <_fstat_r>
 80081ae:	2800      	cmp	r0, #0
 80081b0:	dbec      	blt.n	800818c <__swhatbuf_r+0x12>
 80081b2:	9901      	ldr	r1, [sp, #4]
 80081b4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80081b8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80081bc:	4259      	negs	r1, r3
 80081be:	4159      	adcs	r1, r3
 80081c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081c4:	e7eb      	b.n	800819e <__swhatbuf_r+0x24>

080081c6 <__smakebuf_r>:
 80081c6:	898b      	ldrh	r3, [r1, #12]
 80081c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081ca:	079d      	lsls	r5, r3, #30
 80081cc:	4606      	mov	r6, r0
 80081ce:	460c      	mov	r4, r1
 80081d0:	d507      	bpl.n	80081e2 <__smakebuf_r+0x1c>
 80081d2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081d6:	6023      	str	r3, [r4, #0]
 80081d8:	6123      	str	r3, [r4, #16]
 80081da:	2301      	movs	r3, #1
 80081dc:	6163      	str	r3, [r4, #20]
 80081de:	b002      	add	sp, #8
 80081e0:	bd70      	pop	{r4, r5, r6, pc}
 80081e2:	ab01      	add	r3, sp, #4
 80081e4:	466a      	mov	r2, sp
 80081e6:	f7ff ffc8 	bl	800817a <__swhatbuf_r>
 80081ea:	9900      	ldr	r1, [sp, #0]
 80081ec:	4605      	mov	r5, r0
 80081ee:	4630      	mov	r0, r6
 80081f0:	f7ff fb78 	bl	80078e4 <_malloc_r>
 80081f4:	b948      	cbnz	r0, 800820a <__smakebuf_r+0x44>
 80081f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081fa:	059a      	lsls	r2, r3, #22
 80081fc:	d4ef      	bmi.n	80081de <__smakebuf_r+0x18>
 80081fe:	f023 0303 	bic.w	r3, r3, #3
 8008202:	f043 0302 	orr.w	r3, r3, #2
 8008206:	81a3      	strh	r3, [r4, #12]
 8008208:	e7e3      	b.n	80081d2 <__smakebuf_r+0xc>
 800820a:	89a3      	ldrh	r3, [r4, #12]
 800820c:	6020      	str	r0, [r4, #0]
 800820e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008212:	81a3      	strh	r3, [r4, #12]
 8008214:	9b00      	ldr	r3, [sp, #0]
 8008216:	6163      	str	r3, [r4, #20]
 8008218:	9b01      	ldr	r3, [sp, #4]
 800821a:	6120      	str	r0, [r4, #16]
 800821c:	b15b      	cbz	r3, 8008236 <__smakebuf_r+0x70>
 800821e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008222:	4630      	mov	r0, r6
 8008224:	f000 f8fe 	bl	8008424 <_isatty_r>
 8008228:	b128      	cbz	r0, 8008236 <__smakebuf_r+0x70>
 800822a:	89a3      	ldrh	r3, [r4, #12]
 800822c:	f023 0303 	bic.w	r3, r3, #3
 8008230:	f043 0301 	orr.w	r3, r3, #1
 8008234:	81a3      	strh	r3, [r4, #12]
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	431d      	orrs	r5, r3
 800823a:	81a5      	strh	r5, [r4, #12]
 800823c:	e7cf      	b.n	80081de <__smakebuf_r+0x18>

0800823e <_putc_r>:
 800823e:	b570      	push	{r4, r5, r6, lr}
 8008240:	460d      	mov	r5, r1
 8008242:	4614      	mov	r4, r2
 8008244:	4606      	mov	r6, r0
 8008246:	b118      	cbz	r0, 8008250 <_putc_r+0x12>
 8008248:	6a03      	ldr	r3, [r0, #32]
 800824a:	b90b      	cbnz	r3, 8008250 <_putc_r+0x12>
 800824c:	f7ff f896 	bl	800737c <__sinit>
 8008250:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008252:	07d8      	lsls	r0, r3, #31
 8008254:	d405      	bmi.n	8008262 <_putc_r+0x24>
 8008256:	89a3      	ldrh	r3, [r4, #12]
 8008258:	0599      	lsls	r1, r3, #22
 800825a:	d402      	bmi.n	8008262 <_putc_r+0x24>
 800825c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800825e:	f7ff faac 	bl	80077ba <__retarget_lock_acquire_recursive>
 8008262:	68a3      	ldr	r3, [r4, #8]
 8008264:	3b01      	subs	r3, #1
 8008266:	2b00      	cmp	r3, #0
 8008268:	60a3      	str	r3, [r4, #8]
 800826a:	da05      	bge.n	8008278 <_putc_r+0x3a>
 800826c:	69a2      	ldr	r2, [r4, #24]
 800826e:	4293      	cmp	r3, r2
 8008270:	db12      	blt.n	8008298 <_putc_r+0x5a>
 8008272:	b2eb      	uxtb	r3, r5
 8008274:	2b0a      	cmp	r3, #10
 8008276:	d00f      	beq.n	8008298 <_putc_r+0x5a>
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	1c5a      	adds	r2, r3, #1
 800827c:	6022      	str	r2, [r4, #0]
 800827e:	701d      	strb	r5, [r3, #0]
 8008280:	b2ed      	uxtb	r5, r5
 8008282:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008284:	07da      	lsls	r2, r3, #31
 8008286:	d405      	bmi.n	8008294 <_putc_r+0x56>
 8008288:	89a3      	ldrh	r3, [r4, #12]
 800828a:	059b      	lsls	r3, r3, #22
 800828c:	d402      	bmi.n	8008294 <_putc_r+0x56>
 800828e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008290:	f7ff fa94 	bl	80077bc <__retarget_lock_release_recursive>
 8008294:	4628      	mov	r0, r5
 8008296:	bd70      	pop	{r4, r5, r6, pc}
 8008298:	4629      	mov	r1, r5
 800829a:	4622      	mov	r2, r4
 800829c:	4630      	mov	r0, r6
 800829e:	f000 f81a 	bl	80082d6 <__swbuf_r>
 80082a2:	4605      	mov	r5, r0
 80082a4:	e7ed      	b.n	8008282 <_putc_r+0x44>

080082a6 <__srget_r>:
 80082a6:	b538      	push	{r3, r4, r5, lr}
 80082a8:	460c      	mov	r4, r1
 80082aa:	4605      	mov	r5, r0
 80082ac:	b118      	cbz	r0, 80082b6 <__srget_r+0x10>
 80082ae:	6a03      	ldr	r3, [r0, #32]
 80082b0:	b90b      	cbnz	r3, 80082b6 <__srget_r+0x10>
 80082b2:	f7ff f863 	bl	800737c <__sinit>
 80082b6:	4621      	mov	r1, r4
 80082b8:	4628      	mov	r0, r5
 80082ba:	f000 f8e9 	bl	8008490 <__srefill_r>
 80082be:	b938      	cbnz	r0, 80082d0 <__srget_r+0x2a>
 80082c0:	6863      	ldr	r3, [r4, #4]
 80082c2:	3b01      	subs	r3, #1
 80082c4:	6063      	str	r3, [r4, #4]
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	1c5a      	adds	r2, r3, #1
 80082ca:	6022      	str	r2, [r4, #0]
 80082cc:	7818      	ldrb	r0, [r3, #0]
 80082ce:	bd38      	pop	{r3, r4, r5, pc}
 80082d0:	f04f 30ff 	mov.w	r0, #4294967295
 80082d4:	e7fb      	b.n	80082ce <__srget_r+0x28>

080082d6 <__swbuf_r>:
 80082d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082d8:	460e      	mov	r6, r1
 80082da:	4614      	mov	r4, r2
 80082dc:	4605      	mov	r5, r0
 80082de:	b118      	cbz	r0, 80082e8 <__swbuf_r+0x12>
 80082e0:	6a03      	ldr	r3, [r0, #32]
 80082e2:	b90b      	cbnz	r3, 80082e8 <__swbuf_r+0x12>
 80082e4:	f7ff f84a 	bl	800737c <__sinit>
 80082e8:	69a3      	ldr	r3, [r4, #24]
 80082ea:	60a3      	str	r3, [r4, #8]
 80082ec:	89a3      	ldrh	r3, [r4, #12]
 80082ee:	071a      	lsls	r2, r3, #28
 80082f0:	d525      	bpl.n	800833e <__swbuf_r+0x68>
 80082f2:	6923      	ldr	r3, [r4, #16]
 80082f4:	b31b      	cbz	r3, 800833e <__swbuf_r+0x68>
 80082f6:	6823      	ldr	r3, [r4, #0]
 80082f8:	6922      	ldr	r2, [r4, #16]
 80082fa:	1a98      	subs	r0, r3, r2
 80082fc:	6963      	ldr	r3, [r4, #20]
 80082fe:	b2f6      	uxtb	r6, r6
 8008300:	4283      	cmp	r3, r0
 8008302:	4637      	mov	r7, r6
 8008304:	dc04      	bgt.n	8008310 <__swbuf_r+0x3a>
 8008306:	4621      	mov	r1, r4
 8008308:	4628      	mov	r0, r5
 800830a:	f7ff fed1 	bl	80080b0 <_fflush_r>
 800830e:	b9e0      	cbnz	r0, 800834a <__swbuf_r+0x74>
 8008310:	68a3      	ldr	r3, [r4, #8]
 8008312:	3b01      	subs	r3, #1
 8008314:	60a3      	str	r3, [r4, #8]
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	1c5a      	adds	r2, r3, #1
 800831a:	6022      	str	r2, [r4, #0]
 800831c:	701e      	strb	r6, [r3, #0]
 800831e:	6962      	ldr	r2, [r4, #20]
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	429a      	cmp	r2, r3
 8008324:	d004      	beq.n	8008330 <__swbuf_r+0x5a>
 8008326:	89a3      	ldrh	r3, [r4, #12]
 8008328:	07db      	lsls	r3, r3, #31
 800832a:	d506      	bpl.n	800833a <__swbuf_r+0x64>
 800832c:	2e0a      	cmp	r6, #10
 800832e:	d104      	bne.n	800833a <__swbuf_r+0x64>
 8008330:	4621      	mov	r1, r4
 8008332:	4628      	mov	r0, r5
 8008334:	f7ff febc 	bl	80080b0 <_fflush_r>
 8008338:	b938      	cbnz	r0, 800834a <__swbuf_r+0x74>
 800833a:	4638      	mov	r0, r7
 800833c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800833e:	4621      	mov	r1, r4
 8008340:	4628      	mov	r0, r5
 8008342:	f000 f805 	bl	8008350 <__swsetup_r>
 8008346:	2800      	cmp	r0, #0
 8008348:	d0d5      	beq.n	80082f6 <__swbuf_r+0x20>
 800834a:	f04f 37ff 	mov.w	r7, #4294967295
 800834e:	e7f4      	b.n	800833a <__swbuf_r+0x64>

08008350 <__swsetup_r>:
 8008350:	b538      	push	{r3, r4, r5, lr}
 8008352:	4b2a      	ldr	r3, [pc, #168]	; (80083fc <__swsetup_r+0xac>)
 8008354:	4605      	mov	r5, r0
 8008356:	6818      	ldr	r0, [r3, #0]
 8008358:	460c      	mov	r4, r1
 800835a:	b118      	cbz	r0, 8008364 <__swsetup_r+0x14>
 800835c:	6a03      	ldr	r3, [r0, #32]
 800835e:	b90b      	cbnz	r3, 8008364 <__swsetup_r+0x14>
 8008360:	f7ff f80c 	bl	800737c <__sinit>
 8008364:	89a3      	ldrh	r3, [r4, #12]
 8008366:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800836a:	0718      	lsls	r0, r3, #28
 800836c:	d422      	bmi.n	80083b4 <__swsetup_r+0x64>
 800836e:	06d9      	lsls	r1, r3, #27
 8008370:	d407      	bmi.n	8008382 <__swsetup_r+0x32>
 8008372:	2309      	movs	r3, #9
 8008374:	602b      	str	r3, [r5, #0]
 8008376:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800837a:	81a3      	strh	r3, [r4, #12]
 800837c:	f04f 30ff 	mov.w	r0, #4294967295
 8008380:	e034      	b.n	80083ec <__swsetup_r+0x9c>
 8008382:	0758      	lsls	r0, r3, #29
 8008384:	d512      	bpl.n	80083ac <__swsetup_r+0x5c>
 8008386:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008388:	b141      	cbz	r1, 800839c <__swsetup_r+0x4c>
 800838a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800838e:	4299      	cmp	r1, r3
 8008390:	d002      	beq.n	8008398 <__swsetup_r+0x48>
 8008392:	4628      	mov	r0, r5
 8008394:	f7ff fa32 	bl	80077fc <_free_r>
 8008398:	2300      	movs	r3, #0
 800839a:	6363      	str	r3, [r4, #52]	; 0x34
 800839c:	89a3      	ldrh	r3, [r4, #12]
 800839e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80083a2:	81a3      	strh	r3, [r4, #12]
 80083a4:	2300      	movs	r3, #0
 80083a6:	6063      	str	r3, [r4, #4]
 80083a8:	6923      	ldr	r3, [r4, #16]
 80083aa:	6023      	str	r3, [r4, #0]
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	f043 0308 	orr.w	r3, r3, #8
 80083b2:	81a3      	strh	r3, [r4, #12]
 80083b4:	6923      	ldr	r3, [r4, #16]
 80083b6:	b94b      	cbnz	r3, 80083cc <__swsetup_r+0x7c>
 80083b8:	89a3      	ldrh	r3, [r4, #12]
 80083ba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80083be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083c2:	d003      	beq.n	80083cc <__swsetup_r+0x7c>
 80083c4:	4621      	mov	r1, r4
 80083c6:	4628      	mov	r0, r5
 80083c8:	f7ff fefd 	bl	80081c6 <__smakebuf_r>
 80083cc:	89a0      	ldrh	r0, [r4, #12]
 80083ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083d2:	f010 0301 	ands.w	r3, r0, #1
 80083d6:	d00a      	beq.n	80083ee <__swsetup_r+0x9e>
 80083d8:	2300      	movs	r3, #0
 80083da:	60a3      	str	r3, [r4, #8]
 80083dc:	6963      	ldr	r3, [r4, #20]
 80083de:	425b      	negs	r3, r3
 80083e0:	61a3      	str	r3, [r4, #24]
 80083e2:	6923      	ldr	r3, [r4, #16]
 80083e4:	b943      	cbnz	r3, 80083f8 <__swsetup_r+0xa8>
 80083e6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80083ea:	d1c4      	bne.n	8008376 <__swsetup_r+0x26>
 80083ec:	bd38      	pop	{r3, r4, r5, pc}
 80083ee:	0781      	lsls	r1, r0, #30
 80083f0:	bf58      	it	pl
 80083f2:	6963      	ldrpl	r3, [r4, #20]
 80083f4:	60a3      	str	r3, [r4, #8]
 80083f6:	e7f4      	b.n	80083e2 <__swsetup_r+0x92>
 80083f8:	2000      	movs	r0, #0
 80083fa:	e7f7      	b.n	80083ec <__swsetup_r+0x9c>
 80083fc:	200000a4 	.word	0x200000a4

08008400 <_fstat_r>:
 8008400:	b538      	push	{r3, r4, r5, lr}
 8008402:	4d07      	ldr	r5, [pc, #28]	; (8008420 <_fstat_r+0x20>)
 8008404:	2300      	movs	r3, #0
 8008406:	4604      	mov	r4, r0
 8008408:	4608      	mov	r0, r1
 800840a:	4611      	mov	r1, r2
 800840c:	602b      	str	r3, [r5, #0]
 800840e:	f7f8 ff5d 	bl	80012cc <_fstat>
 8008412:	1c43      	adds	r3, r0, #1
 8008414:	d102      	bne.n	800841c <_fstat_r+0x1c>
 8008416:	682b      	ldr	r3, [r5, #0]
 8008418:	b103      	cbz	r3, 800841c <_fstat_r+0x1c>
 800841a:	6023      	str	r3, [r4, #0]
 800841c:	bd38      	pop	{r3, r4, r5, pc}
 800841e:	bf00      	nop
 8008420:	200003c0 	.word	0x200003c0

08008424 <_isatty_r>:
 8008424:	b538      	push	{r3, r4, r5, lr}
 8008426:	4d06      	ldr	r5, [pc, #24]	; (8008440 <_isatty_r+0x1c>)
 8008428:	2300      	movs	r3, #0
 800842a:	4604      	mov	r4, r0
 800842c:	4608      	mov	r0, r1
 800842e:	602b      	str	r3, [r5, #0]
 8008430:	f7f8 feba 	bl	80011a8 <_isatty>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d102      	bne.n	800843e <_isatty_r+0x1a>
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	b103      	cbz	r3, 800843e <_isatty_r+0x1a>
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	bd38      	pop	{r3, r4, r5, pc}
 8008440:	200003c0 	.word	0x200003c0

08008444 <_sbrk_r>:
 8008444:	b538      	push	{r3, r4, r5, lr}
 8008446:	4d06      	ldr	r5, [pc, #24]	; (8008460 <_sbrk_r+0x1c>)
 8008448:	2300      	movs	r3, #0
 800844a:	4604      	mov	r4, r0
 800844c:	4608      	mov	r0, r1
 800844e:	602b      	str	r3, [r5, #0]
 8008450:	f7f9 f94e 	bl	80016f0 <_sbrk>
 8008454:	1c43      	adds	r3, r0, #1
 8008456:	d102      	bne.n	800845e <_sbrk_r+0x1a>
 8008458:	682b      	ldr	r3, [r5, #0]
 800845a:	b103      	cbz	r3, 800845e <_sbrk_r+0x1a>
 800845c:	6023      	str	r3, [r4, #0]
 800845e:	bd38      	pop	{r3, r4, r5, pc}
 8008460:	200003c0 	.word	0x200003c0

08008464 <abort>:
 8008464:	b508      	push	{r3, lr}
 8008466:	2006      	movs	r0, #6
 8008468:	f000 f8b2 	bl	80085d0 <raise>
 800846c:	2001      	movs	r0, #1
 800846e:	f7f9 f935 	bl	80016dc <_exit>
	...

08008474 <lflush>:
 8008474:	898b      	ldrh	r3, [r1, #12]
 8008476:	f003 0309 	and.w	r3, r3, #9
 800847a:	2b09      	cmp	r3, #9
 800847c:	d103      	bne.n	8008486 <lflush+0x12>
 800847e:	4b03      	ldr	r3, [pc, #12]	; (800848c <lflush+0x18>)
 8008480:	6818      	ldr	r0, [r3, #0]
 8008482:	f7ff be15 	b.w	80080b0 <_fflush_r>
 8008486:	2000      	movs	r0, #0
 8008488:	4770      	bx	lr
 800848a:	bf00      	nop
 800848c:	200000a4 	.word	0x200000a4

08008490 <__srefill_r>:
 8008490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008492:	460c      	mov	r4, r1
 8008494:	4605      	mov	r5, r0
 8008496:	b118      	cbz	r0, 80084a0 <__srefill_r+0x10>
 8008498:	6a03      	ldr	r3, [r0, #32]
 800849a:	b90b      	cbnz	r3, 80084a0 <__srefill_r+0x10>
 800849c:	f7fe ff6e 	bl	800737c <__sinit>
 80084a0:	2300      	movs	r3, #0
 80084a2:	6063      	str	r3, [r4, #4]
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084aa:	069e      	lsls	r6, r3, #26
 80084ac:	d502      	bpl.n	80084b4 <__srefill_r+0x24>
 80084ae:	f04f 30ff 	mov.w	r0, #4294967295
 80084b2:	e05c      	b.n	800856e <__srefill_r+0xde>
 80084b4:	0758      	lsls	r0, r3, #29
 80084b6:	d448      	bmi.n	800854a <__srefill_r+0xba>
 80084b8:	06d9      	lsls	r1, r3, #27
 80084ba:	d405      	bmi.n	80084c8 <__srefill_r+0x38>
 80084bc:	2309      	movs	r3, #9
 80084be:	602b      	str	r3, [r5, #0]
 80084c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80084c4:	81a3      	strh	r3, [r4, #12]
 80084c6:	e7f2      	b.n	80084ae <__srefill_r+0x1e>
 80084c8:	071a      	lsls	r2, r3, #28
 80084ca:	d50b      	bpl.n	80084e4 <__srefill_r+0x54>
 80084cc:	4621      	mov	r1, r4
 80084ce:	4628      	mov	r0, r5
 80084d0:	f7ff fdee 	bl	80080b0 <_fflush_r>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d1ea      	bne.n	80084ae <__srefill_r+0x1e>
 80084d8:	89a3      	ldrh	r3, [r4, #12]
 80084da:	60a0      	str	r0, [r4, #8]
 80084dc:	f023 0308 	bic.w	r3, r3, #8
 80084e0:	81a3      	strh	r3, [r4, #12]
 80084e2:	61a0      	str	r0, [r4, #24]
 80084e4:	89a3      	ldrh	r3, [r4, #12]
 80084e6:	f043 0304 	orr.w	r3, r3, #4
 80084ea:	81a3      	strh	r3, [r4, #12]
 80084ec:	6923      	ldr	r3, [r4, #16]
 80084ee:	b91b      	cbnz	r3, 80084f8 <__srefill_r+0x68>
 80084f0:	4621      	mov	r1, r4
 80084f2:	4628      	mov	r0, r5
 80084f4:	f7ff fe67 	bl	80081c6 <__smakebuf_r>
 80084f8:	89a6      	ldrh	r6, [r4, #12]
 80084fa:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 80084fe:	07b3      	lsls	r3, r6, #30
 8008500:	d00f      	beq.n	8008522 <__srefill_r+0x92>
 8008502:	2301      	movs	r3, #1
 8008504:	4a1b      	ldr	r2, [pc, #108]	; (8008574 <__srefill_r+0xe4>)
 8008506:	491c      	ldr	r1, [pc, #112]	; (8008578 <__srefill_r+0xe8>)
 8008508:	481c      	ldr	r0, [pc, #112]	; (800857c <__srefill_r+0xec>)
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	f006 0609 	and.w	r6, r6, #9
 8008510:	f7fe ff4c 	bl	80073ac <_fwalk_sglue>
 8008514:	2e09      	cmp	r6, #9
 8008516:	81a7      	strh	r7, [r4, #12]
 8008518:	d103      	bne.n	8008522 <__srefill_r+0x92>
 800851a:	4621      	mov	r1, r4
 800851c:	4628      	mov	r0, r5
 800851e:	f7ff fd41 	bl	8007fa4 <__sflush_r>
 8008522:	6922      	ldr	r2, [r4, #16]
 8008524:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008526:	6963      	ldr	r3, [r4, #20]
 8008528:	6a21      	ldr	r1, [r4, #32]
 800852a:	6022      	str	r2, [r4, #0]
 800852c:	4628      	mov	r0, r5
 800852e:	47b0      	blx	r6
 8008530:	2800      	cmp	r0, #0
 8008532:	6060      	str	r0, [r4, #4]
 8008534:	dc1c      	bgt.n	8008570 <__srefill_r+0xe0>
 8008536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800853a:	bf17      	itett	ne
 800853c:	2200      	movne	r2, #0
 800853e:	f043 0320 	orreq.w	r3, r3, #32
 8008542:	6062      	strne	r2, [r4, #4]
 8008544:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8008548:	e7bc      	b.n	80084c4 <__srefill_r+0x34>
 800854a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800854c:	2900      	cmp	r1, #0
 800854e:	d0cd      	beq.n	80084ec <__srefill_r+0x5c>
 8008550:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008554:	4299      	cmp	r1, r3
 8008556:	d002      	beq.n	800855e <__srefill_r+0xce>
 8008558:	4628      	mov	r0, r5
 800855a:	f7ff f94f 	bl	80077fc <_free_r>
 800855e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008560:	6063      	str	r3, [r4, #4]
 8008562:	2000      	movs	r0, #0
 8008564:	6360      	str	r0, [r4, #52]	; 0x34
 8008566:	2b00      	cmp	r3, #0
 8008568:	d0c0      	beq.n	80084ec <__srefill_r+0x5c>
 800856a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008570:	2000      	movs	r0, #0
 8008572:	e7fc      	b.n	800856e <__srefill_r+0xde>
 8008574:	2000004c 	.word	0x2000004c
 8008578:	08008475 	.word	0x08008475
 800857c:	20000058 	.word	0x20000058

08008580 <_raise_r>:
 8008580:	291f      	cmp	r1, #31
 8008582:	b538      	push	{r3, r4, r5, lr}
 8008584:	4604      	mov	r4, r0
 8008586:	460d      	mov	r5, r1
 8008588:	d904      	bls.n	8008594 <_raise_r+0x14>
 800858a:	2316      	movs	r3, #22
 800858c:	6003      	str	r3, [r0, #0]
 800858e:	f04f 30ff 	mov.w	r0, #4294967295
 8008592:	bd38      	pop	{r3, r4, r5, pc}
 8008594:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008596:	b112      	cbz	r2, 800859e <_raise_r+0x1e>
 8008598:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800859c:	b94b      	cbnz	r3, 80085b2 <_raise_r+0x32>
 800859e:	4620      	mov	r0, r4
 80085a0:	f000 f830 	bl	8008604 <_getpid_r>
 80085a4:	462a      	mov	r2, r5
 80085a6:	4601      	mov	r1, r0
 80085a8:	4620      	mov	r0, r4
 80085aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085ae:	f000 b817 	b.w	80085e0 <_kill_r>
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d00a      	beq.n	80085cc <_raise_r+0x4c>
 80085b6:	1c59      	adds	r1, r3, #1
 80085b8:	d103      	bne.n	80085c2 <_raise_r+0x42>
 80085ba:	2316      	movs	r3, #22
 80085bc:	6003      	str	r3, [r0, #0]
 80085be:	2001      	movs	r0, #1
 80085c0:	e7e7      	b.n	8008592 <_raise_r+0x12>
 80085c2:	2400      	movs	r4, #0
 80085c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085c8:	4628      	mov	r0, r5
 80085ca:	4798      	blx	r3
 80085cc:	2000      	movs	r0, #0
 80085ce:	e7e0      	b.n	8008592 <_raise_r+0x12>

080085d0 <raise>:
 80085d0:	4b02      	ldr	r3, [pc, #8]	; (80085dc <raise+0xc>)
 80085d2:	4601      	mov	r1, r0
 80085d4:	6818      	ldr	r0, [r3, #0]
 80085d6:	f7ff bfd3 	b.w	8008580 <_raise_r>
 80085da:	bf00      	nop
 80085dc:	200000a4 	.word	0x200000a4

080085e0 <_kill_r>:
 80085e0:	b538      	push	{r3, r4, r5, lr}
 80085e2:	4d07      	ldr	r5, [pc, #28]	; (8008600 <_kill_r+0x20>)
 80085e4:	2300      	movs	r3, #0
 80085e6:	4604      	mov	r4, r0
 80085e8:	4608      	mov	r0, r1
 80085ea:	4611      	mov	r1, r2
 80085ec:	602b      	str	r3, [r5, #0]
 80085ee:	f7f9 f865 	bl	80016bc <_kill>
 80085f2:	1c43      	adds	r3, r0, #1
 80085f4:	d102      	bne.n	80085fc <_kill_r+0x1c>
 80085f6:	682b      	ldr	r3, [r5, #0]
 80085f8:	b103      	cbz	r3, 80085fc <_kill_r+0x1c>
 80085fa:	6023      	str	r3, [r4, #0]
 80085fc:	bd38      	pop	{r3, r4, r5, pc}
 80085fe:	bf00      	nop
 8008600:	200003c0 	.word	0x200003c0

08008604 <_getpid_r>:
 8008604:	f7f9 b852 	b.w	80016ac <_getpid>

08008608 <_init>:
 8008608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800860a:	bf00      	nop
 800860c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800860e:	bc08      	pop	{r3}
 8008610:	469e      	mov	lr, r3
 8008612:	4770      	bx	lr

08008614 <_fini>:
 8008614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008616:	bf00      	nop
 8008618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800861a:	bc08      	pop	{r3}
 800861c:	469e      	mov	lr, r3
 800861e:	4770      	bx	lr
