;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, <0
	SLT 12, @15
	CMP @-127, 100
	JMP @12, #201
	JMP @12, #201
	SUB -207, <-120
	JMP <-121, 100
	SUB #-11, 0
	SLT 12, @15
	SLT 12, @15
	SLT 12, @15
	SUB @121, 103
	SLT 12, @15
	CMP -207, <-120
	JMP @12, #201
	CMP -207, <-120
	JMP @12, #201
	CMP @-127, 100
	SUB 11, 100
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	SUB @127, 106
	SUB @127, 106
	JMP @12, #201
	SPL 0, <402
	SLT 12, @15
	CMP -207, <-120
	JMP <10
	JMP <10
	SUB -207, <-120
	CMP -207, <-120
	SUB #-11, 0
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SUB @121, 103
	MOV -7, <-20
	SPL 0, <402
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
