{'\\documentclass{jsarticle}', '\\usepackage{listings', 'plistings', '\\usepackage{otf}', '\\usepackage', 'dvipdfmx', 'graphicx', '\\title{D1', '\\author{', 'D18701', '\\begin{document}', '\\maketitle', '\\section{', 'Hardware', 'Description', 'Language', 'VHDL', 'FPGA', '\\subsection{HDL', 'VLSI', '\\subsubsection{HDL', 'behavior', 'level', 'register', 'transfer', 'gate', 'RTL:', 'ModelSim', '\\subsubsection{', '\\subsubsection{FPGA', 'Field', 'Programmable', 'Gate', 'Array', '\\subsection{', 'VHSIC', 'Very', 'High', 'Speed', 'Integrated', 'Circuit', 'Level', 'Register', 'Transfer', '\\subsection{VHDL', '\\begin{enumerate}', '\\item', 'work', 'vcom', 'vhdl', 'segdec', 'test', 'vsim', 'View', 'Wave', 'Instance', 'wave', '\\end{enumerate}', 'ASIC', 'ALGOL', '\\cite{vhdl}', 'Verilog', 'else', 'while', 'case', '\\cite{verilog}', '\\begin{itemize}', '\\end{itemize}', '\\cite{hdl}', '\\section', '\\begin{thebibliography}', '\\bibitem{vhdl}', 'Wikipedia', 'https:', 'wikipedia', 'wiki', '\\bibitem{verilog}', '\\bibitem{hdl}', '\\end{thebibliography}', '\\end{document}'}
