{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641216983642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641216983649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 21:36:23 2022 " "Processing started: Mon Jan 03 21:36:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641216983649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641216983649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641216983650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641216984300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641216984300 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosII.qsys " "Elaborating Platform Designer system entity \"niosII.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641216995512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:39 Progress: Loading Top/niosII.qsys " "2022.01.03.22:36:39 Progress: Loading Top/niosII.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641216999985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:40 Progress: Reading input file " "2022.01.03.22:36:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217000922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:41 Progress: Adding clk \[clock_source 18.1\] " "2022.01.03.22:36:41 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217001015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:41 Progress: Parameterizing module clk " "2022.01.03.22:36:41 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217001829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:41 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.01.03.22:36:41 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217001831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Parameterizing module cpu " "2022.01.03.22:36:42 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.01.03.22:36:42 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Parameterizing module jtag_uart " "2022.01.03.22:36:42 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Adding mem \[altera_avalon_onchip_memory2 18.1\] " "2022.01.03.22:36:42 Progress: Adding mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Parameterizing module mem " "2022.01.03.22:36:42 Progress: Parameterizing module mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Adding sem \[semafor 1.0\] " "2022.01.03.22:36:42 Progress: Adding sem \[semafor 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Parameterizing module sem " "2022.01.03.22:36:42 Progress: Parameterizing module sem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2022.01.03.22:36:42 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Parameterizing module sys_clk_timer " "2022.01.03.22:36:42 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Building connections " "2022.01.03.22:36:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Parameterizing connections " "2022.01.03.22:36:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:42 Progress: Validating " "2022.01.03.22:36:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217002715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.22:36:43 Progress: Done reading input file " "2022.01.03.22:36:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217003888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NiosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217005528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH " "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217006134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217015523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'niosII_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'niosII_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217015553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0002_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0002_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0002_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0002_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217015553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'niosII_jtag_uart' " "Jtag_uart: Done RTL generation for module 'niosII_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217015901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217015913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem: Starting RTL generation for module 'niosII_mem' " "Mem: Starting RTL generation for module 'niosII_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217015918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0003_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0003_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=0  \] " "Mem:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0003_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0003_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217015919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem: Done RTL generation for module 'niosII_mem' " "Mem: Done RTL generation for module 'niosII_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217016636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem: \"niosII\" instantiated altera_avalon_onchip_memory2 \"mem\" " "Mem: \"niosII\" instantiated altera_avalon_onchip_memory2 \"mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217016663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sem: \"niosII\" instantiated semafor \"sem\" " "Sem: \"niosII\" instantiated semafor \"sem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217016666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217016671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0005_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0005_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0005_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0005_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217016671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217016986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"niosII\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"niosII\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217016994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217024404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217025058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217025694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217026333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217026967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217027623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217028267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217033347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217033355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217033361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosII_cpu_cpu' " "Cpu: Starting RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217033383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0008_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0008_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0008_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0008_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217033384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:13 (*) Starting Nios II generation " "Cpu: # 2022.01.03 21:37:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:13 (*)   Checking for plaintext license. " "Cpu: # 2022.01.03 21:37:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:14 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.01.03 21:37:14 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.03 21:37:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.03 21:37:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:14 (*)   Plaintext license not found. " "Cpu: # 2022.01.03 21:37:14 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:14 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.01.03 21:37:14 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.03 21:37:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:14 (*)   Creating all objects for CPU " "Cpu: # 2022.01.03 21:37:14 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:15 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.03 21:37:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:15 (*)   Creating plain-text RTL " "Cpu: # 2022.01.03 21:37:15 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 21:37:16 (*) Done Nios II generation " "Cpu: # 2022.01.03 21:37:16 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosII_cpu_cpu' " "Cpu: Done RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217036502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217037724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217037730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Done \"niosII\" with 29 modules, 43 files " "NiosII: Done \"niosII\" with 29 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217037730 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosII.qsys " "Finished elaborating Platform Designer system entity \"niosII.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217038682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "db/ip/niosii/niosii.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038838 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dec.sv(23) " "Verilog HDL warning at dec.sv(23): extended using \"x\" or \"z\"" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641217038856 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dec.sv(54) " "Verilog HDL warning at dec.sv(54): extended using \"x\" or \"z\"" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641217038857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_register_bank_a_module " "Found entity 1: niosII_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_register_bank_b_module " "Found entity 2: niosII_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_nios2_oci_debug " "Found entity 3: niosII_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_nios2_oci_break " "Found entity 4: niosII_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 7: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 13: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_pib " "Found entity 14: niosII_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_im " "Found entity 15: niosII_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 16: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 17: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_ocimem " "Found entity 19: niosII_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci " "Found entity 20: niosII_cpu_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu " "Found entity 21: niosII_cpu_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_uart_sim_scfifo_w " "Found entity 1: niosII_jtag_uart_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038924 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_uart_scfifo_w " "Found entity 2: niosII_jtag_uart_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038924 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_uart_sim_scfifo_r " "Found entity 3: niosII_jtag_uart_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038924 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_uart_scfifo_r " "Found entity 4: niosII_jtag_uart_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038924 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag_uart " "Found entity 5: niosII_jtag_uart" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mem " "Found entity 1: niosII_mem" {  } { { "db/ip/niosii/submodules/niosii_mem.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_002 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038958 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038961 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038964 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_004_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038967 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_004 " "Found entity 2: niosII_mm_interconnect_0_router_004" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217038968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_008_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038969 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_008 " "Found entity 2: niosII_mm_interconnect_0_router_008" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_clk_timer " "Found entity 1: niosII_sys_clk_timer" {  } { { "db/ip/niosii/submodules/niosii_sys_clk_timer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/periodram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/periodram.v" { { "Info" "ISGN_ENTITY_NAME" "1 periodram " "Found entity 1: periodram" {  } { { "db/ip/niosii/submodules/periodram.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217038986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217038986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosII " "Elaborating entity \"niosII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641217039086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu niosII_cpu:cpu " "Elaborating entity \"niosII_cpu\" for hierarchy \"niosII_cpu:cpu\"" {  } { { "db/ip/niosii/niosii.v" "cpu" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu niosII_cpu:cpu\|niosII_cpu_cpu:cpu " "Elaborating entity \"niosII_cpu_cpu\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\"" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "cpu" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_test_bench niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench " "Elaborating entity \"niosII_cpu_cpu_test_bench\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_test_bench" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_a_module niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a " "Elaborating entity \"niosII_cpu_cpu_register_bank_a_module\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_a" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039426 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217039426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217039489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217039489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_b_module niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b " "Elaborating entity \"niosII_cpu_cpu_register_bank_b_module\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_b" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci " "Elaborating entity \"niosII_cpu_cpu_nios2_oci\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_debug niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_debug" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039624 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217039624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_break niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_break\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_break" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_xbrk niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dbrk niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_itrace niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_itrace" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dtrace niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_td_mode niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_pib niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_pib" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_im niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_im\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_im" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_avalon_reg niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosII_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_avalon_reg" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_ocimem niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosII_cpu_cpu_nios2_ocimem\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_ocimem" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ociram_sp_ram_module niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosII_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_ociram_sp_ram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217039882 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217039882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217039938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217039938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_wrapper niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosII_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_debug_slave_wrapper" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_tck niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosII_cpu_cpu_debug_slave_tck\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_tck" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217039966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_sysclk niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosII_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_sysclk" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "niosII_cpu_cpu_debug_slave_phy" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217040076 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217040076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart niosII_jtag_uart:jtag_uart " "Elaborating entity \"niosII_jtag_uart\" for hierarchy \"niosII_jtag_uart:jtag_uart\"" {  } { { "db/ip/niosii/niosii.v" "jtag_uart" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart_scfifo_w niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w " "Elaborating entity \"niosII_jtag_uart_scfifo_w\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "the_niosII_jtag_uart_scfifo_w" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217040948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "wfifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041205 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217041205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217041254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217041254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217041274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217041274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217041294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217041294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217041348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217041348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217041406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217041406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217041460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217041460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart_scfifo_r niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r " "Elaborating entity \"niosII_jtag_uart_scfifo_r\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "the_niosII_jtag_uart_scfifo_r" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "niosII_jtag_uart_alt_jtag_atlantic" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041838 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217041838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mem niosII_mem:mem " "Elaborating entity \"niosII_mem\" for hierarchy \"niosII_mem:mem\"" {  } { { "db/ip/niosii/niosii.v" "mem" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII_mem:mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_mem.v" "the_altsyncram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_mem:mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_mem.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217041952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_mem:mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII_mem:mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosII_mem.hex " "Parameter \"init_file\" = \"niosII_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217041952 ""}  } { { "db/ip/niosii/submodules/niosii_mem.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217041952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0s32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0s32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0s32 " "Found entity 1: altsyncram_0s32" {  } { { "db/altsyncram_0s32.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217042029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217042029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0s32 niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated " "Elaborating entity \"altsyncram_0s32\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217042030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217042856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217042856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_0s32.tdf" "decode2" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217042858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217042965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217042965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|mux_job:mux4 " "Elaborating entity \"mux_job\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|mux_job:mux4\"" {  } { { "db/altsyncram_0s32.tdf" "mux4" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217042966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec dec:sem " "Elaborating entity \"dec\" for hierarchy \"dec:sem\"" {  } { { "db/ip/niosii/niosii.v" "sem" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec.sv(23) " "Verilog HDL assignment warning at dec.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217043181 "|niosII|dec:sem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec.sv(70) " "Verilog HDL assignment warning at dec.sv(70): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217043181 "|niosII|dec:sem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periodram dec:sem\|periodram:b2v_inst3 " "Elaborating entity \"periodram\" for hierarchy \"dec:sem\|periodram:b2v_inst3\"" {  } { { "db/ip/niosii/submodules/dec.sv" "b2v_inst3" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "db/ip/niosii/submodules/periodram.v" "altsyncram_component" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "db/ip/niosii/submodules/periodram.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217043217 ""}  } { { "db/ip/niosii/submodules/periodram.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217043217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhq1 " "Found entity 1: altsyncram_dhq1" {  } { { "db/altsyncram_dhq1.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_dhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217043274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217043274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhq1 dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_dhq1:auto_generated " "Elaborating entity \"altsyncram_dhq1\" for hierarchy \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_dhq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_clk_timer niosII_sys_clk_timer:sys_clk_timer " "Elaborating entity \"niosII_sys_clk_timer\" for hierarchy \"niosII_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/niosii/niosii.v" "sys_clk_timer" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0 niosII_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosII_mm_interconnect_0\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosii/niosii.v" "mm_interconnect_0" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ctl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ctl_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sem_ctl_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ram_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sem_ram_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s2_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "mem_s2_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router " "Elaborating entity \"niosII_mm_interconnect_0_router\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosII_mm_interconnect_0_router_001\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosII_mm_interconnect_0_router_002\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_004 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"niosII_mm_interconnect_0_router_004\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_004_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004\|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_004_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004\|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_008 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"niosII_mm_interconnect_0_router_008\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_008" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_008_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_008_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux_001 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux_002 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux_002\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux_001 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217043990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_irq_mapper niosII_irq_mapper:irq_mapper " "Elaborating entity \"niosII_irq_mapper\" for hierarchy \"niosII_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosii/niosii.v" "irq_mapper" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_001" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217044064 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641217045174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.03.22:37:29 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2022.01.03.22:37:29 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217049649 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217053084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217053298 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217058005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217058188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217058368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217058570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217058576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217058576 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641217059283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217059549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217059549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217059651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217059651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217059654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217059654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217059731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217059731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217059830 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217059830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217059830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217059909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217059909 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641217063835 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 88 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3500 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 398 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2099 -1 0 } } { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niosii/submodules/niosii_sys_clk_timer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_sys_clk_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641217063948 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641217063948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217064920 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641217066632 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641217066757 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641217066757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217066934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.map.smsg " "Generated suppressed messages file D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217067747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641217069057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217069057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2321 " "Implemented 2321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641217069433 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641217069433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2062 " "Implemented 2062 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641217069433 ""} { "Info" "ICUT_CUT_TM_RAMS" "248 " "Implemented 248 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641217069433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641217069433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641217069484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 21:37:49 2022 " "Processing ended: Mon Jan 03 21:37:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641217069484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641217069484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641217069484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217069484 ""}
