(S (NP (NP (JJ Convolutional) (NNP Neural) (NNP Networks)) (PRN (-LRB- -LRB-) (NP (NNP CNNs)) (-RRB- -RRB-))) (VP (VBP are) (VP (ADVP (RB rapidly)) (VBG gaining) (NP (NN popularity)) (PP (IN in) (NP (JJ varied) (NNS fields))))) (. .))
(S (PP (JJ Due) (TO to) (NP (PRP$ their) (ADJP (ADJP (RB increasingly) (JJ deep)) (CC and) (ADJP (RB computationally) (JJ heavy))) (NNS structures))) (, ,) (NP (NP (PRP it))) (VP (VBZ is) (ADJP (JJ difficult)) (S (VP (TO to) (VP (VB deploy) (NP (PRP them)) (PP (IN on) (NP (ADJP (NN energy) (VBN constrained)) (JJ mobile) (NNS applications))))))) (. .))
(S (NP (NP (NNP Hardware) (NNS accelerators)) (PP (JJ such) (IN as) (NP (NNP FPGAs)))) (VP (VBP have) (VP (VBN come) (PRT (RP up)) (PP (IN as) (NP (DT an) (JJ attractive) (NN alternative))))) (. .))
(S (ADVP (RB However)) (, ,) (PP (IN with) (NP (NP (DT the) (JJ limited) (JJ on-chip) (NN memory) (CC and) (NN computation) (NNS resources)) (PP (IN of) (NP (NNP FPGA))))) (, ,) (S (VP (VP (VBG meeting) (NP (DT the) (JJ high) (NN memory) (NN throughput) (NN requirement))) (CC and) (VP (VBG exploiting) (NP (NP (DT the) (NN parallelism)) (PP (IN of) (NP (NNP CNNs))))))) (VP (VBZ is) (NP (DT a) (JJ major) (NN challenge))) (. .))
(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT a) (NN high-performance) (ADJP (NNP FPGA) (VBN based)) (NN architecture)) (: -) (NP (NP (UCP (NNP Depth) (NNP Concatenation) (CC and) (ADJP (NNP Inter-Layer) (NNP Fusion) (VBN based))) (NNP ConvNet) (NNP Accelerator)) (: -) (NP (NN DeCoILFNet))) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ exploits) (NP (NP (DT the) (JJ intra-layer) (NN parallelism)) (PP (IN of) (NP (NNP CNNs)))) (PP (IN by) (S (VP (VBG flattening) (PP (IN across) (NP (NN depth))))))) (CC and) (VP (NNS combines) (NP (PRP it)) (PP (IN with) (NP (NP (NP (DT a) (ADJP (RB highly) (VBN pipelined)) (NNS data) (NN flow)) (PP (IN across) (NP (DT the) (NNS layers)))) (S (VP (VBG enabling) (NP (JJ inter-layer) (NN fusion)))))))))))) (. .))
(S (NP (DT This) (NN architecture)) (VP (VP (ADVP (RB significantly)) (VBZ reduces) (NP (JJ off-chip) (NN memory) (NNS accesses))) (CC and) (VP (VBZ maximizes) (NP (DT the) (NN throughput)))) (. .))
(S (PP (VBN Compared) (PP (TO to) (NP (DT a) (CD 3.5GHz) (JJ hexa-core) (NNP Intel) (NNP Xeon) (NNP E7) (NN caffe-implementation)))) (, ,) (NP (PRP$ our) (CD 120MHz) (NNP FPGA) (NN accelerator)) (VP (VBZ is) (ADJP (NP (CD 30X)) (NN faster))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (PRP$ our) (NN design)) (VP (VBZ reduces) (NP (JJ external) (NN memory) (NN access)) (PP (IN by) (NP (CD 11.5X))) (PP (IN along) (PP (IN with) (NP (NP (DT a) (NN speedup)) (PP (IN of) (NP (QP (JJR more) (IN than) (CD 2X)))) (PP (IN in) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NN clock) (NNS cycles))))) (PP (VBN compared) (PP (TO to) (NP (JJ state-of-the-art) (NNP FPGA) (NNS accelerators)))))))) (. .))
