CP_ME1_PIPE0_INT_CNTL,VAR_0
DRM_DEBUG,FUNC_0
GC,VAR_1
REG_SET_FIELD,FUNC_1
RREG32,FUNC_2
SOC15_REG_OFFSET,FUNC_3
TIME_STAMP_INT_ENABLE,VAR_2
WREG32,FUNC_4
mmCP_ME1_PIPE0_INT_CNTL,VAR_3
mmCP_ME1_PIPE1_INT_CNTL,VAR_4
mmCP_ME1_PIPE2_INT_CNTL,VAR_5
mmCP_ME1_PIPE3_INT_CNTL,VAR_6
gfx_v10_0_set_compute_eop_interrupt_state,FUNC_5
adev,VAR_7
me,VAR_8
pipe,VAR_9
state,VAR_10
mec_int_cntl,VAR_11
mec_int_cntl_reg,VAR_12
