// Seed: 4049924043
module module_0;
  assign id_1 = 1;
endmodule
module module_1;
  module_0();
  assign id_1 = id_1;
  wand id_2;
  assign id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  id_8 :
  assert property (@(negedge id_7) id_2)
  else id_3 = 1;
  wire id_9 = &(id_5);
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  module_0();
  final $display;
  wire id_14;
endmodule
