
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    MSI
Date:        Sun Nov 10 18:00:38 2019
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log CDC3FF_MSS_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srr"

Running: synthesis in foreground



Running CDC3FF_MSS_syn|synthesis


Running: compile (Compile) on CDC3FF_MSS_syn|synthesis
# Sun Nov 10 18:00:38 2019


Running: compile_flow (Compile Process) on CDC3FF_MSS_syn|synthesis
# Sun Nov 10 18:00:38 2019


Running: compiler (Compile Input) on CDC3FF_MSS_syn|synthesis
# Sun Nov 10 18:00:38 2019

Copied C:\Microsemi_Prj\hw8\p1\synthesis\synwork\CDC3FF_MSS_comp.srs to C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srs


compiler completed
# Sun Nov 10 18:00:39 2019

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on CDC3FF_MSS_syn|synthesis
# Sun Nov 10 18:00:39 2019


multi_srs_gen completed
# Sun Nov 10 18:00:39 2019

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Microsemi_Prj\hw8\p1\synthesis\synwork\CDC3FF_MSS_mult.srs to C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srs

Complete: Compile Process on CDC3FF_MSS_syn|synthesis


Running: premap (Pre-mapping) on CDC3FF_MSS_syn|synthesis
# Sun Nov 10 18:00:39 2019


premap completed with warnings
# Sun Nov 10 18:00:40 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on CDC3FF_MSS_syn|synthesis


Running: map (Map) on CDC3FF_MSS_syn|synthesis
# Sun Nov 10 18:00:40 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on CDC3FF_MSS_syn|synthesis
# Sun Nov 10 18:00:40 2019

Copied C:\Microsemi_Prj\hw8\p1\synthesis\synwork\CDC3FF_MSS_m.srm to C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srm


fpga_mapper completed with warnings
# Sun Nov 10 18:00:40 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Map on CDC3FF_MSS_syn|synthesis

Complete: Logic Synthesis on CDC3FF_MSS_syn|synthesis

TCL script complete: "CDC3FF_MSS_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

