;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT <42, @210
	ADD 210, 30
	DAT <0, <-2
	SUB @129, 106
	SLT @72, @200
	JMP 72, #200
	SPL 9, @-1
	SUB <0, @-2
	ADD 570, 70
	SLT #42, @280
	SUB @121, 106
	MOV -9, <-20
	JMP 72, #200
	ADD 570, 70
	SUB @121, 106
	DAT #0, #-2
	JMP <12, 15
	MOV 12, 10
	MOV 12, 10
	SUB @127, 106
	SUB 12, @665
	SUB 12, @665
	SUB #812, @35
	SUB @127, 106
	DJN 132, <10
	SLT 723, @30
	SUB @121, 106
	SUB @121, 106
	SUB <13, <-1
	MOV -7, <-20
	SUB <13, <-1
	MOV -7, <-20
	JMN 733, #30
	DAT #7, <20
	ADD 9, <-1
	SUB <18, -51
	ADD 270, 367
	SLT 723, @30
	SLT 723, @30
	SLT 753, @30
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SLT 723, @30
	SPL 0, <-2
	ADD 270, 60
	MOV -1, <-20
