#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 31 22:42:38 2023
# Process ID: 6280
# Current directory: C:/ZYBO/bin2gray
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25208 C:\ZYBO\bin2gray\bin2gray.xpr
# Log file: C:/ZYBO/bin2gray/vivado.log
# Journal file: C:/ZYBO/bin2gray\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ZYBO/bin2gray/bin2gray.xpr
INFO: [Project 1-313] Project file moved from 'C:/koushik_zybo/bin2gray' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'bin2gray.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.695 ; gain = 256.797
open_hw_manager
update_compile_order -fileset sources_1
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.781 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279539800A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2201.938 ; gain = 1195.156
set_property PROGRAM.FILE {C:/ZYBO/bin2gray/bin2gray.runs/impl_1/b2g.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/ZYBO/bin2gray/bin2gray.runs/impl_1/b2g.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
create_project sevsegdisplay C:/ZYBO/sevsegdisplay -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:zybo-z7-10:part0:1.1 [current_project]
file mkdir C:/ZYBO/sevsegdisplay/sevsegdisplay.srcs/sources_1/new
close [ open C:/ZYBO/sevsegdisplay/sevsegdisplay.srcs/sources_1/new/seven_seg_counter.v w ]
add_files C:/ZYBO/sevsegdisplay/sevsegdisplay.srcs/sources_1/new/seven_seg_counter.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 31 22:58:58 2023...
