<DOC>
<DOCNO>EP-0648375</DOCNO> 
<TEXT>
<INVENTION-TITLE>
TRIPLE-GATE FLASH EEPROM MEMORY AND METHOD FOR MAKING SAME
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L218247	H01L29788	H01L2170	G11C1604	H01L27115	H01L29792	H01L27115	G11C1604	H01L2966	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	G11C	H01L	H01L	H01L	G11C	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L21	H01L29	H01L21	G11C16	H01L27	H01L29	H01L27	G11C16	H01L29	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
A memory including a semiconductor substrate (4), an array of memory cells (2) mutually electrically insulated by side insulators (5), wherein each memory cell includes a gate stack (19) consisting of a gate insulator (6), a floating gate (8) and a control gate (10) separated by an electrical insulator (12) between the gates, said gate insulator being arranged between the floating gate and the substrate, a source (16) and a drain (14) formed in the substrate on either side of said stack and outside the side insulators, an erasing gate (22) located above the source (16) in partial overlap with the stack, and electrically insulated from the source and said stack by a thin insulator (18), as well as conductive strips for applying electrical signals to the gate stacks, erasing gates, sources and drains.
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
COMMISSARIAT ENERGIE ATOMIQUE
</APPLICANT-NAME>
<APPLICANT-NAME>
COMMISSARIAT A L'ENERGIE ATOMIQUE
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
HARTMANN JOEL
</INVENTOR-NAME>
<INVENTOR-NAME>
HARTMANN, JOEL
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
Triple gate integrated EEPROM memory of the flash type including a
semiconductor substrate (4), an array of memory cells in T (2) electrically

insulated from one another by lateral insulations (5) formed on the substrate,
wherein each memory cell includes a stack (19) of gates constituted

by a gate insulator (6), a floating gate (8) projecting over the lateral
insulations and a control gate (10) separated by an inter-gate electrical

insulator (12), the gate insulator being interposed between the floating
gate and the substrate, a source (16) and a drain (14) formed in the

substrate on either side of said stack and outside the lateral insulations,
the source having a conduction direction perpendicular to that of the

drain, an erasing gate (22) formed above the source parallel thereto, and
partly astride the stack, said erasing gate being electrically insulated

from the source and the gates of said stack by a thin insulator (18), the
erasing gates being all electrically interconnected, and conductive strips

(10a, 38, 30, 32) for applying electrical signals respectively to the
stacks of gates, the erasing gates, the sources and the drains.
Memory according to claim 1, characterized in that as the substrate
is of silicon, the erasing gates (22) are made from doped polycrystalline

silicon.
Memory according to claim 2, characterized in that the gate insulators
are of 
>
10 nm thick silicon dioxide.
Memory according to any one of the claims 1 to 3, characterized in
that the inter-gate insulators are of a three-layer oxide, nitride and

silicon dioxide material.
Memory according to any one of the claims 1 to 4, characterized in that
the thin insulator has a thickness at the most equal to 40 nm.
Memory according to any one of the claims 1 to 5, characterized in
that the conductive strips (38) for applying the electrical signals to the

erasing gates are lines diffused in the substrate. 
Memory according to any one of the preceding claims, characterized in
that the floating gates are self-aligned relative to the control gates.
Process for the production of a triple gate integrated EEPROM memory
of the flash type according to claim 1, including a semiconductor substrate

(4), an array of memory cells (2) electrically insulated from one another
by lateral insulations (5) formed on the substrate, each memory cell

including a stack (19) of gates constituted by a gate insulator (6), a
floating gate (8) projecting over the lateral insulations and a control

gate (10) separated by an inter-gate electrical insulator (12), the gate
insulator being interposed between the floating gate and the substrate,

a source (16) and a drain (14) formed in the substrate on either side of
said stack and outside the lateral insulations, the source having a conducting

direction perpendicular to that of the drain, an erasing gate (22)
formed above the source and partly astride the stack, said erasing gate

being electrically insulated from the source and the gates of said stack
by a thin insulator (18), the erasing gates being all electrically interconnected,

and conductive strips (10a, 38, 30, 32) for applying electrical
signals respectively to the stacks of gates, the erasing gates, the sources

and the drains, this process comprising the following stages:

a) producing lateral insulations (5),
b) producing said stacks (19) between the lateral insulations and the
conductive strips (10a) for the application of electrical signals to said

stacks,
c) formation of a thin electrical insulator layer (18) on the source and
drain areas and on the flanks of the stacks,
d) implantation of ions (40) in the substrate of a conductivity type
opposite to that of the substrate in order to form therein the sources and

drains, the stacks serving as a mask to said implantation performed through
the thin insulator layer, as well as the conductive strips (38) for the

application of electrical signals to the erasing gates,
e) deposition of a conductive layer (22) on the thin insulator layer,
f) etching solely of said conductive layer in order to form erasing gates
above the sources and partly astride the stacks,
g) insulation of the surface (23, 28) of the structure obtained in f), and
h) producing contact holes (26, 34) in the surface insulation for the 
sources and drains and then producing conductive strips for applying

electrical signals to the sources and drains.
Process for the production of a triple gate integrated EEPROM memory of
the flash type according to claim 1, including a semiconductor substrate

(4), an array of memory cells (2) electrically insulated from one another
by lateral insulations formed on the substrate, each memory cell including

a stack (19) of gates constituted by a gate insulator (6), a floating gate
(8) projecting over the lateral insulations and a control gate (10)

separated by an inter-gate electrical insulator (12), the gate insulator
being interposed between the floating gate and the substrate, a source

(16) and a drain (14) formed in the substrate on either side of said stack
and outside the lateral insulations, the source having a conducting direction

perpendicular to that of the drain, an erasing gate (22) formed above
the source and partly astride the stack, said erasing gate being electrically

insulated from the source and the gates of said stack by a thin
insulator (18), the erasing gates being all electrically interconnected,

and conductive strips (10a, 38, 30, 32) for applying electrical signals

respectively to the stacks of gates, the erasing gates, the sources and the
drains, this process comprising the following stages:


A) producing lateral insulations (5),
B) producing said stacks (19) between the lateral insulations and the
conductive strips (10a) for applying electrical signals to said stacks,
C) formation of a thin electrical insulator layer (18) on the source and
drain areas and on the flanks of the stacks,
D) deposition of a conductive layer (22) on the thin insulator layer,
E) etching solely of said conductive layer in order to form erasing gates
above the source areas and partly astride the stacks,
F) implantation of ions (40) in the substrate through the thin insulator
layer and conductive layer, in order to form the sources and drains having

a conductivity type opposite to that of the substrate, the stacks serving
as a mask to said implantation, as well as the conductive strips (38) for

the application of electrical signals to the erasing gates,
G) surface insulation (23, 28) of the structure obtained in F), and
H) producing contact holes (26, 34) in the surface insulation for the
sources and drains and then producing conductive strips for applying the 

electrical signals to the sources and drains.
Process according to claim 8 or 9, characterized in that as the substrate
is of silicon, the erasing gates (22) are made from doped polycrystalline

silicon.
Process according to any one of the claims 8 to 10, characterized in
that the substrate, the floating and control gates are of silicon, so that

the thin insulating layer is obtained by thermal oxidation of silicon.
Process according to any one of the claims 8 to 11, characterized in
that the thin insulating layer (18) has a thickness at the most equalto

40 nm.
Process according to claim 10, characterized in that the erasing gates
(22) are insulated by the thermal oxidation of said erasing gates.
Process according to any one of the claims 8 to 13, characterized in
that the floating gates are self-aligned relative to the control gates.
</CLAIMS>
</TEXT>
</DOC>
