

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Mon Dec  7 17:37:43 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      9.52|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+----------------------------------+-----+----------+-----+----------+---------+
        |                                                |                                  |     Latency    |    Interval    | Pipeline|
        |                    Instance                    |              Module              | min |    max   | min |    max   |   Type  |
        +------------------------------------------------+----------------------------------+-----+----------+-----+----------+---------+
        |call_ret_init_fu_338                            |init                              |    0|         0|    0|         0|   none  |
        |call_ret1_init_1_fu_346                         |init_1                            |    0|         0|    0|         0|   none  |
        |call_ret2_init_1_1_fu_352                       |init_1_1                          |    0|         0|    0|         0|   none  |
        |call_ret3_init_2_fu_358                         |init_2                            |    0|         0|    0|         0|   none  |
        |call_ret4_init_3_fu_364                         |init_3                            |    0|         0|    0|         0|   none  |
        |call_ret5_init_1_2_fu_370                       |init_1_2                          |    0|         0|    0|         0|   none  |
        |grp_AXIvideo2Mat_32_1080_1920_16_s_fu_281       |AXIvideo2Mat_32_1080_1920_16_s    |    ?|         ?|    ?|         ?|   none  |
        |grp_Rgb2ycbcr_fu_271                            |Rgb2ycbcr                         |    ?|         ?|    ?|         ?|   none  |
        |grp_median_filter_fu_255                        |median_filter                     |   56|  16998401|   56|  16998401|   none  |
        |grp_median_filter_1_fu_263                      |median_filter_1                   |   56|  16998401|   56|  16998401|   none  |
        |grp_finger_counter_fu_245                       |finger_counter                    |   28|  16797728|   28|  16797728|   none  |
        |stg_61_image_filter_Block_entry_proc_fu_382     |image_filter_Block_entry_proc     |    0|         0|    0|         0|   none  |
        |stg_62_image_filter_Block_entry_proc136_fu_376  |image_filter_Block_entry_proc136  |    0|         0|    0|         0|   none  |
        |grp_set_color_fu_327                            |set_color                         |    ?|         ?|    ?|         ?|   none  |
        |grp_Mat2AXIvideo_32_1080_1920_16_s_fu_304       |Mat2AXIvideo_32_1080_1920_16_s    |    1|   2076841|    1|   2076841|   none  |
        +------------------------------------------------+----------------------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     14|
|FIFO             |        0|      -|     130|    568|
|Instance         |       16|     14|    5226|   7480|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      36|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     14|    5392|   8062|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      6|       5|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_32_1080_1920_16_U0      |AXIvideo2Mat_32_1080_1920_16_s    |        0|      0|   180|   220|
    |Mat2AXIvideo_32_1080_1920_16_U0      |Mat2AXIvideo_32_1080_1920_16_s    |        0|      0|    57|   111|
    |Rgb2ycbcr_U0                         |Rgb2ycbcr                         |        0|      3|   224|   261|
    |finger_counter_U0                    |finger_counter                    |        0|     11|  1561|  2583|
    |image_filter_Block_entry_proc_U0     |image_filter_Block_entry_proc     |        0|      0|     2|     2|
    |image_filter_Block_entry_proc136_U0  |image_filter_Block_entry_proc136  |        0|      0|     5|     5|
    |init_U0                              |init                              |        0|      0|    50|    50|
    |init_1_U0                            |init_1                            |        0|      0|    26|    26|
    |init_1_1_U0                          |init_1_1                          |        0|      0|    26|    26|
    |init_1_2_U0                          |init_1_2                          |        0|      0|    26|    26|
    |init_2_U0                            |init_2                            |        0|      0|    26|    26|
    |init_3_U0                            |init_3                            |        0|      0|    26|    26|
    |median_filter_U0                     |median_filter                     |        8|      0|  1484|  2001|
    |median_filter_1_U0                   |median_filter_1                   |        8|      0|  1484|  2001|
    |set_color_U0                         |set_color                         |        0|      0|    49|   116|
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                |                                  |       16|     14|  5226|  7480|
    +-------------------------------------+----------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+---+----+------+-----+---------+
    |             Name             | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------------+---------+---+----+------+-----+---------+
    |extLd42_channel               |        0|  5|  16|     2|    3|        6|
    |ges_load1341_channel          |        0|  5|  16|     2|    3|        6|
    |medianImage2_cols_V           |        0|  5|  24|     2|   12|       24|
    |medianImage2_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |medianImage2_rows_V           |        0|  5|  24|     2|   12|       24|
    |medianImage_cols_V            |        0|  5|  24|     2|   12|       24|
    |medianImage_data_stream_0_V   |        0|  5|  20|     1|    8|        8|
    |medianImage_rows_V            |        0|  5|  24|     2|   12|       24|
    |result1_cols_V                |        0|  5|  24|     2|   12|       24|
    |result1_data_stream_0_V       |        0|  5|  20|     1|    8|        8|
    |result1_rows_V                |        0|  5|  24|     2|   12|       24|
    |result_cols_V                 |        0|  5|  24|     2|   12|       24|
    |result_data_stream_0_V        |        0|  5|  20|     1|    8|        8|
    |result_data_stream_1_V        |        0|  5|  20|     1|    8|        8|
    |result_data_stream_2_V        |        0|  5|  20|     1|    8|        8|
    |result_rows_V                 |        0|  5|  24|     2|   12|       24|
    |src_cols_V                    |        0|  5|  24|     2|   12|       24|
    |src_cols_V_channel            |        0|  5|  24|     2|   12|       24|
    |src_data_stream_0_V           |        0|  5|  20|     1|    8|        8|
    |src_data_stream_1_V           |        0|  5|  20|     1|    8|        8|
    |src_data_stream_2_V           |        0|  5|  20|     1|    8|        8|
    |src_rows_V                    |        0|  5|  24|     2|   12|       24|
    |src_rows_V_channel            |        0|  5|  24|     2|   12|       24|
    |ycbcr_cols_V                  |        0|  5|  24|     2|   12|       24|
    |ycbcr_data_stream_0_V         |        0|  5|  20|     1|    8|        8|
    |ycbcr_rows_V                  |        0|  5|  24|     2|   12|       24|
    +------------------------------+---------+---+----+------+-----+---------+
    |Total                         |        0|130| 568|    42|  254|      428|
    +------------------------------+---------+---+----+------+-----+---------+

    * Shift register: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_32_1080_1920_16_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |Mat2AXIvideo_32_1080_1920_16_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |Rgb2ycbcr_U0_ap_start                     |    and   |      0|  0|   2|           1|           1|
    |finger_counter_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |median_filter_1_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |median_filter_U0_ap_start                 |    and   |      0|  0|   2|           1|           1|
    |set_color_U0_ap_start                     |    and   |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  14|           7|           7|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+-----+-----------+
    |                          Name                         | FF| Bits| Const Bits|
    +-------------------------------------------------------+---+-----+-----------+
    |ap_reg_procdone_AXIvideo2Mat_32_1080_1920_16_U0        |  1|    1|          0|
    |ap_reg_procdone_Mat2AXIvideo_32_1080_1920_16_U0        |  1|    1|          0|
    |ap_reg_procdone_Rgb2ycbcr_U0                           |  1|    1|          0|
    |ap_reg_procdone_finger_counter_U0                      |  1|    1|          0|
    |ap_reg_procdone_image_filter_Block_entry_proc136_U0    |  1|    1|          0|
    |ap_reg_procdone_image_filter_Block_entry_proc_U0       |  1|    1|          0|
    |ap_reg_procdone_init_1_1_U0                            |  1|    1|          0|
    |ap_reg_procdone_init_1_2_U0                            |  1|    1|          0|
    |ap_reg_procdone_init_1_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_2_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_3_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_U0                                |  1|    1|          0|
    |ap_reg_procdone_median_filter_1_U0                     |  1|    1|          0|
    |ap_reg_procdone_median_filter_U0                       |  1|    1|          0|
    |ap_reg_procdone_set_color_U0                           |  1|    1|          0|
    |ap_reg_ready_AXIvideo2Mat_32_1080_1920_16_U0_ap_ready  |  1|    1|          0|
    |ap_reg_ready_init_1_1_U0_ap_ready                      |  1|    1|          0|
    |ap_reg_ready_init_1_2_U0_ap_ready                      |  1|    1|          0|
    |ap_reg_ready_init_1_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_2_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_3_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_U0_ap_ready                          |  1|    1|          0|
    |ap_reg_ready_medianImage2_cols_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage2_rows_V_full_n                |  1|    1|          0|
    |ap_reg_ready_medianImage_cols_V_full_n                 |  1|    1|          0|
    |ap_reg_ready_medianImage_rows_V_full_n                 |  1|    1|          0|
    |ap_reg_ready_result1_cols_V_full_n                     |  1|    1|          0|
    |ap_reg_ready_result1_rows_V_full_n                     |  1|    1|          0|
    |ap_reg_ready_result_cols_V_full_n                      |  1|    1|          0|
    |ap_reg_ready_result_rows_V_full_n                      |  1|    1|          0|
    |ap_reg_ready_src_cols_V_channel_full_n                 |  1|    1|          0|
    |ap_reg_ready_src_cols_V_full_n                         |  1|    1|          0|
    |ap_reg_ready_src_rows_V_channel_full_n                 |  1|    1|          0|
    |ap_reg_ready_src_rows_V_full_n                         |  1|    1|          0|
    |ap_reg_ready_ycbcr_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_ycbcr_rows_V_full_n                       |  1|    1|          0|
    +-------------------------------------------------------+---+-----+-----------+
    |Total                                                  | 36|   36|          0|
    +-------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_V_data_V_dout     |  in |   32|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_empty_n  |  in |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_read     | out |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_keep_V_dout     |  in |    4|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_read     | out |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_strb_V_dout     |  in |    4|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_empty_n  |  in |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_read     | out |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_user_V_dout     |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_empty_n  |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_read     | out |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_last_V_dout     |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_id_V_dout       |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_empty_n    |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_read       | out |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_dest_V_dout     |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_read     | out |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|output_V_data_V_din     | out |   32|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_full_n  |  in |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_write   | out |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_keep_V_din     | out |    4|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_full_n  |  in |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_write   | out |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_strb_V_din     | out |    4|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_full_n  |  in |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_write   | out |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_user_V_din     | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_full_n  |  in |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_write   | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_last_V_din     | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_id_V_din       | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_full_n    |  in |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_write     | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_dest_V_din     | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_full_n  |  in |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_write   | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|rows                    |  in |   32|  ap_stable |       rows      |    scalar    |
|cols                    |  in |   32|  ap_stable |       cols      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   image_filter  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   image_filter  | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
entry:0  %cols_read = call i32 @_ssdm_op_WireRead.i32(i32 %cols) ; <i32> [#uses=6]

ST_1: rows_read [1/1] 0.00ns
entry:1  %rows_read = call i32 @_ssdm_op_WireRead.i32(i32 %rows) ; <i32> [#uses=6]

ST_1: extLd42_channel [1/1] 0.00ns
entry:2  %extLd42_channel = alloca i3, align 1           ; <i3*> [#uses=2]

ST_1: ges_load1341_channel [1/1] 0.00ns
entry:3  %ges_load1341_channel = alloca i3, align 1      ; <i3*> [#uses=2]

ST_1: src_data_stream_0_V [1/1] 0.00ns
entry:19  %src_data_stream_0_V = alloca i8, align 1       ; <i8*> [#uses=5]

ST_1: src_data_stream_1_V [1/1] 0.00ns
entry:22  %src_data_stream_1_V = alloca i8, align 1       ; <i8*> [#uses=5]

ST_1: src_data_stream_2_V [1/1] 0.00ns
entry:25  %src_data_stream_2_V = alloca i8, align 1       ; <i8*> [#uses=5]

ST_1: ycbcr_data_stream_0_V [1/1] 0.00ns
entry:28  %ycbcr_data_stream_0_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: medianImage_data_stream_0_V [1/1] 0.00ns
entry:31  %medianImage_data_stream_0_V = alloca i8, align 1 ; <i8*> [#uses=5]

ST_1: medianImage2_data_stream_0_V [1/1] 0.00ns
entry:34  %medianImage2_data_stream_0_V = alloca i8, align 1 ; <i8*> [#uses=5]

ST_1: result1_data_stream_0_V [1/1] 0.00ns
entry:37  %result1_data_stream_0_V = alloca i8, align 1   ; <i8*> [#uses=5]

ST_1: result_data_stream_0_V [1/1] 0.00ns
entry:40  %result_data_stream_0_V = alloca i8, align 1    ; <i8*> [#uses=5]

ST_1: result_data_stream_1_V [1/1] 0.00ns
entry:43  %result_data_stream_1_V = alloca i8, align 1    ; <i8*> [#uses=5]

ST_1: result_data_stream_2_V [1/1] 0.00ns
entry:46  %result_data_stream_2_V = alloca i8, align 1    ; <i8*> [#uses=5]

ST_1: call_ret [1/1] 0.00ns
entry:56  %call_ret = call fastcc %"hls::Mat<1080, 1920, 16>::init_ret" @init(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init_ret"> [#uses=4]

ST_1: src_rows_V [1/1] 0.00ns
entry:57  %src_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 0 ; <i12> [#uses=1]

ST_1: src_rows_V_channel [1/1] 0.00ns
entry:58  %src_rows_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 1 ; <i12> [#uses=1]

ST_1: src_cols_V [1/1] 0.00ns
entry:59  %src_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 2 ; <i12> [#uses=1]

ST_1: src_cols_V_channel [1/1] 0.00ns
entry:60  %src_cols_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 3 ; <i12> [#uses=1]

ST_1: stg_36 [2/2] 0.00ns
entry:76  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %src_rows_V, i12 %src_cols_V, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_37 [1/2] 0.00ns
entry:76  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %src_rows_V, i12 %src_cols_V, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_38 [2/2] 0.00ns
entry:77  call fastcc void @Rgb2ycbcr(i12 %src_rows_V_channel, i12 %src_cols_V_channel, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V, i8* %ycbcr_data_stream_0_V)


 <State 4>: 0.00ns
ST_4: stg_39 [1/2] 0.00ns
entry:77  call fastcc void @Rgb2ycbcr(i12 %src_rows_V_channel, i12 %src_cols_V_channel, i8* %src_data_stream_0_V, i8* %src_data_stream_1_V, i8* %src_data_stream_2_V, i8* %ycbcr_data_stream_0_V)


 <State 5>: 1.84ns
ST_5: call_ret1 [1/1] 0.00ns
entry:61  %call_ret1 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.1(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_5: ycbcr_rows_V [1/1] 0.00ns
entry:62  %ycbcr_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret1, 0 ; <i12> [#uses=1]

ST_5: ycbcr_cols_V [1/1] 0.00ns
entry:63  %ycbcr_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret1, 1 ; <i12> [#uses=1]

ST_5: stg_43 [2/2] 1.84ns
entry:78  call fastcc void @median_filter(i12 %ycbcr_rows_V, i12 %ycbcr_cols_V, i8* %ycbcr_data_stream_0_V, i8* %medianImage_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: stg_44 [1/2] 0.00ns
entry:78  call fastcc void @median_filter(i12 %ycbcr_rows_V, i12 %ycbcr_cols_V, i8* %ycbcr_data_stream_0_V, i8* %medianImage_data_stream_0_V)


 <State 7>: 1.84ns
ST_7: call_ret2 [1/1] 0.00ns
entry:64  %call_ret2 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.1.1(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_7: medianImage_rows_V [1/1] 0.00ns
entry:65  %medianImage_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret2, 0 ; <i12> [#uses=1]

ST_7: medianImage_cols_V [1/1] 0.00ns
entry:66  %medianImage_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret2, 1 ; <i12> [#uses=1]

ST_7: stg_48 [2/2] 1.84ns
entry:79  call fastcc void @median_filter.1(i12 %medianImage_rows_V, i12 %medianImage_cols_V, i8* %medianImage_data_stream_0_V, i8* %medianImage2_data_stream_0_V)


 <State 8>: 0.00ns
ST_8: stg_49 [1/2] 0.00ns
entry:79  call fastcc void @median_filter.1(i12 %medianImage_rows_V, i12 %medianImage_cols_V, i8* %medianImage_data_stream_0_V, i8* %medianImage2_data_stream_0_V)


 <State 9>: 1.84ns
ST_9: call_ret3 [1/1] 0.00ns
entry:67  %call_ret3 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.2(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_9: medianImage2_rows_V [1/1] 0.00ns
entry:68  %medianImage2_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret3, 0 ; <i12> [#uses=1]

ST_9: medianImage2_cols_V [1/1] 0.00ns
entry:69  %medianImage2_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret3, 1 ; <i12> [#uses=1]

ST_9: call_ret4 [1/1] 0.00ns
entry:70  %call_ret4 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.3(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_9: result1_rows_V [1/1] 0.00ns
entry:71  %result1_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret4, 0 ; <i12> [#uses=1]

ST_9: result1_cols_V [1/1] 0.00ns
entry:72  %result1_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret4, 1 ; <i12> [#uses=1]

ST_9: call_ret5 [1/1] 0.00ns
entry:73  %call_ret5 = call fastcc %"hls::Mat<1080, 1920, 0>::init.1_ret" @init.1.2(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=2]

ST_9: result_rows_V [1/1] 0.00ns
entry:74  %result_rows_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret5, 0 ; <i12> [#uses=1]

ST_9: result_cols_V [1/1] 0.00ns
entry:75  %result_cols_V = extractvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %call_ret5, 1 ; <i12> [#uses=1]

ST_9: stg_59 [2/2] 1.84ns
entry:80  call fastcc void @finger_counter(i12 %medianImage2_rows_V, i12 %medianImage2_cols_V, i8* %medianImage2_data_stream_0_V, i8* %result1_data_stream_0_V)


 <State 10>: 0.00ns
ST_10: stg_60 [1/2] 0.00ns
entry:80  call fastcc void @finger_counter(i12 %medianImage2_rows_V, i12 %medianImage2_cols_V, i8* %medianImage2_data_stream_0_V, i8* %result1_data_stream_0_V)


 <State 11>: 0.00ns
ST_11: stg_61 [1/1] 0.00ns
entry:81  call fastcc void @image_filter_Block_entry_proc(i3* %ges_load1341_channel)


 <State 12>: 0.00ns
ST_12: stg_62 [1/1] 0.00ns
entry:82  call fastcc void @image_filter_Block_entry_proc136(i3* %extLd42_channel, i3* %ges_load1341_channel)


 <State 13>: 1.62ns
ST_13: stg_63 [2/2] 1.62ns
entry:83  call fastcc void @set_color(i12 %result1_rows_V, i12 %result1_cols_V, i8* %result1_data_stream_0_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i3* %extLd42_channel)


 <State 14>: 0.00ns
ST_14: stg_64 [1/2] 0.00ns
entry:83  call fastcc void @set_color(i12 %result1_rows_V, i12 %result1_cols_V, i8* %result1_data_stream_0_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i3* %extLd42_channel)


 <State 15>: 1.84ns
ST_15: stg_65 [2/2] 1.84ns
entry:84  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %result_rows_V, i12 %result_cols_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)


 <State 16>: 0.00ns
ST_16: stg_66 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_16: empty [1/1] 0.00ns
entry:5  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_dest_V, [8 x i8]* @str94, i32 0, i32 0, i32 0, [8 x i8]* @str94) ; <i32> [#uses=0]

ST_16: empty_43 [1/1] 0.00ns
entry:6  %empty_43 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_id_V, [8 x i8]* @str93, i32 0, i32 0, i32 0, [8 x i8]* @str93) ; <i32> [#uses=0]

ST_16: empty_44 [1/1] 0.00ns
entry:7  %empty_44 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_last_V, [8 x i8]* @str92, i32 0, i32 0, i32 0, [8 x i8]* @str92) ; <i32> [#uses=0]

ST_16: empty_45 [1/1] 0.00ns
entry:8  %empty_45 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_user_V, [8 x i8]* @str91, i32 0, i32 0, i32 0, [8 x i8]* @str91) ; <i32> [#uses=0]

ST_16: empty_46 [1/1] 0.00ns
entry:9  %empty_46 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_strb_V, [8 x i8]* @str90, i32 0, i32 0, i32 0, [8 x i8]* @str90) ; <i32> [#uses=0]

ST_16: empty_47 [1/1] 0.00ns
entry:10  %empty_47 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_keep_V, [8 x i8]* @str89, i32 0, i32 0, i32 0, [8 x i8]* @str89) ; <i32> [#uses=0]

ST_16: empty_48 [1/1] 0.00ns
entry:11  %empty_48 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %output_V_data_V, [8 x i8]* @str88, i32 0, i32 0, i32 0, [8 x i8]* @str88) ; <i32> [#uses=0]

ST_16: empty_49 [1/1] 0.00ns
entry:12  %empty_49 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_dest_V, [8 x i8]* @str87, i32 0, i32 0, i32 0, [8 x i8]* @str87) ; <i32> [#uses=0]

ST_16: empty_50 [1/1] 0.00ns
entry:13  %empty_50 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_id_V, [8 x i8]* @str86, i32 0, i32 0, i32 0, [8 x i8]* @str86) ; <i32> [#uses=0]

ST_16: empty_51 [1/1] 0.00ns
entry:14  %empty_51 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_last_V, [8 x i8]* @str85, i32 0, i32 0, i32 0, [8 x i8]* @str85) ; <i32> [#uses=0]

ST_16: empty_52 [1/1] 0.00ns
entry:15  %empty_52 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_user_V, [8 x i8]* @str84, i32 0, i32 0, i32 0, [8 x i8]* @str84) ; <i32> [#uses=0]

ST_16: empty_53 [1/1] 0.00ns
entry:16  %empty_53 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_strb_V, [8 x i8]* @str83, i32 0, i32 0, i32 0, [8 x i8]* @str83) ; <i32> [#uses=0]

ST_16: empty_54 [1/1] 0.00ns
entry:17  %empty_54 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_keep_V, [8 x i8]* @str82, i32 0, i32 0, i32 0, [8 x i8]* @str82) ; <i32> [#uses=0]

ST_16: empty_55 [1/1] 0.00ns
entry:18  %empty_55 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %input_V_data_V, [8 x i8]* @str, i32 0, i32 0, i32 0, [8 x i8]* @str) ; <i32> [#uses=0]

ST_16: empty_56 [1/1] 0.00ns
entry:20  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @str106, i32 1, [1 x i8]* @str107, [1 x i8]* @str107, i32 1, i32 1, i8* %src_data_stream_0_V, i8* %src_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_57 [1/1] 0.00ns
entry:21  %empty_57 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str108, i32 0, i32 0, i32 0, [8 x i8]* @str108) ; <i32> [#uses=0]

ST_16: empty_58 [1/1] 0.00ns
entry:23  %empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @str109, i32 1, [1 x i8]* @str110, [1 x i8]* @str110, i32 1, i32 1, i8* %src_data_stream_1_V, i8* %src_data_stream_1_V) ; <i32> [#uses=0]

ST_16: empty_59 [1/1] 0.00ns
entry:24  %empty_59 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_1_V, [8 x i8]* @str111, i32 0, i32 0, i32 0, [8 x i8]* @str111) ; <i32> [#uses=0]

ST_16: empty_60 [1/1] 0.00ns
entry:26  %empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @str112, i32 1, [1 x i8]* @str113, [1 x i8]* @str113, i32 1, i32 1, i8* %src_data_stream_2_V, i8* %src_data_stream_2_V) ; <i32> [#uses=0]

ST_16: empty_61 [1/1] 0.00ns
entry:27  %empty_61 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_2_V, [8 x i8]* @str114, i32 0, i32 0, i32 0, [8 x i8]* @str114) ; <i32> [#uses=0]

ST_16: empty_62 [1/1] 0.00ns
entry:29  %empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str115, i32 1, [1 x i8]* @str116, [1 x i8]* @str116, i32 1, i32 1, i8* %ycbcr_data_stream_0_V, i8* %ycbcr_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_63 [1/1] 0.00ns
entry:30  %empty_63 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %ycbcr_data_stream_0_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117) ; <i32> [#uses=0]

ST_16: empty_64 [1/1] 0.00ns
entry:32  %empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @str118, i32 1, [1 x i8]* @str119, [1 x i8]* @str119, i32 1, i32 1, i8* %medianImage_data_stream_0_V, i8* %medianImage_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_65 [1/1] 0.00ns
entry:33  %empty_65 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %medianImage_data_stream_0_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, [8 x i8]* @str120) ; <i32> [#uses=0]

ST_16: empty_66 [1/1] 0.00ns
entry:35  %empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str121, i32 1, [1 x i8]* @str122, [1 x i8]* @str122, i32 1, i32 1, i8* %medianImage2_data_stream_0_V, i8* %medianImage2_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_67 [1/1] 0.00ns
entry:36  %empty_67 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %medianImage2_data_stream_0_V, [8 x i8]* @str123, i32 0, i32 0, i32 0, [8 x i8]* @str123) ; <i32> [#uses=0]

ST_16: empty_68 [1/1] 0.00ns
entry:38  %empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str124, i32 1, [1 x i8]* @str125, [1 x i8]* @str125, i32 1, i32 1, i8* %result1_data_stream_0_V, i8* %result1_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_69 [1/1] 0.00ns
entry:39  %empty_69 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %result1_data_stream_0_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126) ; <i32> [#uses=0]

ST_16: empty_70 [1/1] 0.00ns
entry:41  %empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @str127, i32 1, [1 x i8]* @str128, [1 x i8]* @str128, i32 1, i32 1, i8* %result_data_stream_0_V, i8* %result_data_stream_0_V) ; <i32> [#uses=0]

ST_16: empty_71 [1/1] 0.00ns
entry:42  %empty_71 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %result_data_stream_0_V, [8 x i8]* @str129, i32 0, i32 0, i32 0, [8 x i8]* @str129) ; <i32> [#uses=0]

ST_16: empty_72 [1/1] 0.00ns
entry:44  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @str130, i32 1, [1 x i8]* @str131, [1 x i8]* @str131, i32 1, i32 1, i8* %result_data_stream_1_V, i8* %result_data_stream_1_V) ; <i32> [#uses=0]

ST_16: empty_73 [1/1] 0.00ns
entry:45  %empty_73 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %result_data_stream_1_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, [8 x i8]* @str132) ; <i32> [#uses=0]

ST_16: empty_74 [1/1] 0.00ns
entry:47  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @str133, i32 1, [1 x i8]* @str134, [1 x i8]* @str134, i32 1, i32 1, i8* %result_data_stream_2_V, i8* %result_data_stream_2_V) ; <i32> [#uses=0]

ST_16: empty_75 [1/1] 0.00ns
entry:48  %empty_75 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %result_data_stream_2_V, [8 x i8]* @str135, i32 0, i32 0, i32 0, [8 x i8]* @str135) ; <i32> [#uses=0]

ST_16: stg_101 [1/1] 0.00ns
entry:49  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [1 x i8]* @p_str, [5 x i8]* @p_str55, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str56)

ST_16: stg_102 [1/1] 0.00ns
entry:50  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V, [1 x i8]* @p_str, [5 x i8]* @p_str55, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [26 x i8]* @p_str57)

ST_16: stg_103 [1/1] 0.00ns
entry:51  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str, [10 x i8]* @p_str58, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [24 x i8]* @p_str59)

ST_16: stg_104 [1/1] 0.00ns
entry:52  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str, [10 x i8]* @p_str58, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [24 x i8]* @p_str59)

ST_16: stg_105 [1/1] 0.00ns
entry:53  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str58, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [24 x i8]* @p_str59)

ST_16: stg_106 [1/1] 0.00ns
entry:54  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [10 x i8]* @p_str60, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_16: stg_107 [1/1] 0.00ns
entry:55  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [10 x i8]* @p_str60, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_16: stg_108 [1/2] 0.00ns
entry:84  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %result_rows_V, i12 %result_cols_V, i8* %result_data_stream_0_V, i8* %result_data_stream_1_V, i8* %result_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)

ST_16: stg_109 [1/1] 0.00ns
entry:85  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1b863c70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_keep_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1b955c40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_strb_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1b8f2ed0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_user_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1c139bb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_last_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1c6e7890; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_id_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1b71f3c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_dest_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1c65e250; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1ae9e3c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1ae9e160; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1bd87530; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1c57f4c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1b6db400; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1a0932b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1c59f360; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1b741e70; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1b6506a0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ges]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x1b790450; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                    (wireread            ) [ 00111111110000000]
rows_read                    (wireread            ) [ 00111111110000000]
extLd42_channel              (alloca              ) [ 00111111111111100]
ges_load1341_channel         (alloca              ) [ 00111111111110000]
src_data_stream_0_V          (alloca              ) [ 01111111111111111]
src_data_stream_1_V          (alloca              ) [ 01111111111111111]
src_data_stream_2_V          (alloca              ) [ 01111111111111111]
ycbcr_data_stream_0_V        (alloca              ) [ 00111111111111111]
medianImage_data_stream_0_V  (alloca              ) [ 00111111111111111]
medianImage2_data_stream_0_V (alloca              ) [ 00111111111111111]
result1_data_stream_0_V      (alloca              ) [ 00111111111111111]
result_data_stream_0_V       (alloca              ) [ 00111111111111111]
result_data_stream_1_V       (alloca              ) [ 00111111111111111]
result_data_stream_2_V       (alloca              ) [ 00111111111111111]
call_ret                     (call                ) [ 00000000000000000]
src_rows_V                   (extractvalue        ) [ 00100000000000000]
src_rows_V_channel           (extractvalue        ) [ 00111000000000000]
src_cols_V                   (extractvalue        ) [ 00100000000000000]
src_cols_V_channel           (extractvalue        ) [ 00111000000000000]
stg_37                       (call                ) [ 00000000000000000]
stg_39                       (call                ) [ 00000000000000000]
call_ret1                    (call                ) [ 00000000000000000]
ycbcr_rows_V                 (extractvalue        ) [ 00000010000000000]
ycbcr_cols_V                 (extractvalue        ) [ 00000010000000000]
stg_44                       (call                ) [ 00000000000000000]
call_ret2                    (call                ) [ 00000000000000000]
medianImage_rows_V           (extractvalue        ) [ 00000000100000000]
medianImage_cols_V           (extractvalue        ) [ 00000000100000000]
stg_49                       (call                ) [ 00000000000000000]
call_ret3                    (call                ) [ 00000000000000000]
medianImage2_rows_V          (extractvalue        ) [ 00000000001000000]
medianImage2_cols_V          (extractvalue        ) [ 00000000001000000]
call_ret4                    (call                ) [ 00000000000000000]
result1_rows_V               (extractvalue        ) [ 00000000001111100]
result1_cols_V               (extractvalue        ) [ 00000000001111100]
call_ret5                    (call                ) [ 00000000000000000]
result_rows_V                (extractvalue        ) [ 00000000001111111]
result_cols_V                (extractvalue        ) [ 00000000001111111]
stg_60                       (call                ) [ 00000000000000000]
stg_61                       (call                ) [ 00000000000000000]
stg_62                       (call                ) [ 00000000000000000]
stg_64                       (call                ) [ 00000000000000000]
stg_66                       (specdataflowpipeline) [ 00000000000000000]
empty                        (specfifo            ) [ 00000000000000000]
empty_43                     (specfifo            ) [ 00000000000000000]
empty_44                     (specfifo            ) [ 00000000000000000]
empty_45                     (specfifo            ) [ 00000000000000000]
empty_46                     (specfifo            ) [ 00000000000000000]
empty_47                     (specfifo            ) [ 00000000000000000]
empty_48                     (specfifo            ) [ 00000000000000000]
empty_49                     (specfifo            ) [ 00000000000000000]
empty_50                     (specfifo            ) [ 00000000000000000]
empty_51                     (specfifo            ) [ 00000000000000000]
empty_52                     (specfifo            ) [ 00000000000000000]
empty_53                     (specfifo            ) [ 00000000000000000]
empty_54                     (specfifo            ) [ 00000000000000000]
empty_55                     (specfifo            ) [ 00000000000000000]
empty_56                     (specchannel         ) [ 00000000000000000]
empty_57                     (specfifo            ) [ 00000000000000000]
empty_58                     (specchannel         ) [ 00000000000000000]
empty_59                     (specfifo            ) [ 00000000000000000]
empty_60                     (specchannel         ) [ 00000000000000000]
empty_61                     (specfifo            ) [ 00000000000000000]
empty_62                     (specchannel         ) [ 00000000000000000]
empty_63                     (specfifo            ) [ 00000000000000000]
empty_64                     (specchannel         ) [ 00000000000000000]
empty_65                     (specfifo            ) [ 00000000000000000]
empty_66                     (specchannel         ) [ 00000000000000000]
empty_67                     (specfifo            ) [ 00000000000000000]
empty_68                     (specchannel         ) [ 00000000000000000]
empty_69                     (specfifo            ) [ 00000000000000000]
empty_70                     (specchannel         ) [ 00000000000000000]
empty_71                     (specfifo            ) [ 00000000000000000]
empty_72                     (specchannel         ) [ 00000000000000000]
empty_73                     (specfifo            ) [ 00000000000000000]
empty_74                     (specchannel         ) [ 00000000000000000]
empty_75                     (specfifo            ) [ 00000000000000000]
stg_101                      (specifcore          ) [ 00000000000000000]
stg_102                      (specifcore          ) [ 00000000000000000]
stg_103                      (specifcore          ) [ 00000000000000000]
stg_104                      (specifcore          ) [ 00000000000000000]
stg_105                      (specifcore          ) [ 00000000000000000]
stg_106                      (specwire            ) [ 00000000000000000]
stg_107                      (specwire            ) [ 00000000000000000]
stg_108                      (call                ) [ 00000000000000000]
stg_109                      (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ges">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ges"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat<32,1080,1920,16>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rgb2ycbcr"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="median_filter"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1.1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="median_filter.1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1.2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finger_counter"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Block_entry_proc"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Block_entry_proc136"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_color"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo<32,1080,1920,16>"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str94"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str93"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str92"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str91"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str90"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str89"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str88"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str87"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str86"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str85"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str84"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str83"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str82"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str106"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str107"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str108"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str109"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str110"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str111"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str112"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str113"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str114"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str115"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str116"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str117"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str118"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str119"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str120"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str121"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str122"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str123"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str124"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str125"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str126"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str127"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str128"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str129"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str130"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str131"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str134"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str135"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="extLd42_channel_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="extLd42_channel/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ges_load1341_channel_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ges_load1341_channel/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="src_data_stream_0_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="src_data_stream_1_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="src_data_stream_2_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ycbcr_data_stream_0_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ycbcr_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="medianImage_data_stream_0_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="medianImage_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="medianImage2_data_stream_0_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="medianImage2_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="result1_data_stream_0_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="result_data_stream_0_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="result_data_stream_1_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="result_data_stream_2_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="cols_read_wireread_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="rows_read_wireread_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_finger_counter_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="8"/>
<pin id="250" dir="0" index="4" bw="8" slack="8"/>
<pin id="251" dir="0" index="5" bw="3" slack="0"/>
<pin id="252" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_59/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_median_filter_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="12" slack="0"/>
<pin id="258" dir="0" index="2" bw="12" slack="0"/>
<pin id="259" dir="0" index="3" bw="8" slack="4"/>
<pin id="260" dir="0" index="4" bw="8" slack="4"/>
<pin id="261" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_43/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_median_filter_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="0" index="3" bw="8" slack="6"/>
<pin id="268" dir="0" index="4" bw="8" slack="6"/>
<pin id="269" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_48/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_Rgb2ycbcr_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="12" slack="2"/>
<pin id="274" dir="0" index="2" bw="12" slack="2"/>
<pin id="275" dir="0" index="3" bw="8" slack="2"/>
<pin id="276" dir="0" index="4" bw="8" slack="2"/>
<pin id="277" dir="0" index="5" bw="8" slack="2"/>
<pin id="278" dir="0" index="6" bw="8" slack="2"/>
<pin id="279" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_38/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_AXIvideo2Mat_32_1080_1920_16_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="4" slack="0"/>
<pin id="286" dir="0" index="4" bw="1" slack="0"/>
<pin id="287" dir="0" index="5" bw="1" slack="0"/>
<pin id="288" dir="0" index="6" bw="1" slack="0"/>
<pin id="289" dir="0" index="7" bw="1" slack="0"/>
<pin id="290" dir="0" index="8" bw="12" slack="0"/>
<pin id="291" dir="0" index="9" bw="12" slack="0"/>
<pin id="292" dir="0" index="10" bw="8" slack="0"/>
<pin id="293" dir="0" index="11" bw="8" slack="0"/>
<pin id="294" dir="0" index="12" bw="8" slack="0"/>
<pin id="295" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_36/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_Mat2AXIvideo_32_1080_1920_16_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="12" slack="6"/>
<pin id="307" dir="0" index="2" bw="12" slack="6"/>
<pin id="308" dir="0" index="3" bw="8" slack="14"/>
<pin id="309" dir="0" index="4" bw="8" slack="14"/>
<pin id="310" dir="0" index="5" bw="8" slack="14"/>
<pin id="311" dir="0" index="6" bw="32" slack="0"/>
<pin id="312" dir="0" index="7" bw="4" slack="0"/>
<pin id="313" dir="0" index="8" bw="4" slack="0"/>
<pin id="314" dir="0" index="9" bw="1" slack="0"/>
<pin id="315" dir="0" index="10" bw="1" slack="0"/>
<pin id="316" dir="0" index="11" bw="1" slack="0"/>
<pin id="317" dir="0" index="12" bw="1" slack="0"/>
<pin id="318" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_65/15 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_set_color_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="12" slack="4"/>
<pin id="330" dir="0" index="2" bw="12" slack="4"/>
<pin id="331" dir="0" index="3" bw="8" slack="12"/>
<pin id="332" dir="0" index="4" bw="8" slack="12"/>
<pin id="333" dir="0" index="5" bw="8" slack="12"/>
<pin id="334" dir="0" index="6" bw="8" slack="12"/>
<pin id="335" dir="0" index="7" bw="3" slack="12"/>
<pin id="336" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_63/13 "/>
</bind>
</comp>

<comp id="338" class="1004" name="call_ret_init_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="48" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="call_ret1_init_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="24" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="4"/>
<pin id="349" dir="0" index="2" bw="32" slack="4"/>
<pin id="350" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="call_ret2_init_1_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="6"/>
<pin id="355" dir="0" index="2" bw="32" slack="6"/>
<pin id="356" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret2/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="call_ret3_init_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="8"/>
<pin id="361" dir="0" index="2" bw="32" slack="8"/>
<pin id="362" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret3/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="call_ret4_init_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="24" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="8"/>
<pin id="367" dir="0" index="2" bw="32" slack="8"/>
<pin id="368" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret4/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="call_ret5_init_1_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="8"/>
<pin id="373" dir="0" index="2" bw="32" slack="8"/>
<pin id="374" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret5/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="stg_62_image_filter_Block_entry_proc136_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="11"/>
<pin id="379" dir="0" index="2" bw="3" slack="11"/>
<pin id="380" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_62/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="stg_61_image_filter_Block_entry_proc_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="3" slack="10"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_61/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="src_rows_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="48" slack="0"/>
<pin id="391" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="src_rows_V/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="src_rows_V_channel_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="48" slack="0"/>
<pin id="396" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="src_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="src_cols_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="48" slack="0"/>
<pin id="400" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="src_cols_V/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="src_cols_V_channel_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="48" slack="0"/>
<pin id="405" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="src_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="ycbcr_rows_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="24" slack="0"/>
<pin id="409" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="ycbcr_rows_V/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="ycbcr_cols_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="0"/>
<pin id="414" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="ycbcr_cols_V/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="medianImage_rows_V_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="24" slack="0"/>
<pin id="419" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="medianImage_rows_V/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="medianImage_cols_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="24" slack="0"/>
<pin id="424" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="medianImage_cols_V/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="medianImage2_rows_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="medianImage2_rows_V/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="medianImage2_cols_V_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="0"/>
<pin id="434" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="medianImage2_cols_V/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="result1_rows_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="24" slack="0"/>
<pin id="439" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="result1_rows_V/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="result1_cols_V_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="result1_cols_V/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="result_rows_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="24" slack="0"/>
<pin id="447" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="result_rows_V/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="result_cols_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="24" slack="0"/>
<pin id="451" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="result_cols_V/9 "/>
</bind>
</comp>

<comp id="453" class="1005" name="cols_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="4"/>
<pin id="455" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="rows_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="4"/>
<pin id="464" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="extLd42_channel_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="11"/>
<pin id="473" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="extLd42_channel "/>
</bind>
</comp>

<comp id="477" class="1005" name="ges_load1341_channel_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="10"/>
<pin id="479" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="ges_load1341_channel "/>
</bind>
</comp>

<comp id="483" class="1005" name="src_data_stream_0_V_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_data_stream_0_V "/>
</bind>
</comp>

<comp id="489" class="1005" name="src_data_stream_1_V_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_data_stream_1_V "/>
</bind>
</comp>

<comp id="495" class="1005" name="src_data_stream_2_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_data_stream_2_V "/>
</bind>
</comp>

<comp id="501" class="1005" name="ycbcr_data_stream_0_V_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="2"/>
<pin id="503" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="ycbcr_data_stream_0_V "/>
</bind>
</comp>

<comp id="507" class="1005" name="medianImage_data_stream_0_V_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="4"/>
<pin id="509" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="medianImage_data_stream_0_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="medianImage2_data_stream_0_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="6"/>
<pin id="515" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="medianImage2_data_stream_0_V "/>
</bind>
</comp>

<comp id="519" class="1005" name="result1_data_stream_0_V_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="8"/>
<pin id="521" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="result1_data_stream_0_V "/>
</bind>
</comp>

<comp id="525" class="1005" name="result_data_stream_0_V_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="12"/>
<pin id="527" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="result_data_stream_0_V "/>
</bind>
</comp>

<comp id="531" class="1005" name="result_data_stream_1_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="12"/>
<pin id="533" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="result_data_stream_1_V "/>
</bind>
</comp>

<comp id="537" class="1005" name="result_data_stream_2_V_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="12"/>
<pin id="539" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="result_data_stream_2_V "/>
</bind>
</comp>

<comp id="543" class="1005" name="src_rows_V_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V "/>
</bind>
</comp>

<comp id="548" class="1005" name="src_rows_V_channel_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="2"/>
<pin id="550" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_rows_V_channel "/>
</bind>
</comp>

<comp id="553" class="1005" name="src_cols_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_cols_V "/>
</bind>
</comp>

<comp id="558" class="1005" name="src_cols_V_channel_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="2"/>
<pin id="560" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_channel "/>
</bind>
</comp>

<comp id="563" class="1005" name="ycbcr_rows_V_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="1"/>
<pin id="565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ycbcr_rows_V "/>
</bind>
</comp>

<comp id="568" class="1005" name="ycbcr_cols_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="12" slack="1"/>
<pin id="570" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ycbcr_cols_V "/>
</bind>
</comp>

<comp id="573" class="1005" name="medianImage_rows_V_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="1"/>
<pin id="575" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="medianImage_rows_V "/>
</bind>
</comp>

<comp id="578" class="1005" name="medianImage_cols_V_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="1"/>
<pin id="580" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="medianImage_cols_V "/>
</bind>
</comp>

<comp id="583" class="1005" name="medianImage2_rows_V_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="1"/>
<pin id="585" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="medianImage2_rows_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="medianImage2_cols_V_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="1"/>
<pin id="590" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="medianImage2_cols_V "/>
</bind>
</comp>

<comp id="593" class="1005" name="result1_rows_V_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="4"/>
<pin id="595" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="result1_rows_V "/>
</bind>
</comp>

<comp id="598" class="1005" name="result1_cols_V_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="4"/>
<pin id="600" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="result1_cols_V "/>
</bind>
</comp>

<comp id="603" class="1005" name="result_rows_V_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="6"/>
<pin id="605" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="result_rows_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="result_cols_V_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="6"/>
<pin id="610" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="result_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="245" pin=5"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="281" pin=4"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="281" pin=5"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="281" pin=6"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="281" pin=7"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="304" pin=6"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="304" pin=7"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="304" pin=8"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="304" pin=9"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="304" pin=10"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="304" pin=11"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="304" pin=12"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="238" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="232" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="338" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="281" pin=8"/></net>

<net id="397"><net_src comp="338" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="338" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="281" pin=9"/></net>

<net id="406"><net_src comp="338" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="346" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="415"><net_src comp="346" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="420"><net_src comp="352" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="425"><net_src comp="352" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="430"><net_src comp="358" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="435"><net_src comp="358" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="440"><net_src comp="364" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="364" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="370" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="370" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="232" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="465"><net_src comp="238" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="474"><net_src comp="184" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="327" pin=7"/></net>

<net id="480"><net_src comp="188" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="486"><net_src comp="192" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="281" pin=10"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="492"><net_src comp="196" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="281" pin=11"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="498"><net_src comp="200" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="281" pin=12"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="271" pin=5"/></net>

<net id="504"><net_src comp="204" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="271" pin=6"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="510"><net_src comp="208" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="263" pin=3"/></net>

<net id="516"><net_src comp="212" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="522"><net_src comp="216" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="528"><net_src comp="220" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="304" pin=3"/></net>

<net id="534"><net_src comp="224" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="327" pin=5"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="540"><net_src comp="228" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="327" pin=6"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="304" pin=5"/></net>

<net id="546"><net_src comp="389" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="281" pin=8"/></net>

<net id="551"><net_src comp="394" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="556"><net_src comp="398" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="281" pin=9"/></net>

<net id="561"><net_src comp="403" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="566"><net_src comp="407" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="571"><net_src comp="412" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="576"><net_src comp="417" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="581"><net_src comp="422" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="586"><net_src comp="427" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="591"><net_src comp="432" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="596"><net_src comp="437" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="601"><net_src comp="441" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="606"><net_src comp="445" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="611"><net_src comp="449" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="304" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_V | {15 16 }
	Port: output_V_keep_V | {15 16 }
	Port: output_V_strb_V | {15 16 }
	Port: output_V_user_V | {15 16 }
	Port: output_V_last_V | {15 16 }
	Port: output_V_id_V | {15 16 }
	Port: output_V_dest_V | {15 16 }
	Port: ges | {9 10 }
  - Chain level:
	State 1
		src_rows_V : 1
		src_rows_V_channel : 1
		src_cols_V : 1
		src_cols_V_channel : 1
		stg_36 : 2
	State 2
	State 3
	State 4
	State 5
		ycbcr_rows_V : 1
		ycbcr_cols_V : 1
		stg_43 : 2
	State 6
	State 7
		medianImage_rows_V : 1
		medianImage_cols_V : 1
		stg_48 : 2
	State 8
	State 9
		medianImage2_rows_V : 1
		medianImage2_cols_V : 1
		result1_rows_V : 1
		result1_cols_V : 1
		result_rows_V : 1
		result_cols_V : 1
		stg_59 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |            grp_finger_counter_fu_245           |    0    |    11   |  9.5255 |   1886  |   2521  |
|          |            grp_median_filter_fu_255            |    8    |    0    |  11.14  |   1497  |   1924  |
|          |           grp_median_filter_1_fu_263           |    8    |    0    |  11.14  |   1497  |   1924  |
|          |              grp_Rgb2ycbcr_fu_271              |    0    |    3    |  2.788  |   267   |   218   |
|          |    grp_AXIvideo2Mat_32_1080_1920_16_s_fu_281   |    0    |    0    |  4.169  |   279   |    86   |
|          |    grp_Mat2AXIvideo_32_1080_1920_16_s_fu_304   |    0    |    0    |    0    |    88   |    80   |
|          |              grp_set_color_fu_327              |    0    |    0    |    0    |    78   |    86   |
|   call   |              call_ret_init_fu_338              |    0    |    0    |    0    |    0    |    0    |
|          |             call_ret1_init_1_fu_346            |    0    |    0    |    0    |    0    |    0    |
|          |            call_ret2_init_1_1_fu_352           |    0    |    0    |    0    |    0    |    0    |
|          |             call_ret3_init_2_fu_358            |    0    |    0    |    0    |    0    |    0    |
|          |             call_ret4_init_3_fu_364            |    0    |    0    |    0    |    0    |    0    |
|          |            call_ret5_init_1_2_fu_370           |    0    |    0    |    0    |    0    |    0    |
|          | stg_62_image_filter_Block_entry_proc136_fu_376 |    0    |    0    |    0    |    0    |    0    |
|          |   stg_61_image_filter_Block_entry_proc_fu_382  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| wireread |            cols_read_wireread_fu_232           |    0    |    0    |    0    |    0    |    0    |
|          |            rows_read_wireread_fu_238           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                src_rows_V_fu_389               |    0    |    0    |    0    |    0    |    0    |
|          |            src_rows_V_channel_fu_394           |    0    |    0    |    0    |    0    |    0    |
|          |                src_cols_V_fu_398               |    0    |    0    |    0    |    0    |    0    |
|          |            src_cols_V_channel_fu_403           |    0    |    0    |    0    |    0    |    0    |
|          |               ycbcr_rows_V_fu_407              |    0    |    0    |    0    |    0    |    0    |
|          |               ycbcr_cols_V_fu_412              |    0    |    0    |    0    |    0    |    0    |
|extractvalue|            medianImage_rows_V_fu_417           |    0    |    0    |    0    |    0    |    0    |
|          |            medianImage_cols_V_fu_422           |    0    |    0    |    0    |    0    |    0    |
|          |           medianImage2_rows_V_fu_427           |    0    |    0    |    0    |    0    |    0    |
|          |           medianImage2_cols_V_fu_432           |    0    |    0    |    0    |    0    |    0    |
|          |              result1_rows_V_fu_437             |    0    |    0    |    0    |    0    |    0    |
|          |              result1_cols_V_fu_441             |    0    |    0    |    0    |    0    |    0    |
|          |              result_rows_V_fu_445              |    0    |    0    |    0    |    0    |    0    |
|          |              result_cols_V_fu_449              |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    16   |    14   | 38.7625 |   5592  |   6839  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          cols_read_reg_453         |   32   |
|       extLd42_channel_reg_471      |    3   |
|    ges_load1341_channel_reg_477    |    3   |
|     medianImage2_cols_V_reg_588    |   12   |
|medianImage2_data_stream_0_V_reg_513|    8   |
|     medianImage2_rows_V_reg_583    |   12   |
|     medianImage_cols_V_reg_578     |   12   |
| medianImage_data_stream_0_V_reg_507|    8   |
|     medianImage_rows_V_reg_573     |   12   |
|       result1_cols_V_reg_598       |   12   |
|   result1_data_stream_0_V_reg_519  |    8   |
|       result1_rows_V_reg_593       |   12   |
|        result_cols_V_reg_608       |   12   |
|   result_data_stream_0_V_reg_525   |    8   |
|   result_data_stream_1_V_reg_531   |    8   |
|   result_data_stream_2_V_reg_537   |    8   |
|        result_rows_V_reg_603       |   12   |
|          rows_read_reg_462         |   32   |
|     src_cols_V_channel_reg_558     |   12   |
|         src_cols_V_reg_553         |   12   |
|     src_data_stream_0_V_reg_483    |    8   |
|     src_data_stream_1_V_reg_489    |    8   |
|     src_data_stream_2_V_reg_495    |    8   |
|     src_rows_V_channel_reg_548     |   12   |
|         src_rows_V_reg_543         |   12   |
|        ycbcr_cols_V_reg_568        |   12   |
|    ycbcr_data_stream_0_V_reg_501   |    8   |
|        ycbcr_rows_V_reg_563        |   12   |
+------------------------------------+--------+
|                Total               |   318  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|         grp_finger_counter_fu_245         |  p1  |   2  |  12  |   24   ||    12   |
|         grp_finger_counter_fu_245         |  p2  |   2  |  12  |   24   ||    12   |
|          grp_median_filter_fu_255         |  p1  |   2  |  12  |   24   ||    12   |
|          grp_median_filter_fu_255         |  p2  |   2  |  12  |   24   ||    12   |
|         grp_median_filter_1_fu_263        |  p1  |   2  |  12  |   24   ||    12   |
|         grp_median_filter_1_fu_263        |  p2  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_16_s_fu_281 |  p8  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_16_s_fu_281 |  p9  |   2  |  12  |   24   ||    12   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   192  ||  11.136 ||    96   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |   14   |   38   |  5592  |  6839  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   11   |    -   |   96   |
|  Register |    -   |    -   |    -   |   318  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |   14   |   49   |  5910  |  6935  |
+-----------+--------+--------+--------+--------+--------+
