// Seed: 3976596234
module module_0;
  wire id_2 = id_2;
  assign id_1 = (id_1) - 1;
  wor id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    output supply1 id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8,
    output wire id_9
);
  id_11 :
  assert property (@(posedge 1) 1)
  else;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input wand id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wire id_5,
    input uwire id_6,
    output wire id_7,
    input wor id_8,
    input tri id_9
    , id_19,
    input supply0 id_10,
    output tri0 id_11
    , id_20,
    input supply1 id_12,
    output tri id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri0 id_16
    , id_21,
    output supply1 id_17
);
  wire id_22;
  wire id_23;
  assign id_20 = (id_22);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
