INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module implementation
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/implementation.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v:107]
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v:114]
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v:127]
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v:121]
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v:147]
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v:155]
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/divider.v:288]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/Code/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/divtb/new/divtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divTB
