// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Erode_32_32_480_640_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [11:0] p_025_0_i_i_reg_547;
reg    ap_sig_bdd_80;
wire   [13:0] cols_cast2_fu_914_p1;
reg   [13:0] cols_cast2_reg_2669;
wire   [12:0] heightloop_fu_922_p2;
reg   [12:0] heightloop_reg_2676;
wire   [12:0] widthloop_fu_928_p2;
reg   [12:0] widthloop_reg_2681;
wire   [12:0] tmp_s_fu_934_p2;
reg   [12:0] tmp_s_reg_2686;
wire   [1:0] p_neg218_i_i_cast_fu_944_p2;
reg   [1:0] p_neg218_i_i_cast_reg_2693;
wire   [12:0] ref_fu_950_p2;
reg   [12:0] ref_reg_2709;
wire   [1:0] tmp_57_fu_956_p1;
reg   [1:0] tmp_57_reg_2714;
wire   [11:0] i_V_fu_969_p2;
reg   [11:0] i_V_reg_2722;
wire   [0:0] tmp_29_fu_975_p2;
reg   [0:0] tmp_29_reg_2727;
wire   [0:0] tmp_25_fu_964_p2;
wire   [12:0] ImagLoc_y_fu_981_p2;
reg   [12:0] ImagLoc_y_reg_2732;
wire   [0:0] tmp_31_fu_987_p2;
reg   [0:0] tmp_31_reg_2739;
wire   [0:0] or_cond_2_fu_1014_p2;
reg   [0:0] or_cond_2_reg_2744;
reg   [0:0] tmp_59_reg_2749;
wire   [1:0] p_i_i_2_cast_cast_fu_1028_p3;
reg   [1:0] p_i_i_2_cast_cast_reg_2753;
wire   [12:0] y_2_2_fu_1035_p2;
reg   [12:0] y_2_2_reg_2772;
wire   [12:0] y_2_2_1_fu_1041_p2;
reg   [12:0] y_2_2_1_reg_2779;
wire   [0:0] tmp_32_fu_1051_p2;
reg   [0:0] tmp_32_reg_2786;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] brmerge_reg_2832;
reg   [0:0] or_cond4_reg_2844;
reg   [0:0] or_cond4_1_reg_2894;
reg   [0:0] or_cond4_2_reg_2944;
reg    ap_sig_bdd_155;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2786_pp0_it2;
reg   [0:0] or_cond217_i_i_reg_2795;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2;
reg    ap_sig_bdd_177;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2786_pp0_it1;
wire   [11:0] j_V_fu_1056_p2;
wire   [0:0] or_cond217_i_i_fu_1078_p2;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1;
wire   [1:0] tmp_61_fu_1096_p1;
reg   [1:0] tmp_61_reg_2799;
wire   [1:0] tmp_62_fu_1104_p1;
reg   [1:0] tmp_62_reg_2809;
reg   [9:0] k_buf_0_val_0_addr_reg_2814;
reg   [9:0] k_buf_0_val_1_addr_reg_2820;
reg   [9:0] k_buf_0_val_2_addr_reg_2826;
wire   [0:0] brmerge_fu_1115_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2832_pp0_it1;
wire   [1:0] locy_0_2_fu_1123_p2;
reg   [1:0] locy_0_2_reg_2836;
reg   [1:0] ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1;
wire   [0:0] tmp_35_fu_1142_p2;
reg   [0:0] tmp_35_reg_2840;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_2840_pp0_it1;
wire   [0:0] or_cond4_fu_1147_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_2844_pp0_it1;
reg   [0:0] tmp_64_reg_2848;
reg   [0:0] ap_reg_ppstg_tmp_64_reg_2848_pp0_it1;
wire   [0:0] tmp_36_fu_1161_p2;
reg   [0:0] tmp_36_reg_2852;
wire   [1:0] col_assign_fu_1166_p2;
reg   [1:0] col_assign_reg_2859;
wire   [1:0] tmp_69_fu_1175_p1;
reg   [1:0] tmp_69_reg_2863;
reg   [9:0] k_buf_1_val_0_addr_reg_2868;
reg   [9:0] k_buf_1_val_1_addr_reg_2874;
reg   [9:0] k_buf_1_val_2_addr_reg_2880;
wire   [1:0] locy_1_2_fu_1190_p2;
reg   [1:0] locy_1_2_reg_2886;
reg   [1:0] ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1;
wire   [0:0] tmp_153_1_fu_1209_p2;
reg   [0:0] tmp_153_1_reg_2890;
reg   [0:0] ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1;
wire   [0:0] or_cond4_1_fu_1214_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1;
reg   [0:0] tmp_71_reg_2898;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_2898_pp0_it1;
wire   [0:0] tmp_156_1_fu_1228_p2;
reg   [0:0] tmp_156_1_reg_2902;
wire   [1:0] col_assign_1_fu_1233_p2;
reg   [1:0] col_assign_1_reg_2909;
wire   [1:0] tmp_76_fu_1242_p1;
reg   [1:0] tmp_76_reg_2913;
reg   [9:0] k_buf_2_val_0_addr_reg_2918;
reg   [9:0] k_buf_2_val_1_addr_reg_2924;
reg   [9:0] k_buf_2_val_2_addr_reg_2930;
wire   [1:0] locy_2_2_fu_1257_p2;
reg   [1:0] locy_2_2_reg_2936;
reg   [1:0] ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1;
wire   [0:0] tmp_153_2_fu_1276_p2;
reg   [0:0] tmp_153_2_reg_2940;
reg   [0:0] ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1;
wire   [0:0] or_cond4_2_fu_1281_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1;
reg   [0:0] tmp_78_reg_2948;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_2948_pp0_it1;
wire   [0:0] tmp_156_2_fu_1295_p2;
reg   [0:0] tmp_156_2_reg_2952;
wire   [1:0] col_assign_2_fu_1300_p2;
reg   [1:0] col_assign_2_reg_2959;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3053;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3058;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3066;
wire   [1:0] col_assign_8_fu_1364_p2;
reg   [1:0] col_assign_8_reg_3073;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] right_border_buf_1_val_2_0_reg_3083;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] right_border_buf_1_val_1_0_reg_3088;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_3096;
wire   [1:0] col_assign_8_1_fu_1426_p2;
reg   [1:0] col_assign_8_1_reg_3103;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] right_border_buf_2_val_2_0_reg_3113;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] right_border_buf_2_val_1_0_reg_3118;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_3126;
wire   [1:0] col_assign_8_2_fu_1488_p2;
reg   [1:0] col_assign_8_2_reg_3133;
reg   [7:0] src_kernel_win_0_val_0_1_12_reg_3143;
reg   [7:0] src_kernel_win_0_val_2_1_18_reg_3150;
reg   [7:0] src_kernel_win_0_val_1_1_12_reg_3157;
reg   [7:0] src_kernel_win_1_val_0_1_12_reg_3164;
reg   [7:0] src_kernel_win_1_val_2_1_18_reg_3171;
reg   [7:0] src_kernel_win_1_val_1_1_12_reg_3178;
reg   [7:0] src_kernel_win_2_val_0_1_12_reg_3185;
reg   [7:0] src_kernel_win_2_val_2_1_18_reg_3192;
reg   [7:0] src_kernel_win_2_val_1_1_12_reg_3199;
wire   [9:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [9:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [9:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [9:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [9:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [9:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [9:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [9:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [9:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [9:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [9:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [9:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [9:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [9:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [9:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [9:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [9:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [9:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [12:0] x_borderInterpolate_fu_724_p;
wire   [11:0] x_borderInterpolate_fu_724_len;
wire   [4:0] x_borderInterpolate_fu_724_borderType;
wire   [14:0] x_borderInterpolate_fu_724_ap_return;
wire   [12:0] t_0_2_borderInterpolate_fu_732_p;
wire   [11:0] t_0_2_borderInterpolate_fu_732_len;
wire   [4:0] t_0_2_borderInterpolate_fu_732_borderType;
wire   [14:0] t_0_2_borderInterpolate_fu_732_ap_return;
wire   [12:0] x_1_borderInterpolate_fu_740_p;
wire   [11:0] x_1_borderInterpolate_fu_740_len;
wire   [4:0] x_1_borderInterpolate_fu_740_borderType;
wire   [14:0] x_1_borderInterpolate_fu_740_ap_return;
wire   [12:0] t_1_2_borderInterpolate_fu_748_p;
wire   [11:0] t_1_2_borderInterpolate_fu_748_len;
wire   [4:0] t_1_2_borderInterpolate_fu_748_borderType;
wire   [14:0] t_1_2_borderInterpolate_fu_748_ap_return;
wire   [12:0] x_2_borderInterpolate_fu_756_p;
wire   [11:0] x_2_borderInterpolate_fu_756_len;
wire   [4:0] x_2_borderInterpolate_fu_756_borderType;
wire   [14:0] x_2_borderInterpolate_fu_756_ap_return;
wire   [12:0] t_2_2_borderInterpolate_fu_764_p;
wire   [11:0] t_2_2_borderInterpolate_fu_764_len;
wire   [4:0] t_2_2_borderInterpolate_fu_764_borderType;
wire   [14:0] t_2_2_borderInterpolate_fu_764_ap_return;
wire   [12:0] t_borderInterpolate_fu_772_p;
wire   [11:0] t_borderInterpolate_fu_772_len;
wire   [4:0] t_borderInterpolate_fu_772_borderType;
wire   [14:0] t_borderInterpolate_fu_772_ap_return;
wire   [12:0] t_0_1_borderInterpolate_fu_780_p;
wire   [11:0] t_0_1_borderInterpolate_fu_780_len;
wire   [4:0] t_0_1_borderInterpolate_fu_780_borderType;
wire   [14:0] t_0_1_borderInterpolate_fu_780_ap_return;
wire   [12:0] t_1_borderInterpolate_fu_788_p;
wire   [11:0] t_1_borderInterpolate_fu_788_len;
wire   [4:0] t_1_borderInterpolate_fu_788_borderType;
wire   [14:0] t_1_borderInterpolate_fu_788_ap_return;
wire   [12:0] t_1_1_borderInterpolate_fu_796_p;
wire   [11:0] t_1_1_borderInterpolate_fu_796_len;
wire   [4:0] t_1_1_borderInterpolate_fu_796_borderType;
wire   [14:0] t_1_1_borderInterpolate_fu_796_ap_return;
wire   [12:0] t_2_borderInterpolate_fu_804_p;
wire   [11:0] t_2_borderInterpolate_fu_804_len;
wire   [4:0] t_2_borderInterpolate_fu_804_borderType;
wire   [14:0] t_2_borderInterpolate_fu_804_ap_return;
wire   [12:0] t_2_1_borderInterpolate_fu_812_p;
wire   [11:0] t_2_1_borderInterpolate_fu_812_len;
wire   [4:0] t_2_1_borderInterpolate_fu_812_borderType;
wire   [14:0] t_2_1_borderInterpolate_fu_812_ap_return;
reg   [11:0] p_012_0_i_i_reg_536;
wire   [0:0] ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
wire   [0:0] tmp_156_0_pr1_phi_fu_563_p8;
wire   [1:0] col_assign_9_fu_1383_p2;
reg   [0:0] tmp_156_0_pr_phi_fu_580_p8;
wire   [0:0] ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1;
wire   [0:0] tmp_156_1_pr1_phi_fu_596_p8;
wire   [1:0] col_assign_9_1_fu_1445_p2;
reg   [0:0] tmp_156_1_pr_phi_fu_613_p8;
wire   [0:0] ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1;
wire   [0:0] tmp_156_2_pr1_phi_fu_629_p8;
wire   [1:0] col_assign_9_2_fu_1507_p2;
reg   [0:0] tmp_156_2_pr_phi_fu_646_p8;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2;
wire   [12:0] ImagLoc_x_fu_1083_p2;
wire   [63:0] tmp_34_fu_1108_p1;
wire   [63:0] tmp_146_1_fu_1179_p1;
wire   [63:0] tmp_146_2_fu_1246_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_122;
wire   [7:0] src_kernel_win_0_val_0_1_9_fu_1602_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_126;
reg   [7:0] col_buf_2_val_0_0_7_fu_130;
wire   [1:0] col_assign_9_2_1_fu_1526_p2;
reg   [7:0] src_kernel_win_0_val_2_1_fu_134;
reg   [7:0] src_kernel_win_0_val_1_1_fu_138;
wire   [7:0] src_kernel_win_0_val_1_1_9_fu_1640_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_142;
reg   [7:0] col_buf_2_val_0_0_8_fu_146;
reg   [7:0] src_kernel_win_0_val_2_2_fu_150;
reg   [7:0] col_buf_2_val_0_0_9_fu_154;
reg   [7:0] src_kernel_win_1_val_0_1_fu_158;
wire   [7:0] src_kernel_win_1_val_0_1_9_fu_1714_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_162;
reg   [7:0] right_border_buf_2_val_1_2_fu_166;
reg   [7:0] src_kernel_win_1_val_2_1_fu_170;
reg   [7:0] src_kernel_win_1_val_1_1_fu_174;
wire   [7:0] src_kernel_win_1_val_1_1_9_fu_1752_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_178;
reg   [7:0] right_border_buf_2_val_1_2_5_fu_182;
reg   [7:0] src_kernel_win_1_val_2_2_fu_186;
reg   [7:0] right_border_buf_2_val_1_2_6_fu_190;
reg   [7:0] src_kernel_win_2_val_0_1_fu_194;
wire   [7:0] src_kernel_win_2_val_0_1_9_fu_1826_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_198;
reg   [7:0] col_buf_1_val_0_0_7_fu_202;
wire   [1:0] col_assign_9_1_1_fu_1464_p2;
reg   [7:0] src_kernel_win_2_val_2_1_fu_206;
reg   [7:0] src_kernel_win_2_val_1_1_fu_210;
wire   [7:0] src_kernel_win_2_val_1_1_9_fu_1864_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_214;
reg   [7:0] col_buf_1_val_0_0_8_fu_218;
reg   [7:0] src_kernel_win_2_val_2_2_fu_222;
reg   [7:0] col_buf_1_val_0_0_9_fu_226;
reg   [7:0] right_border_buf_0_val_1_2_fu_230;
reg   [7:0] right_border_buf_0_val_1_2_5_fu_234;
reg   [7:0] right_border_buf_0_val_1_2_6_fu_238;
reg   [7:0] col_buf_0_val_0_0_7_fu_242;
wire   [1:0] col_assign_9_0_1_fu_1402_p2;
reg   [7:0] col_buf_0_val_0_0_8_fu_246;
reg   [7:0] col_buf_0_val_0_0_9_fu_250;
reg   [7:0] right_border_buf_1_val_1_2_fu_254;
reg   [7:0] right_border_buf_1_val_1_2_5_fu_258;
reg   [7:0] right_border_buf_1_val_1_2_6_fu_262;
reg   [7:0] right_border_buf_0_val_0_0_fu_302;
reg   [7:0] right_border_buf_0_val_0_1_fu_306;
reg   [7:0] right_border_buf_0_val_0_2_fu_310;
reg   [7:0] right_border_buf_1_val_0_0_fu_314;
reg   [7:0] right_border_buf_1_val_0_1_fu_318;
reg   [7:0] right_border_buf_1_val_0_2_fu_322;
reg   [7:0] right_border_buf_2_val_0_0_fu_326;
reg   [7:0] right_border_buf_2_val_0_1_fu_330;
reg   [7:0] right_border_buf_2_val_0_2_fu_334;
reg   [7:0] col_buf_0_val_0_0_fu_338;
reg   [7:0] col_buf_1_val_0_0_fu_342;
reg   [7:0] col_buf_2_val_0_0_fu_346;
wire   [12:0] rows_cast_fu_910_p1;
wire   [12:0] cols_cast_fu_918_p1;
wire   [1:0] tmp_fu_940_p1;
wire   [12:0] tmp_31_cast_fu_960_p1;
wire   [11:0] tmp_58_fu_993_p4;
wire   [0:0] icmp_fu_1003_p2;
wire   [0:0] tmp_148_2_fu_1009_p2;
wire   [12:0] tmp_36_cast_fu_1047_p1;
wire   [10:0] tmp_60_fu_1062_p4;
wire   [0:0] icmp2_fu_1072_p2;
wire   [31:0] tmp_34_fu_1108_p0;
wire   [1:0] tmp_67_fu_1119_p1;
wire   [0:0] tmp_63_fu_1128_p3;
wire   [13:0] tmp_35_fu_1142_p0;
wire   [13:0] ImagLoc_x_cast_fu_1092_p1;
wire   [0:0] rev_fu_1136_p2;
wire   [31:0] tmp_146_1_fu_1179_p0;
wire   [1:0] tmp_74_fu_1186_p1;
wire   [0:0] tmp_70_fu_1195_p3;
wire   [13:0] tmp_153_1_fu_1209_p0;
wire   [0:0] rev3_fu_1203_p2;
wire   [31:0] tmp_146_2_fu_1246_p0;
wire   [1:0] tmp_81_fu_1253_p1;
wire   [0:0] tmp_77_fu_1262_p3;
wire   [13:0] tmp_153_2_fu_1276_p0;
wire   [0:0] rev4_fu_1270_p2;
wire   [1:0] tmp_65_fu_1572_p1;
wire   [0:0] sel_tmp_fu_1584_p2;
wire   [1:0] locy_fu_1576_p2;
wire   [0:0] sel_tmp2_fu_1596_p2;
wire   [7:0] sel_tmp1_fu_1589_p3;
wire   [1:0] tmp_66_fu_1610_p1;
wire   [0:0] sel_tmp4_fu_1622_p2;
wire   [1:0] locy_0_1_fu_1614_p2;
wire   [0:0] sel_tmp6_fu_1634_p2;
wire   [7:0] sel_tmp5_fu_1627_p3;
wire   [1:0] tmp_72_fu_1684_p1;
wire   [0:0] sel_tmp8_fu_1696_p2;
wire   [1:0] locy_1_fu_1688_p2;
wire   [0:0] sel_tmp10_fu_1708_p2;
wire   [7:0] sel_tmp9_fu_1701_p3;
wire   [1:0] tmp_73_fu_1722_p1;
wire   [0:0] sel_tmp12_fu_1734_p2;
wire   [1:0] locy_1_1_fu_1726_p2;
wire   [0:0] sel_tmp14_fu_1746_p2;
wire   [7:0] sel_tmp13_fu_1739_p3;
wire   [1:0] tmp_79_fu_1796_p1;
wire   [0:0] sel_tmp16_fu_1808_p2;
wire   [1:0] locy_2_fu_1800_p2;
wire   [0:0] sel_tmp18_fu_1820_p2;
wire   [7:0] sel_tmp17_fu_1813_p3;
wire   [1:0] tmp_80_fu_1834_p1;
wire   [0:0] sel_tmp19_fu_1846_p2;
wire   [1:0] locy_2_1_fu_1838_p2;
wire   [0:0] sel_tmp21_fu_1858_p2;
wire   [7:0] sel_tmp20_fu_1851_p3;
wire   [0:0] tmp_203_0_0_1_fu_1926_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3;
wire   [0:0] tmp_203_0_0_2_fu_1938_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3;
wire   [0:0] tmp_203_0_1_fu_1952_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3;
wire   [0:0] tmp_203_0_1_1_fu_1966_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3;
wire   [0:0] tmp_203_0_1_2_fu_1978_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3;
wire   [0:0] tmp_203_0_2_fu_1992_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3;
wire   [0:0] tmp_203_0_2_1_fu_2006_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3;
wire   [0:0] tmp_203_0_2_2_fu_2018_p2;
wire   [0:0] tmp_203_1_0_1_fu_2051_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3;
wire   [0:0] tmp_203_1_0_2_fu_2063_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3;
wire   [0:0] tmp_203_1_1_fu_2077_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3;
wire   [0:0] tmp_203_1_1_1_fu_2091_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3;
wire   [0:0] tmp_203_1_1_2_fu_2103_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3;
wire   [0:0] tmp_203_1_2_fu_2117_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3;
wire   [0:0] tmp_203_1_2_1_fu_2131_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3;
wire   [0:0] tmp_203_1_2_2_fu_2143_p2;
wire   [0:0] tmp_203_2_0_1_fu_2176_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3;
wire   [0:0] tmp_203_2_0_2_fu_2188_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3;
wire   [0:0] tmp_203_2_1_fu_2202_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3;
wire   [0:0] tmp_203_2_1_1_fu_2216_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3;
wire   [0:0] tmp_203_2_1_2_fu_2228_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3;
wire   [0:0] tmp_203_2_2_fu_2242_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3;
wire   [0:0] tmp_203_2_2_1_fu_2256_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3;
wire   [0:0] tmp_203_2_2_2_fu_2268_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_368;
reg    ap_sig_bdd_736;
reg    ap_sig_bdd_743;
reg    ap_sig_bdd_320;
reg    ap_sig_bdd_382;
reg    ap_sig_bdd_752;
reg    ap_sig_bdd_759;
reg    ap_sig_bdd_396;
reg    ap_sig_bdd_768;
reg    ap_sig_bdd_775;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st7_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

borderInterpolate x_borderInterpolate_fu_724(
    .p( x_borderInterpolate_fu_724_p ),
    .len( x_borderInterpolate_fu_724_len ),
    .borderType( x_borderInterpolate_fu_724_borderType ),
    .ap_return( x_borderInterpolate_fu_724_ap_return )
);

borderInterpolate t_0_2_borderInterpolate_fu_732(
    .p( t_0_2_borderInterpolate_fu_732_p ),
    .len( t_0_2_borderInterpolate_fu_732_len ),
    .borderType( t_0_2_borderInterpolate_fu_732_borderType ),
    .ap_return( t_0_2_borderInterpolate_fu_732_ap_return )
);

borderInterpolate x_1_borderInterpolate_fu_740(
    .p( x_1_borderInterpolate_fu_740_p ),
    .len( x_1_borderInterpolate_fu_740_len ),
    .borderType( x_1_borderInterpolate_fu_740_borderType ),
    .ap_return( x_1_borderInterpolate_fu_740_ap_return )
);

borderInterpolate t_1_2_borderInterpolate_fu_748(
    .p( t_1_2_borderInterpolate_fu_748_p ),
    .len( t_1_2_borderInterpolate_fu_748_len ),
    .borderType( t_1_2_borderInterpolate_fu_748_borderType ),
    .ap_return( t_1_2_borderInterpolate_fu_748_ap_return )
);

borderInterpolate x_2_borderInterpolate_fu_756(
    .p( x_2_borderInterpolate_fu_756_p ),
    .len( x_2_borderInterpolate_fu_756_len ),
    .borderType( x_2_borderInterpolate_fu_756_borderType ),
    .ap_return( x_2_borderInterpolate_fu_756_ap_return )
);

borderInterpolate t_2_2_borderInterpolate_fu_764(
    .p( t_2_2_borderInterpolate_fu_764_p ),
    .len( t_2_2_borderInterpolate_fu_764_len ),
    .borderType( t_2_2_borderInterpolate_fu_764_borderType ),
    .ap_return( t_2_2_borderInterpolate_fu_764_ap_return )
);

borderInterpolate t_borderInterpolate_fu_772(
    .p( t_borderInterpolate_fu_772_p ),
    .len( t_borderInterpolate_fu_772_len ),
    .borderType( t_borderInterpolate_fu_772_borderType ),
    .ap_return( t_borderInterpolate_fu_772_ap_return )
);

borderInterpolate t_0_1_borderInterpolate_fu_780(
    .p( t_0_1_borderInterpolate_fu_780_p ),
    .len( t_0_1_borderInterpolate_fu_780_len ),
    .borderType( t_0_1_borderInterpolate_fu_780_borderType ),
    .ap_return( t_0_1_borderInterpolate_fu_780_ap_return )
);

borderInterpolate t_1_borderInterpolate_fu_788(
    .p( t_1_borderInterpolate_fu_788_p ),
    .len( t_1_borderInterpolate_fu_788_len ),
    .borderType( t_1_borderInterpolate_fu_788_borderType ),
    .ap_return( t_1_borderInterpolate_fu_788_ap_return )
);

borderInterpolate t_1_1_borderInterpolate_fu_796(
    .p( t_1_1_borderInterpolate_fu_796_p ),
    .len( t_1_1_borderInterpolate_fu_796_len ),
    .borderType( t_1_1_borderInterpolate_fu_796_borderType ),
    .ap_return( t_1_1_borderInterpolate_fu_796_ap_return )
);

borderInterpolate t_2_borderInterpolate_fu_804(
    .p( t_2_borderInterpolate_fu_804_p ),
    .len( t_2_borderInterpolate_fu_804_len ),
    .borderType( t_2_borderInterpolate_fu_804_borderType ),
    .ap_return( t_2_borderInterpolate_fu_804_ap_return )
);

borderInterpolate t_2_1_borderInterpolate_fu_812(
    .p( t_2_1_borderInterpolate_fu_812_p ),
    .len( t_2_1_borderInterpolate_fu_812_len ),
    .borderType( t_2_1_borderInterpolate_fu_812_borderType ),
    .ap_return( t_2_1_borderInterpolate_fu_812_ap_return )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_25_fu_964_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_25_fu_964_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_25_fu_964_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_25_fu_964_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_25_fu_964_p2 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_320) begin
        if (ap_sig_bdd_743) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= col_buf_0_val_0_0_7_fu_242;
        end else if (ap_sig_bdd_736) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= col_buf_0_val_0_0_8_fu_246;
        end else if (ap_sig_bdd_368) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= col_buf_0_val_0_0_9_fu_250;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_320) begin
        if (ap_sig_bdd_743) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= right_border_buf_0_val_1_2_fu_230;
        end else if (ap_sig_bdd_736) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= right_border_buf_0_val_1_2_5_fu_234;
        end else if (ap_sig_bdd_368) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= right_border_buf_0_val_1_2_6_fu_238;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_320) begin
        if (ap_sig_bdd_759) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= col_buf_1_val_0_0_9_fu_226;
        end else if (ap_sig_bdd_752) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= col_buf_1_val_0_0_8_fu_218;
        end else if (ap_sig_bdd_382) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= col_buf_1_val_0_0_7_fu_202;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_320) begin
        if (ap_sig_bdd_759) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= right_border_buf_1_val_1_2_fu_254;
        end else if (ap_sig_bdd_752) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= right_border_buf_1_val_1_2_5_fu_258;
        end else if (ap_sig_bdd_382) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= right_border_buf_1_val_1_2_6_fu_262;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_320) begin
        if (ap_sig_bdd_775) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= col_buf_2_val_0_0_9_fu_154;
        end else if (ap_sig_bdd_768) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= col_buf_2_val_0_0_8_fu_146;
        end else if (ap_sig_bdd_396) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= col_buf_2_val_0_0_7_fu_130;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_320) begin
        if (ap_sig_bdd_775) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= right_border_buf_2_val_1_2_6_fu_190;
        end else if (ap_sig_bdd_768) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= right_border_buf_2_val_1_2_5_fu_182;
        end else if (ap_sig_bdd_396) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= right_border_buf_2_val_1_2_fu_166;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1147_p2) & ~(ap_const_lv1_0 == tmp_36_fu_1161_p2))) begin
        ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1147_p2) & (ap_const_lv1_0 == tmp_36_fu_1161_p2) & ~(col_assign_fu_1166_p2 == ap_const_lv2_1) & ~(col_assign_fu_1166_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1147_p2) & (ap_const_lv1_0 == tmp_36_fu_1161_p2) & (col_assign_fu_1166_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1147_p2) & (ap_const_lv1_0 == tmp_36_fu_1161_p2) & (col_assign_fu_1166_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1214_p2) & ~(ap_const_lv1_0 == tmp_156_1_fu_1228_p2))) begin
        ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1214_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1228_p2) & ~(col_assign_1_fu_1233_p2 == ap_const_lv2_1) & ~(col_assign_1_fu_1233_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1214_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1228_p2) & (col_assign_1_fu_1233_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1214_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1228_p2) & (col_assign_1_fu_1233_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1281_p2) & ~(ap_const_lv1_0 == tmp_156_2_fu_1295_p2))) begin
        ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1281_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1295_p2) & ~(col_assign_2_fu_1300_p2 == ap_const_lv2_1) & ~(col_assign_2_fu_1300_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1281_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1295_p2) & (col_assign_2_fu_1300_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1281_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1295_p2) & (col_assign_2_fu_1300_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_3 == ap_CS_fsm)) begin
        p_012_0_i_i_reg_536 <= i_V_reg_2722;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_80)) begin
        p_012_0_i_i_reg_536 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        p_025_0_i_i_reg_547 <= j_V_fu_1056_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_25_fu_964_p2 == ap_const_lv1_0))) begin
        p_025_0_i_i_reg_547 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1)))) begin
        src_kernel_win_0_val_0_1_fu_122 <= right_border_buf_0_val_2_0_reg_3053;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & (col_assign_8_reg_3073 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & (col_assign_8_reg_3073 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & ~(col_assign_8_reg_3073 == ap_const_lv2_1) & ~(col_assign_8_reg_3073 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_122 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_122 <= src_kernel_win_0_val_0_1_9_fu_1602_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1)))) begin
        src_kernel_win_0_val_1_1_fu_138 <= right_border_buf_0_val_1_0_reg_3058;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & (col_assign_8_reg_3073 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & (col_assign_8_reg_3073 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & ~(col_assign_8_reg_3073 == ap_const_lv2_1) & ~(col_assign_8_reg_3073 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_138 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_138 <= src_kernel_win_0_val_1_1_9_fu_1640_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & ~(col_assign_8_reg_3073 == ap_const_lv2_1) & ~(col_assign_8_reg_3073 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_2_fu_310;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & (col_assign_8_reg_3073 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_0_fu_302;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) & (col_assign_8_reg_3073 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_1_fu_306;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2848_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2844_pp0_it1)))) begin
        src_kernel_win_0_val_2_1_fu_134 <= src_kernel_win_0_val_2_0_reg_3066;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_134 <= col_buf_0_val_0_0_fu_338;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_1_0_reg_3058;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1)))) begin
        src_kernel_win_1_val_0_1_fu_158 <= right_border_buf_1_val_2_0_reg_3083;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & (col_assign_8_1_reg_3103 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & (col_assign_8_1_reg_3103 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & ~(col_assign_8_1_reg_3103 == ap_const_lv2_1) & ~(col_assign_8_1_reg_3103 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_158 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_158 <= src_kernel_win_1_val_0_1_9_fu_1714_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1)))) begin
        src_kernel_win_1_val_1_1_fu_174 <= right_border_buf_1_val_1_0_reg_3088;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & (col_assign_8_1_reg_3103 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & (col_assign_8_1_reg_3103 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & ~(col_assign_8_1_reg_3103 == ap_const_lv2_1) & ~(col_assign_8_1_reg_3103 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_174 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_174 <= src_kernel_win_1_val_1_1_9_fu_1752_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & ~(col_assign_8_1_reg_3103 == ap_const_lv2_1) & ~(col_assign_8_1_reg_3103 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_2_fu_322;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & (col_assign_8_1_reg_3103 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_0_fu_314;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) & (col_assign_8_1_reg_3103 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_1_fu_318;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2898_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1)))) begin
        src_kernel_win_1_val_2_1_fu_170 <= src_kernel_win_1_val_2_0_reg_3096;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_170 <= col_buf_1_val_0_0_fu_342;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_1_0_reg_3088;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1)))) begin
        src_kernel_win_2_val_0_1_fu_194 <= right_border_buf_2_val_2_0_reg_3113;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & (col_assign_8_2_reg_3133 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & (col_assign_8_2_reg_3133 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & ~(col_assign_8_2_reg_3133 == ap_const_lv2_1) & ~(col_assign_8_2_reg_3133 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_194 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_194 <= src_kernel_win_2_val_0_1_9_fu_1826_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1)))) begin
        src_kernel_win_2_val_1_1_fu_210 <= right_border_buf_2_val_1_0_reg_3118;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & (col_assign_8_2_reg_3133 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & (col_assign_8_2_reg_3133 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & ~(col_assign_8_2_reg_3133 == ap_const_lv2_1) & ~(col_assign_8_2_reg_3133 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_210 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_210 <= src_kernel_win_2_val_1_1_9_fu_1864_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & ~(col_assign_8_2_reg_3133 == ap_const_lv2_1) & ~(col_assign_8_2_reg_3133 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_2_fu_334;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & (col_assign_8_2_reg_3133 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_0_fu_326;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) & (col_assign_8_2_reg_3133 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_1_fu_330;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2948_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1)))) begin
        src_kernel_win_2_val_2_1_fu_206 <= src_kernel_win_2_val_2_0_reg_3126;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_206 <= col_buf_2_val_0_0_fu_346;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_59_reg_2749) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2832_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_1_0_reg_3118;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_25_fu_964_p2 == ap_const_lv1_0))) begin
        ImagLoc_y_reg_2732 <= ImagLoc_y_fu_981_p2;
        or_cond_2_reg_2744 <= or_cond_2_fu_1014_p2;
        p_i_i_2_cast_cast_reg_2753 <= p_i_i_2_cast_cast_fu_1028_p3;
        tmp_29_reg_2727 <= tmp_29_fu_975_p2;
        tmp_31_reg_2739 <= tmp_31_fu_987_p2;
        tmp_59_reg_2749 <= ImagLoc_y_fu_981_p2[ap_const_lv32_C];
        y_2_2_1_reg_2779 <= y_2_2_1_fu_1041_p2;
        y_2_2_reg_2772 <= y_2_2_fu_1035_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_brmerge_reg_2832_pp0_it1 <= brmerge_reg_2832;
        ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 <= locy_0_2_reg_2836;
        ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 <= locy_1_2_reg_2886;
        ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 <= locy_2_2_reg_2936;
        ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1 <= or_cond217_i_i_reg_2795;
        ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2 <= ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1;
        ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1 <= or_cond4_1_reg_2894;
        ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1 <= or_cond4_2_reg_2944;
        ap_reg_ppstg_or_cond4_reg_2844_pp0_it1 <= or_cond4_reg_2844;
        ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1 <= tmp_153_1_reg_2890;
        ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1 <= tmp_153_2_reg_2940;
        ap_reg_ppstg_tmp_32_reg_2786_pp0_it1 <= tmp_32_reg_2786;
        ap_reg_ppstg_tmp_32_reg_2786_pp0_it2 <= ap_reg_ppstg_tmp_32_reg_2786_pp0_it1;
        ap_reg_ppstg_tmp_35_reg_2840_pp0_it1 <= tmp_35_reg_2840;
        ap_reg_ppstg_tmp_64_reg_2848_pp0_it1 <= tmp_64_reg_2848;
        ap_reg_ppstg_tmp_71_reg_2898_pp0_it1 <= tmp_71_reg_2898;
        ap_reg_ppstg_tmp_78_reg_2948_pp0_it1 <= tmp_78_reg_2948;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        brmerge_reg_2832 <= brmerge_fu_1115_p2;
        k_buf_0_val_0_addr_reg_2814 <= tmp_34_fu_1108_p1;
        k_buf_0_val_1_addr_reg_2820 <= tmp_34_fu_1108_p1;
        k_buf_0_val_2_addr_reg_2826 <= tmp_34_fu_1108_p1;
        k_buf_1_val_0_addr_reg_2868 <= tmp_146_1_fu_1179_p1;
        k_buf_1_val_1_addr_reg_2874 <= tmp_146_1_fu_1179_p1;
        k_buf_1_val_2_addr_reg_2880 <= tmp_146_1_fu_1179_p1;
        k_buf_2_val_0_addr_reg_2918 <= tmp_146_2_fu_1246_p1;
        k_buf_2_val_1_addr_reg_2924 <= tmp_146_2_fu_1246_p1;
        k_buf_2_val_2_addr_reg_2930 <= tmp_146_2_fu_1246_p1;
        or_cond217_i_i_reg_2795 <= or_cond217_i_i_fu_1078_p2;
        tmp_61_reg_2799 <= tmp_61_fu_1096_p1;
        tmp_62_reg_2809 <= tmp_62_fu_1104_p1;
        tmp_69_reg_2863 <= tmp_69_fu_1175_p1;
        tmp_76_reg_2913 <= tmp_76_fu_1242_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1214_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1228_p2))) begin
        col_assign_1_reg_2909 <= col_assign_1_fu_1233_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1281_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1295_p2))) begin
        col_assign_2_reg_2959 <= col_assign_2_fu_1300_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_71_reg_2898) & (ap_const_lv1_0 == tmp_153_1_reg_2890))) begin
        col_assign_8_1_reg_3103 <= col_assign_8_1_fu_1426_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_78_reg_2948) & (ap_const_lv1_0 == tmp_153_2_reg_2940))) begin
        col_assign_8_2_reg_3133 <= col_assign_8_2_fu_1488_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_64_reg_2848) & (ap_const_lv1_0 == tmp_35_reg_2840))) begin
        col_assign_8_reg_3073 <= col_assign_8_fu_1364_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1147_p2) & (ap_const_lv1_0 == tmp_36_fu_1161_p2))) begin
        col_assign_reg_2859 <= col_assign_fu_1166_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_0_pr_phi_fu_580_p8) & (ap_const_lv2_0 == col_assign_9_0_1_fu_1402_p2))) begin
        col_buf_0_val_0_0_7_fu_242 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_0_pr_phi_fu_580_p8) & (ap_const_lv2_1 == col_assign_9_0_1_fu_1402_p2))) begin
        col_buf_0_val_0_0_8_fu_246 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_0_pr_phi_fu_580_p8) & ~(ap_const_lv2_1 == col_assign_9_0_1_fu_1402_p2) & ~(ap_const_lv2_0 == col_assign_9_0_1_fu_1402_p2))) begin
        col_buf_0_val_0_0_9_fu_250 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        col_buf_0_val_0_0_fu_338 <= k_buf_0_val_0_q0;
        col_buf_1_val_0_0_fu_342 <= k_buf_1_val_0_q0;
        col_buf_2_val_0_0_fu_346 <= k_buf_2_val_0_q0;
        right_border_buf_0_val_1_0_reg_3058 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_2_0_reg_3053 <= k_buf_0_val_0_q0;
        right_border_buf_1_val_1_0_reg_3088 <= k_buf_1_val_1_q0;
        right_border_buf_1_val_2_0_reg_3083 <= k_buf_1_val_0_q0;
        right_border_buf_2_val_1_0_reg_3118 <= k_buf_2_val_1_q0;
        right_border_buf_2_val_2_0_reg_3113 <= k_buf_2_val_0_q0;
        src_kernel_win_0_val_2_0_reg_3066 <= k_buf_0_val_2_q0;
        src_kernel_win_1_val_2_0_reg_3096 <= k_buf_1_val_2_q0;
        src_kernel_win_2_val_2_0_reg_3126 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_pr_phi_fu_613_p8) & ~(ap_const_lv2_1 == col_assign_9_1_1_fu_1464_p2) & ~(ap_const_lv2_0 == col_assign_9_1_1_fu_1464_p2))) begin
        col_buf_1_val_0_0_7_fu_202 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_pr_phi_fu_613_p8) & (ap_const_lv2_1 == col_assign_9_1_1_fu_1464_p2))) begin
        col_buf_1_val_0_0_8_fu_218 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_pr_phi_fu_613_p8) & (ap_const_lv2_0 == col_assign_9_1_1_fu_1464_p2))) begin
        col_buf_1_val_0_0_9_fu_226 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_pr_phi_fu_646_p8) & ~(ap_const_lv2_1 == col_assign_9_2_1_fu_1526_p2) & ~(ap_const_lv2_0 == col_assign_9_2_1_fu_1526_p2))) begin
        col_buf_2_val_0_0_7_fu_130 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_pr_phi_fu_646_p8) & (ap_const_lv2_1 == col_assign_9_2_1_fu_1526_p2))) begin
        col_buf_2_val_0_0_8_fu_146 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_pr_phi_fu_646_p8) & (ap_const_lv2_0 == col_assign_9_2_1_fu_1526_p2))) begin
        col_buf_2_val_0_0_9_fu_154 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_80)) begin
        cols_cast2_reg_2669[0] <= cols_cast2_fu_914_p1[0];
cols_cast2_reg_2669[1] <= cols_cast2_fu_914_p1[1];
cols_cast2_reg_2669[2] <= cols_cast2_fu_914_p1[2];
cols_cast2_reg_2669[3] <= cols_cast2_fu_914_p1[3];
cols_cast2_reg_2669[4] <= cols_cast2_fu_914_p1[4];
cols_cast2_reg_2669[5] <= cols_cast2_fu_914_p1[5];
cols_cast2_reg_2669[6] <= cols_cast2_fu_914_p1[6];
cols_cast2_reg_2669[7] <= cols_cast2_fu_914_p1[7];
cols_cast2_reg_2669[8] <= cols_cast2_fu_914_p1[8];
cols_cast2_reg_2669[9] <= cols_cast2_fu_914_p1[9];
cols_cast2_reg_2669[10] <= cols_cast2_fu_914_p1[10];
cols_cast2_reg_2669[11] <= cols_cast2_fu_914_p1[11];
        heightloop_reg_2676 <= heightloop_fu_922_p2;
        p_neg218_i_i_cast_reg_2693 <= p_neg218_i_i_cast_fu_944_p2;
        ref_reg_2709 <= ref_fu_950_p2;
        tmp_57_reg_2714 <= tmp_57_fu_956_p1;
        tmp_s_reg_2686 <= tmp_s_fu_934_p2;
        widthloop_reg_2681 <= widthloop_fu_928_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_2722 <= i_V_fu_969_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & (ap_const_lv1_0 == brmerge_fu_1115_p2) & (ap_const_lv1_0 == tmp_59_reg_2749))) begin
        locy_0_2_reg_2836 <= locy_0_2_fu_1123_p2;
        locy_1_2_reg_2886 <= locy_1_2_fu_1190_p2;
        locy_2_2_reg_2936 <= locy_2_2_fu_1257_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2))) begin
        or_cond4_1_reg_2894 <= or_cond4_1_fu_1214_p2;
        or_cond4_2_reg_2944 <= or_cond4_2_fu_1281_p2;
        or_cond4_reg_2844 <= or_cond4_fu_1147_p2;
        tmp_153_1_reg_2890 <= tmp_153_1_fu_1209_p2;
        tmp_153_2_reg_2940 <= tmp_153_2_fu_1276_p2;
        tmp_35_reg_2840 <= tmp_35_fu_1142_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_36_reg_2852) & (col_assign_reg_2859 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_302 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_36_reg_2852) & (col_assign_reg_2859 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_306 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_36_reg_2852) & ~(col_assign_reg_2859 == ap_const_lv2_1) & ~(col_assign_reg_2859 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_310 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & (ap_const_lv2_1 == col_assign_9_fu_1383_p2))) begin
        right_border_buf_0_val_1_2_5_fu_234 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & ~(ap_const_lv2_1 == col_assign_9_fu_1383_p2) & ~(ap_const_lv2_0 == col_assign_9_fu_1383_p2))) begin
        right_border_buf_0_val_1_2_6_fu_238 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & (ap_const_lv2_0 == col_assign_9_fu_1383_p2))) begin
        right_border_buf_0_val_1_2_fu_230 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_reg_2902) & (col_assign_1_reg_2909 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_314 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_reg_2902) & (col_assign_1_reg_2909 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_318 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_reg_2902) & ~(col_assign_1_reg_2909 == ap_const_lv2_1) & ~(col_assign_1_reg_2909 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_322 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_596_p8) & (ap_const_lv2_1 == col_assign_9_1_fu_1445_p2))) begin
        right_border_buf_1_val_1_2_5_fu_258 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_596_p8) & ~(ap_const_lv2_1 == col_assign_9_1_fu_1445_p2) & ~(ap_const_lv2_0 == col_assign_9_1_fu_1445_p2))) begin
        right_border_buf_1_val_1_2_6_fu_262 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_596_p8) & (ap_const_lv2_0 == col_assign_9_1_fu_1445_p2))) begin
        right_border_buf_1_val_1_2_fu_254 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_reg_2952) & (col_assign_2_reg_2959 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_326 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_reg_2952) & (col_assign_2_reg_2959 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_330 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_reg_2952) & ~(col_assign_2_reg_2959 == ap_const_lv2_1) & ~(col_assign_2_reg_2959 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_334 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_629_p8) & (ap_const_lv2_1 == col_assign_9_2_fu_1507_p2))) begin
        right_border_buf_2_val_1_2_5_fu_182 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_629_p8) & (ap_const_lv2_0 == col_assign_9_2_fu_1507_p2))) begin
        right_border_buf_2_val_1_2_6_fu_190 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_629_p8) & ~(ap_const_lv2_1 == col_assign_9_2_fu_1507_p2) & ~(ap_const_lv2_0 == col_assign_9_2_fu_1507_p2))) begin
        right_border_buf_2_val_1_2_fu_166 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        src_kernel_win_0_val_0_1_12_reg_3143 <= src_kernel_win_0_val_0_1_fu_122;
        src_kernel_win_0_val_1_1_12_reg_3157 <= src_kernel_win_0_val_1_1_fu_138;
        src_kernel_win_0_val_2_1_18_reg_3150 <= src_kernel_win_0_val_2_1_fu_134;
        src_kernel_win_1_val_0_1_12_reg_3164 <= src_kernel_win_1_val_0_1_fu_158;
        src_kernel_win_1_val_1_1_12_reg_3178 <= src_kernel_win_1_val_1_1_fu_174;
        src_kernel_win_1_val_2_1_18_reg_3171 <= src_kernel_win_1_val_2_1_fu_170;
        src_kernel_win_2_val_0_1_12_reg_3185 <= src_kernel_win_2_val_0_1_fu_194;
        src_kernel_win_2_val_1_1_12_reg_3199 <= src_kernel_win_2_val_1_1_fu_210;
        src_kernel_win_2_val_2_1_18_reg_3192 <= src_kernel_win_2_val_2_1_fu_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        src_kernel_win_0_val_0_2_fu_126 <= src_kernel_win_0_val_0_1_12_reg_3143;
        src_kernel_win_0_val_1_2_fu_142 <= src_kernel_win_0_val_1_1_12_reg_3157;
        src_kernel_win_0_val_2_2_fu_150 <= src_kernel_win_0_val_2_1_18_reg_3150;
        src_kernel_win_1_val_0_2_fu_162 <= src_kernel_win_1_val_0_1_12_reg_3164;
        src_kernel_win_1_val_1_2_fu_178 <= src_kernel_win_1_val_1_1_12_reg_3178;
        src_kernel_win_1_val_2_2_fu_186 <= src_kernel_win_1_val_2_1_18_reg_3171;
        src_kernel_win_2_val_0_2_fu_198 <= src_kernel_win_2_val_0_1_12_reg_3185;
        src_kernel_win_2_val_1_2_fu_214 <= src_kernel_win_2_val_1_1_12_reg_3199;
        src_kernel_win_2_val_2_2_fu_222 <= src_kernel_win_2_val_2_1_18_reg_3192;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1214_p2))) begin
        tmp_156_1_reg_2902 <= tmp_156_1_fu_1228_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1281_p2))) begin
        tmp_156_2_reg_2952 <= tmp_156_2_fu_1295_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_32_reg_2786 <= tmp_32_fu_1051_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1147_p2))) begin
        tmp_36_reg_2852 <= tmp_36_fu_1161_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & (ap_const_lv1_0 == or_cond4_fu_1147_p2))) begin
        tmp_64_reg_2848 <= ImagLoc_x_fu_1083_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & (ap_const_lv1_0 == or_cond4_1_fu_1214_p2))) begin
        tmp_71_reg_2898 <= ImagLoc_x_fu_1083_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2) & ~(ap_const_lv1_0 == brmerge_fu_1115_p2) & (ap_const_lv1_0 == or_cond4_2_fu_1281_p2))) begin
        tmp_78_reg_2948 <= ImagLoc_x_fu_1083_p2[ap_const_lv32_C];
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or tmp_25_fu_964_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_25_fu_964_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_25_fu_964_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_25_fu_964_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_1051_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_32_fu_1051_p2))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2786_pp0_it2 or ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2786_pp0_it2 or ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2786_pp0_it2 or ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end

/// tmp_156_0_pr_phi_fu_580_p8 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or ap_reg_ppiten_pp0_it1 or tmp_36_reg_2852 or tmp_156_0_pr1_phi_fu_563_p8 or col_assign_9_fu_1383_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8))) begin
        tmp_156_0_pr_phi_fu_580_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & ~(ap_const_lv2_1 == col_assign_9_fu_1383_p2) & ~(ap_const_lv2_0 == col_assign_9_fu_1383_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & (ap_const_lv2_1 == col_assign_9_fu_1383_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & (ap_const_lv2_0 == col_assign_9_fu_1383_p2)))) begin
        tmp_156_0_pr_phi_fu_580_p8 = tmp_36_reg_2852;
    end else begin
        tmp_156_0_pr_phi_fu_580_p8 = ap_const_lv1_1;
    end
end

/// tmp_156_1_pr_phi_fu_613_p8 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or ap_reg_ppiten_pp0_it1 or tmp_156_1_reg_2902 or tmp_156_1_pr1_phi_fu_596_p8 or col_assign_9_1_fu_1445_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_596_p8))) begin
        tmp_156_1_pr_phi_fu_613_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_596_p8) & ~(ap_const_lv2_1 == col_assign_9_1_fu_1445_p2) & ~(ap_const_lv2_0 == col_assign_9_1_fu_1445_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_596_p8) & (ap_const_lv2_1 == col_assign_9_1_fu_1445_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_596_p8) & (ap_const_lv2_0 == col_assign_9_1_fu_1445_p2)))) begin
        tmp_156_1_pr_phi_fu_613_p8 = tmp_156_1_reg_2902;
    end else begin
        tmp_156_1_pr_phi_fu_613_p8 = ap_const_lv1_1;
    end
end

/// tmp_156_2_pr_phi_fu_646_p8 assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or ap_reg_ppiten_pp0_it1 or tmp_156_2_reg_2952 or tmp_156_2_pr1_phi_fu_629_p8 or col_assign_9_2_fu_1507_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_629_p8))) begin
        tmp_156_2_pr_phi_fu_646_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_629_p8) & ~(ap_const_lv2_1 == col_assign_9_2_fu_1507_p2) & ~(ap_const_lv2_0 == col_assign_9_2_fu_1507_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_629_p8) & (ap_const_lv2_1 == col_assign_9_2_fu_1507_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_629_p8) & (ap_const_lv2_0 == col_assign_9_2_fu_1507_p2)))) begin
        tmp_156_2_pr_phi_fu_646_p8 = tmp_156_2_reg_2952;
    end else begin
        tmp_156_2_pr_phi_fu_646_p8 = ap_const_lv1_1;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_80 or tmp_25_fu_964_p2 or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_80) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_25_fu_964_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if (~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st7_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_cast_fu_1092_p1 = $signed(ImagLoc_x_fu_1083_p2);
assign ImagLoc_x_fu_1083_p2 = (tmp_36_cast_fu_1047_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_fu_981_p2 = (tmp_31_cast_fu_960_p1 + ap_const_lv13_1FFC);
assign ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0 = ap_const_lv1_1;

/// ap_sig_bdd_155 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or or_cond4_1_reg_2894 or or_cond4_2_reg_2944)
begin
    ap_sig_bdd_155 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & ~(ap_const_lv1_0 == or_cond4_reg_2844)) | (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond4_1_reg_2894)) | (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond4_2_reg_2944)));
end

/// ap_sig_bdd_177 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_32_reg_2786_pp0_it2 or ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)
begin
    ap_sig_bdd_177 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2786_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_320 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_155 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_177 or ap_reg_ppiten_pp0_it3)
begin
    ap_sig_bdd_320 = ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_155 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_177 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))));
end

/// ap_sig_bdd_368 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or tmp_35_reg_2840 or tmp_64_reg_2848)
begin
    ap_sig_bdd_368 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_lv1_0 == tmp_64_reg_2848) & (ap_const_lv1_0 == tmp_35_reg_2840));
end

/// ap_sig_bdd_382 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or tmp_153_1_reg_2890 or tmp_71_reg_2898)
begin
    ap_sig_bdd_382 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_lv1_0 == tmp_71_reg_2898) & (ap_const_lv1_0 == tmp_153_1_reg_2890));
end

/// ap_sig_bdd_396 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or tmp_153_2_reg_2940 or tmp_78_reg_2948)
begin
    ap_sig_bdd_396 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_lv1_0 == tmp_78_reg_2948) & (ap_const_lv1_0 == tmp_153_2_reg_2940));
end

/// ap_sig_bdd_736 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or tmp_35_reg_2840 or tmp_64_reg_2848 or col_assign_8_fu_1364_p2)
begin
    ap_sig_bdd_736 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_lv1_0 == tmp_64_reg_2848) & (ap_const_lv1_0 == tmp_35_reg_2840) & (col_assign_8_fu_1364_p2 == ap_const_lv2_1));
end

/// ap_sig_bdd_743 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_reg_2844 or tmp_35_reg_2840 or tmp_64_reg_2848 or col_assign_8_fu_1364_p2)
begin
    ap_sig_bdd_743 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_reg_2844) & (ap_const_lv1_0 == tmp_64_reg_2848) & (ap_const_lv1_0 == tmp_35_reg_2840) & (col_assign_8_fu_1364_p2 == ap_const_lv2_0));
end

/// ap_sig_bdd_752 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or tmp_153_1_reg_2890 or tmp_71_reg_2898 or col_assign_8_1_fu_1426_p2)
begin
    ap_sig_bdd_752 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_lv1_0 == tmp_71_reg_2898) & (ap_const_lv1_0 == tmp_153_1_reg_2890) & (col_assign_8_1_fu_1426_p2 == ap_const_lv2_1));
end

/// ap_sig_bdd_759 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_1_reg_2894 or tmp_153_1_reg_2890 or tmp_71_reg_2898 or col_assign_8_1_fu_1426_p2)
begin
    ap_sig_bdd_759 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_1_reg_2894) & (ap_const_lv1_0 == tmp_71_reg_2898) & (ap_const_lv1_0 == tmp_153_1_reg_2890) & (col_assign_8_1_fu_1426_p2 == ap_const_lv2_0));
end

/// ap_sig_bdd_768 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or tmp_153_2_reg_2940 or tmp_78_reg_2948 or col_assign_8_2_fu_1488_p2)
begin
    ap_sig_bdd_768 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_lv1_0 == tmp_78_reg_2948) & (ap_const_lv1_0 == tmp_153_2_reg_2940) & (col_assign_8_2_fu_1488_p2 == ap_const_lv2_1));
end

/// ap_sig_bdd_775 assign process. ///
always @ (tmp_32_reg_2786 or brmerge_reg_2832 or or_cond4_2_reg_2944 or tmp_153_2_reg_2940 or tmp_78_reg_2948 or col_assign_8_2_fu_1488_p2)
begin
    ap_sig_bdd_775 = (~(ap_const_lv1_0 == tmp_32_reg_2786) & ~(ap_const_lv1_0 == brmerge_reg_2832) & (ap_const_lv1_0 == or_cond4_2_reg_2944) & (ap_const_lv1_0 == tmp_78_reg_2948) & (ap_const_lv1_0 == tmp_153_2_reg_2940) & (col_assign_8_2_fu_1488_p2 == ap_const_lv2_0));
end

/// ap_sig_bdd_80 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_80 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign brmerge_fu_1115_p2 = (tmp_31_reg_2739 | or_cond_2_reg_2744);
assign col_assign_1_fu_1233_p2 = (tmp_61_fu_1096_p1 + p_neg218_i_i_cast_reg_2693);
assign col_assign_2_fu_1300_p2 = (tmp_61_fu_1096_p1 + p_neg218_i_i_cast_reg_2693);
assign col_assign_8_1_fu_1426_p2 = (tmp_69_reg_2863 + p_neg218_i_i_cast_reg_2693);
assign col_assign_8_2_fu_1488_p2 = (tmp_76_reg_2913 + p_neg218_i_i_cast_reg_2693);
assign col_assign_8_fu_1364_p2 = (tmp_62_reg_2809 + p_neg218_i_i_cast_reg_2693);
assign col_assign_9_0_1_fu_1402_p2 = (tmp_61_reg_2799 + p_neg218_i_i_cast_reg_2693);
assign col_assign_9_1_1_fu_1464_p2 = (tmp_61_reg_2799 + p_neg218_i_i_cast_reg_2693);
assign col_assign_9_1_fu_1445_p2 = (tmp_61_reg_2799 + p_neg218_i_i_cast_reg_2693);
assign col_assign_9_2_1_fu_1526_p2 = (tmp_61_reg_2799 + p_neg218_i_i_cast_reg_2693);
assign col_assign_9_2_fu_1507_p2 = (tmp_61_reg_2799 + p_neg218_i_i_cast_reg_2693);
assign col_assign_9_fu_1383_p2 = (tmp_61_reg_2799 + p_neg218_i_i_cast_reg_2693);
assign col_assign_fu_1166_p2 = (tmp_61_fu_1096_p1 + p_neg218_i_i_cast_reg_2693);
assign cols_cast2_fu_914_p1 = $unsigned(p_src_cols_V_read);
assign cols_cast_fu_918_p1 = $unsigned(p_src_cols_V_read);
assign heightloop_fu_922_p2 = (rows_cast_fu_910_p1 + ap_const_lv13_5);
assign i_V_fu_969_p2 = (p_012_0_i_i_reg_536 + ap_const_lv12_1);
assign icmp2_fu_1072_p2 = (tmp_60_fu_1062_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_1003_p2 = ($signed(tmp_58_fu_993_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign j_V_fu_1056_p2 = (p_025_0_i_i_reg_547 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_34_fu_1108_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_2814;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_34_fu_1108_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_2820;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_34_fu_1108_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_2826;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_146_1_fu_1179_p1;
assign k_buf_1_val_0_address1 = k_buf_1_val_0_addr_reg_2868;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_146_1_fu_1179_p1;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_reg_2874;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_146_1_fu_1179_p1;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_reg_2880;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_146_2_fu_1246_p1;
assign k_buf_2_val_0_address1 = k_buf_2_val_0_addr_reg_2918;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_146_2_fu_1246_p1;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_reg_2924;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_146_2_fu_1246_p1;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_reg_2930;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_1_fu_1614_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_66_fu_1610_p1);
assign locy_0_2_fu_1123_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_67_fu_1119_p1);
assign locy_1_1_fu_1726_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_73_fu_1722_p1);
assign locy_1_2_fu_1190_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_74_fu_1186_p1);
assign locy_1_fu_1688_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_72_fu_1684_p1);
assign locy_2_1_fu_1838_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_80_fu_1834_p1);
assign locy_2_2_fu_1257_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_81_fu_1253_p1);
assign locy_2_fu_1800_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_79_fu_1796_p1);
assign locy_fu_1576_p2 = (p_i_i_2_cast_cast_reg_2753 - tmp_65_fu_1572_p1);
assign or_cond217_i_i_fu_1078_p2 = (tmp_29_reg_2727 & icmp2_fu_1072_p2);
assign or_cond4_1_fu_1214_p2 = (tmp_153_1_fu_1209_p2 & rev3_fu_1203_p2);
assign or_cond4_2_fu_1281_p2 = (tmp_153_2_fu_1276_p2 & rev4_fu_1270_p2);
assign or_cond4_fu_1147_p2 = (tmp_35_fu_1142_p2 & rev_fu_1136_p2);
assign or_cond_2_fu_1014_p2 = (icmp_fu_1003_p2 & tmp_148_2_fu_1009_p2);
assign p_dst_data_stream_0_V_din = ((tmp_203_0_2_2_fu_2018_p2)? src_kernel_win_0_val_0_1_fu_122: temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3);
assign p_dst_data_stream_1_V_din = ((tmp_203_1_2_2_fu_2143_p2)? src_kernel_win_1_val_0_1_fu_158: temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3);
assign p_dst_data_stream_2_V_din = ((tmp_203_2_2_2_fu_2268_p2)? src_kernel_win_2_val_0_1_fu_194: temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3);
assign p_i_i_2_cast_cast_fu_1028_p3 = ((tmp_148_2_fu_1009_p2)? ap_const_lv2_2: tmp_57_reg_2714);
assign p_neg218_i_i_cast_fu_944_p2 = (tmp_fu_940_p1 ^ ap_const_lv2_3);
assign ref_fu_950_p2 = (rows_cast_fu_910_p1 + ap_const_lv13_1FFF);
assign rev3_fu_1203_p2 = (tmp_70_fu_1195_p3 ^ ap_const_lv1_1);
assign rev4_fu_1270_p2 = (tmp_77_fu_1262_p3 ^ ap_const_lv1_1);
assign rev_fu_1136_p2 = (tmp_63_fu_1128_p3 ^ ap_const_lv1_1);
assign rows_cast_fu_910_p1 = $unsigned(p_src_rows_V_read);
assign sel_tmp10_fu_1708_p2 = (locy_1_fu_1688_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp12_fu_1734_p2 = (p_i_i_2_cast_cast_reg_2753 == tmp_73_fu_1722_p1? 1'b1: 1'b0);
assign sel_tmp13_fu_1739_p3 = ((sel_tmp12_fu_1734_p2)? col_buf_1_val_0_0_fu_342: src_kernel_win_1_val_2_0_reg_3096);
assign sel_tmp14_fu_1746_p2 = (locy_1_1_fu_1726_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp16_fu_1808_p2 = (p_i_i_2_cast_cast_reg_2753 == tmp_79_fu_1796_p1? 1'b1: 1'b0);
assign sel_tmp17_fu_1813_p3 = ((sel_tmp16_fu_1808_p2)? col_buf_2_val_0_0_fu_346: src_kernel_win_2_val_2_0_reg_3126);
assign sel_tmp18_fu_1820_p2 = (locy_2_fu_1800_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp19_fu_1846_p2 = (p_i_i_2_cast_cast_reg_2753 == tmp_80_fu_1834_p1? 1'b1: 1'b0);
assign sel_tmp1_fu_1589_p3 = ((sel_tmp_fu_1584_p2)? col_buf_0_val_0_0_fu_338: src_kernel_win_0_val_2_0_reg_3066);
assign sel_tmp20_fu_1851_p3 = ((sel_tmp19_fu_1846_p2)? col_buf_2_val_0_0_fu_346: src_kernel_win_2_val_2_0_reg_3126);
assign sel_tmp21_fu_1858_p2 = (locy_2_1_fu_1838_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp2_fu_1596_p2 = (locy_fu_1576_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp4_fu_1622_p2 = (p_i_i_2_cast_cast_reg_2753 == tmp_66_fu_1610_p1? 1'b1: 1'b0);
assign sel_tmp5_fu_1627_p3 = ((sel_tmp4_fu_1622_p2)? col_buf_0_val_0_0_fu_338: src_kernel_win_0_val_2_0_reg_3066);
assign sel_tmp6_fu_1634_p2 = (locy_0_1_fu_1614_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp8_fu_1696_p2 = (p_i_i_2_cast_cast_reg_2753 == tmp_72_fu_1684_p1? 1'b1: 1'b0);
assign sel_tmp9_fu_1701_p3 = ((sel_tmp8_fu_1696_p2)? col_buf_1_val_0_0_fu_342: src_kernel_win_1_val_2_0_reg_3096);
assign sel_tmp_fu_1584_p2 = (p_i_i_2_cast_cast_reg_2753 == tmp_65_fu_1572_p1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_9_fu_1602_p3 = ((sel_tmp2_fu_1596_p2)? right_border_buf_0_val_1_0_reg_3058: sel_tmp1_fu_1589_p3);
assign src_kernel_win_0_val_1_1_9_fu_1640_p3 = ((sel_tmp6_fu_1634_p2)? right_border_buf_0_val_1_0_reg_3058: sel_tmp5_fu_1627_p3);
assign src_kernel_win_1_val_0_1_9_fu_1714_p3 = ((sel_tmp10_fu_1708_p2)? right_border_buf_1_val_1_0_reg_3088: sel_tmp9_fu_1701_p3);
assign src_kernel_win_1_val_1_1_9_fu_1752_p3 = ((sel_tmp14_fu_1746_p2)? right_border_buf_1_val_1_0_reg_3088: sel_tmp13_fu_1739_p3);
assign src_kernel_win_2_val_0_1_9_fu_1826_p3 = ((sel_tmp18_fu_1820_p2)? right_border_buf_2_val_1_0_reg_3118: sel_tmp17_fu_1813_p3);
assign src_kernel_win_2_val_1_1_9_fu_1864_p3 = ((sel_tmp21_fu_1858_p2)? right_border_buf_2_val_1_0_reg_3118: sel_tmp20_fu_1851_p3);
assign t_0_1_borderInterpolate_fu_780_borderType = ap_const_lv5_1;
assign t_0_1_borderInterpolate_fu_780_len = p_src_rows_V_read;
assign t_0_1_borderInterpolate_fu_780_p = y_2_2_reg_2772;
assign t_0_2_borderInterpolate_fu_732_borderType = ap_const_lv5_1;
assign t_0_2_borderInterpolate_fu_732_len = p_src_rows_V_read;
assign t_0_2_borderInterpolate_fu_732_p = y_2_2_1_reg_2779;
assign t_1_1_borderInterpolate_fu_796_borderType = ap_const_lv5_1;
assign t_1_1_borderInterpolate_fu_796_len = p_src_rows_V_read;
assign t_1_1_borderInterpolate_fu_796_p = y_2_2_reg_2772;
assign t_1_2_borderInterpolate_fu_748_borderType = ap_const_lv5_1;
assign t_1_2_borderInterpolate_fu_748_len = p_src_rows_V_read;
assign t_1_2_borderInterpolate_fu_748_p = y_2_2_1_reg_2779;
assign t_1_borderInterpolate_fu_788_borderType = ap_const_lv5_1;
assign t_1_borderInterpolate_fu_788_len = p_src_rows_V_read;
assign t_1_borderInterpolate_fu_788_p = ImagLoc_y_reg_2732;
assign t_2_1_borderInterpolate_fu_812_borderType = ap_const_lv5_1;
assign t_2_1_borderInterpolate_fu_812_len = p_src_rows_V_read;
assign t_2_1_borderInterpolate_fu_812_p = y_2_2_reg_2772;
assign t_2_2_borderInterpolate_fu_764_borderType = ap_const_lv5_1;
assign t_2_2_borderInterpolate_fu_764_len = p_src_rows_V_read;
assign t_2_2_borderInterpolate_fu_764_p = y_2_2_1_reg_2779;
assign t_2_borderInterpolate_fu_804_borderType = ap_const_lv5_1;
assign t_2_borderInterpolate_fu_804_len = p_src_rows_V_read;
assign t_2_borderInterpolate_fu_804_p = ImagLoc_y_reg_2732;
assign t_borderInterpolate_fu_772_borderType = ap_const_lv5_1;
assign t_borderInterpolate_fu_772_len = p_src_rows_V_read;
assign t_borderInterpolate_fu_772_p = ImagLoc_y_reg_2732;
assign temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3 = ((tmp_203_0_0_1_fu_1926_p2)? src_kernel_win_0_val_2_1_18_reg_3150: src_kernel_win_0_val_2_2_fu_150);
assign temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3 = ((tmp_203_0_0_2_fu_1938_p2)? src_kernel_win_0_val_2_1_fu_134: temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3 = ((tmp_203_0_1_1_fu_1966_p2)? src_kernel_win_0_val_1_1_12_reg_3157: temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3 = ((tmp_203_0_1_2_fu_1978_p2)? src_kernel_win_0_val_1_1_fu_138: temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3 = ((tmp_203_0_1_fu_1952_p2)? src_kernel_win_0_val_1_2_fu_142: temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3);
assign temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3 = ((tmp_203_0_2_1_fu_2006_p2)? src_kernel_win_0_val_0_1_12_reg_3143: temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3);
assign temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3 = ((tmp_203_0_2_fu_1992_p2)? src_kernel_win_0_val_0_2_fu_126: temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3);
assign temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3 = ((tmp_203_1_0_1_fu_2051_p2)? src_kernel_win_1_val_2_1_18_reg_3171: src_kernel_win_1_val_2_2_fu_186);
assign temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3 = ((tmp_203_1_0_2_fu_2063_p2)? src_kernel_win_1_val_2_1_fu_170: temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3 = ((tmp_203_1_1_1_fu_2091_p2)? src_kernel_win_1_val_1_1_12_reg_3178: temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3 = ((tmp_203_1_1_2_fu_2103_p2)? src_kernel_win_1_val_1_1_fu_174: temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3 = ((tmp_203_1_1_fu_2077_p2)? src_kernel_win_1_val_1_2_fu_178: temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3);
assign temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3 = ((tmp_203_1_2_1_fu_2131_p2)? src_kernel_win_1_val_0_1_12_reg_3164: temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3);
assign temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3 = ((tmp_203_1_2_fu_2117_p2)? src_kernel_win_1_val_0_2_fu_162: temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3);
assign temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3 = ((tmp_203_2_0_1_fu_2176_p2)? src_kernel_win_2_val_2_1_18_reg_3192: src_kernel_win_2_val_2_2_fu_222);
assign temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3 = ((tmp_203_2_0_2_fu_2188_p2)? src_kernel_win_2_val_2_1_fu_206: temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3 = ((tmp_203_2_1_1_fu_2216_p2)? src_kernel_win_2_val_1_1_12_reg_3199: temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3 = ((tmp_203_2_1_2_fu_2228_p2)? src_kernel_win_2_val_1_1_fu_210: temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3 = ((tmp_203_2_1_fu_2202_p2)? src_kernel_win_2_val_1_2_fu_214: temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3);
assign temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3 = ((tmp_203_2_2_1_fu_2256_p2)? src_kernel_win_2_val_0_1_12_reg_3185: temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3);
assign temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3 = ((tmp_203_2_2_fu_2242_p2)? src_kernel_win_2_val_0_2_fu_198: temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3);
assign tmp_146_1_fu_1179_p0 = $signed(x_1_borderInterpolate_fu_740_ap_return);
assign tmp_146_1_fu_1179_p1 = $unsigned(tmp_146_1_fu_1179_p0);
assign tmp_146_2_fu_1246_p0 = $signed(x_2_borderInterpolate_fu_756_ap_return);
assign tmp_146_2_fu_1246_p1 = $unsigned(tmp_146_2_fu_1246_p0);
assign tmp_148_2_fu_1009_p2 = ($signed(ImagLoc_y_fu_981_p2) < $signed(ref_reg_2709)? 1'b1: 1'b0);
assign tmp_153_1_fu_1209_p0 = ImagLoc_x_cast_fu_1092_p1;
assign tmp_153_1_fu_1209_p2 = ($signed(tmp_153_1_fu_1209_p0) < $signed(cols_cast2_reg_2669)? 1'b1: 1'b0);
assign tmp_153_2_fu_1276_p0 = ImagLoc_x_cast_fu_1092_p1;
assign tmp_153_2_fu_1276_p2 = ($signed(tmp_153_2_fu_1276_p0) < $signed(cols_cast2_reg_2669)? 1'b1: 1'b0);
assign tmp_156_0_pr1_phi_fu_563_p8 = ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
assign tmp_156_1_fu_1228_p2 = ($signed(ImagLoc_x_fu_1083_p2) < $signed(tmp_s_reg_2686)? 1'b1: 1'b0);
assign tmp_156_1_pr1_phi_fu_596_p8 = ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1;
assign tmp_156_2_fu_1295_p2 = ($signed(ImagLoc_x_fu_1083_p2) < $signed(tmp_s_reg_2686)? 1'b1: 1'b0);
assign tmp_156_2_pr1_phi_fu_629_p8 = ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1;
assign tmp_203_0_0_1_fu_1926_p2 = (src_kernel_win_0_val_2_1_18_reg_3150 < src_kernel_win_0_val_2_2_fu_150? 1'b1: 1'b0);
assign tmp_203_0_0_2_fu_1938_p2 = (src_kernel_win_0_val_2_1_fu_134 < temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3? 1'b1: 1'b0);
assign tmp_203_0_1_1_fu_1966_p2 = (src_kernel_win_0_val_1_1_12_reg_3157 < temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3? 1'b1: 1'b0);
assign tmp_203_0_1_2_fu_1978_p2 = (src_kernel_win_0_val_1_1_fu_138 < temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3? 1'b1: 1'b0);
assign tmp_203_0_1_fu_1952_p2 = (src_kernel_win_0_val_1_2_fu_142 < temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3? 1'b1: 1'b0);
assign tmp_203_0_2_1_fu_2006_p2 = (src_kernel_win_0_val_0_1_12_reg_3143 < temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3? 1'b1: 1'b0);
assign tmp_203_0_2_2_fu_2018_p2 = (src_kernel_win_0_val_0_1_fu_122 < temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3? 1'b1: 1'b0);
assign tmp_203_0_2_fu_1992_p2 = (src_kernel_win_0_val_0_2_fu_126 < temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3? 1'b1: 1'b0);
assign tmp_203_1_0_1_fu_2051_p2 = (src_kernel_win_1_val_2_1_18_reg_3171 < src_kernel_win_1_val_2_2_fu_186? 1'b1: 1'b0);
assign tmp_203_1_0_2_fu_2063_p2 = (src_kernel_win_1_val_2_1_fu_170 < temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3? 1'b1: 1'b0);
assign tmp_203_1_1_1_fu_2091_p2 = (src_kernel_win_1_val_1_1_12_reg_3178 < temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3? 1'b1: 1'b0);
assign tmp_203_1_1_2_fu_2103_p2 = (src_kernel_win_1_val_1_1_fu_174 < temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3? 1'b1: 1'b0);
assign tmp_203_1_1_fu_2077_p2 = (src_kernel_win_1_val_1_2_fu_178 < temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3? 1'b1: 1'b0);
assign tmp_203_1_2_1_fu_2131_p2 = (src_kernel_win_1_val_0_1_12_reg_3164 < temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3? 1'b1: 1'b0);
assign tmp_203_1_2_2_fu_2143_p2 = (src_kernel_win_1_val_0_1_fu_158 < temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3? 1'b1: 1'b0);
assign tmp_203_1_2_fu_2117_p2 = (src_kernel_win_1_val_0_2_fu_162 < temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3? 1'b1: 1'b0);
assign tmp_203_2_0_1_fu_2176_p2 = (src_kernel_win_2_val_2_1_18_reg_3192 < src_kernel_win_2_val_2_2_fu_222? 1'b1: 1'b0);
assign tmp_203_2_0_2_fu_2188_p2 = (src_kernel_win_2_val_2_1_fu_206 < temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3? 1'b1: 1'b0);
assign tmp_203_2_1_1_fu_2216_p2 = (src_kernel_win_2_val_1_1_12_reg_3199 < temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3? 1'b1: 1'b0);
assign tmp_203_2_1_2_fu_2228_p2 = (src_kernel_win_2_val_1_1_fu_210 < temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3? 1'b1: 1'b0);
assign tmp_203_2_1_fu_2202_p2 = (src_kernel_win_2_val_1_2_fu_214 < temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3? 1'b1: 1'b0);
assign tmp_203_2_2_1_fu_2256_p2 = (src_kernel_win_2_val_0_1_12_reg_3185 < temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3? 1'b1: 1'b0);
assign tmp_203_2_2_2_fu_2268_p2 = (src_kernel_win_2_val_0_1_fu_194 < temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3? 1'b1: 1'b0);
assign tmp_203_2_2_fu_2242_p2 = (src_kernel_win_2_val_0_2_fu_198 < temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3? 1'b1: 1'b0);
assign tmp_25_fu_964_p2 = (tmp_31_cast_fu_960_p1 < heightloop_reg_2676? 1'b1: 1'b0);
assign tmp_29_fu_975_p2 = (p_012_0_i_i_reg_536 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_31_cast_fu_960_p1 = $unsigned(p_012_0_i_i_reg_536);
assign tmp_31_fu_987_p2 = ($signed(ImagLoc_y_fu_981_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_32_fu_1051_p2 = (tmp_36_cast_fu_1047_p1 < widthloop_reg_2681? 1'b1: 1'b0);
assign tmp_34_fu_1108_p0 = $signed(x_borderInterpolate_fu_724_ap_return);
assign tmp_34_fu_1108_p1 = $unsigned(tmp_34_fu_1108_p0);
assign tmp_35_fu_1142_p0 = ImagLoc_x_cast_fu_1092_p1;
assign tmp_35_fu_1142_p2 = ($signed(tmp_35_fu_1142_p0) < $signed(cols_cast2_reg_2669)? 1'b1: 1'b0);
assign tmp_36_cast_fu_1047_p1 = $unsigned(p_025_0_i_i_reg_547);
assign tmp_36_fu_1161_p2 = ($signed(ImagLoc_x_fu_1083_p2) < $signed(tmp_s_reg_2686)? 1'b1: 1'b0);
assign tmp_57_fu_956_p1 = ref_fu_950_p2[1:0];
assign tmp_58_fu_993_p4 = {{ImagLoc_y_fu_981_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_60_fu_1062_p4 = {{p_025_0_i_i_reg_547[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_61_fu_1096_p1 = ImagLoc_x_fu_1083_p2[1:0];
assign tmp_62_fu_1104_p1 = x_borderInterpolate_fu_724_ap_return[1:0];
assign tmp_63_fu_1128_p3 = ImagLoc_x_fu_1083_p2[ap_const_lv32_C];
assign tmp_65_fu_1572_p1 = t_borderInterpolate_fu_772_ap_return[1:0];
assign tmp_66_fu_1610_p1 = t_0_1_borderInterpolate_fu_780_ap_return[1:0];
assign tmp_67_fu_1119_p1 = t_0_2_borderInterpolate_fu_732_ap_return[1:0];
assign tmp_69_fu_1175_p1 = x_1_borderInterpolate_fu_740_ap_return[1:0];
assign tmp_70_fu_1195_p3 = ImagLoc_x_fu_1083_p2[ap_const_lv32_C];
assign tmp_72_fu_1684_p1 = t_1_borderInterpolate_fu_788_ap_return[1:0];
assign tmp_73_fu_1722_p1 = t_1_1_borderInterpolate_fu_796_ap_return[1:0];
assign tmp_74_fu_1186_p1 = t_1_2_borderInterpolate_fu_748_ap_return[1:0];
assign tmp_76_fu_1242_p1 = x_2_borderInterpolate_fu_756_ap_return[1:0];
assign tmp_77_fu_1262_p3 = ImagLoc_x_fu_1083_p2[ap_const_lv32_C];
assign tmp_79_fu_1796_p1 = t_2_borderInterpolate_fu_804_ap_return[1:0];
assign tmp_80_fu_1834_p1 = t_2_1_borderInterpolate_fu_812_ap_return[1:0];
assign tmp_81_fu_1253_p1 = t_2_2_borderInterpolate_fu_764_ap_return[1:0];
assign tmp_fu_940_p1 = p_src_cols_V_read[1:0];
assign tmp_s_fu_934_p2 = (cols_cast_fu_918_p1 + ap_const_lv13_1FFD);
assign widthloop_fu_928_p2 = (cols_cast_fu_918_p1 + ap_const_lv13_2);
assign x_1_borderInterpolate_fu_740_borderType = ap_const_lv5_1;
assign x_1_borderInterpolate_fu_740_len = p_src_cols_V_read;
assign x_1_borderInterpolate_fu_740_p = ImagLoc_x_fu_1083_p2;
assign x_2_borderInterpolate_fu_756_borderType = ap_const_lv5_1;
assign x_2_borderInterpolate_fu_756_len = p_src_cols_V_read;
assign x_2_borderInterpolate_fu_756_p = ImagLoc_x_fu_1083_p2;
assign x_borderInterpolate_fu_724_borderType = ap_const_lv5_1;
assign x_borderInterpolate_fu_724_len = p_src_cols_V_read;
assign x_borderInterpolate_fu_724_p = ImagLoc_x_fu_1083_p2;
assign y_2_2_1_fu_1041_p2 = (tmp_31_cast_fu_960_p1 + ap_const_lv13_1FFA);
assign y_2_2_fu_1035_p2 = (tmp_31_cast_fu_960_p1 + ap_const_lv13_1FFB);
always @ (posedge ap_clk)
begin
    cols_cast2_reg_2669[13:12] <= 2'b00;
end



endmodule //Erode_32_32_480_640_s

