<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ep93xx › soc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>soc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-ep93xx/soc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 Open Kernel Labs &lt;www.ok-labs.com&gt;</span>
<span class="cm"> * Copyright (C) 2012 Ryan Mallon &lt;rmallon@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or (at</span>
<span class="cm"> * your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _EP93XX_SOC_H</span>
<span class="cp">#define _EP93XX_SOC_H</span>

<span class="cp">#include &lt;mach/ep93xx-regs.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * EP93xx Physical Memory Map:</span>
<span class="cm"> *</span>
<span class="cm"> * The ASDO pin is sampled at system reset to select a synchronous or</span>
<span class="cm"> * asynchronous boot configuration.  When ASDO is &quot;1&quot; (i.e. pulled-up)</span>
<span class="cm"> * the synchronous boot mode is selected.  When ASDO is &quot;0&quot; (i.e</span>
<span class="cm"> * pulled-down) the asynchronous boot mode is selected.</span>
<span class="cm"> *</span>
<span class="cm"> * In synchronous boot mode nSDCE3 is decoded starting at physical address</span>
<span class="cm"> * 0x00000000 and nCS0 is decoded starting at 0xf0000000.  For asynchronous</span>
<span class="cm"> * boot mode they are swapped with nCS0 decoded at 0x00000000 ann nSDCE3</span>
<span class="cm"> * decoded at 0xf0000000.</span>
<span class="cm"> *</span>
<span class="cm"> * There is known errata for the EP93xx dealing with External Memory</span>
<span class="cm"> * Configurations.  Please refer to &quot;AN273: EP93xx Silicon Rev E Design</span>
<span class="cm"> * Guidelines&quot; for more information.  This document can be found at:</span>
<span class="cm"> *</span>
<span class="cm"> *	http://www.cirrus.com/en/pubs/appNote/AN273REV4.pdf</span>
<span class="cm"> */</span>

<span class="cp">#define EP93XX_CS0_PHYS_BASE_ASYNC	0x00000000	</span><span class="cm">/* ASDO Pin = 0 */</span><span class="cp"></span>
<span class="cp">#define EP93XX_SDCE3_PHYS_BASE_SYNC	0x00000000	</span><span class="cm">/* ASDO Pin = 1 */</span><span class="cp"></span>
<span class="cp">#define EP93XX_CS1_PHYS_BASE		0x10000000</span>
<span class="cp">#define EP93XX_CS2_PHYS_BASE		0x20000000</span>
<span class="cp">#define EP93XX_CS3_PHYS_BASE		0x30000000</span>
<span class="cp">#define EP93XX_PCMCIA_PHYS_BASE		0x40000000</span>
<span class="cp">#define EP93XX_CS6_PHYS_BASE		0x60000000</span>
<span class="cp">#define EP93XX_CS7_PHYS_BASE		0x70000000</span>
<span class="cp">#define EP93XX_SDCE0_PHYS_BASE		0xc0000000</span>
<span class="cp">#define EP93XX_SDCE1_PHYS_BASE		0xd0000000</span>
<span class="cp">#define EP93XX_SDCE2_PHYS_BASE		0xe0000000</span>
<span class="cp">#define EP93XX_SDCE3_PHYS_BASE_ASYNC	0xf0000000	</span><span class="cm">/* ASDO Pin = 0 */</span><span class="cp"></span>
<span class="cp">#define EP93XX_CS0_PHYS_BASE_SYNC	0xf0000000	</span><span class="cm">/* ASDO Pin = 1 */</span><span class="cp"></span>

<span class="cm">/* AHB peripherals */</span>
<span class="cp">#define EP93XX_DMA_BASE			EP93XX_AHB_IOMEM(0x00000000)</span>

<span class="cp">#define EP93XX_ETHERNET_PHYS_BASE	EP93XX_AHB_PHYS(0x00010000)</span>
<span class="cp">#define EP93XX_ETHERNET_BASE		EP93XX_AHB_IOMEM(0x00010000)</span>

<span class="cp">#define EP93XX_USB_PHYS_BASE		EP93XX_AHB_PHYS(0x00020000)</span>
<span class="cp">#define EP93XX_USB_BASE			EP93XX_AHB_IOMEM(0x00020000)</span>

<span class="cp">#define EP93XX_RASTER_PHYS_BASE		EP93XX_AHB_PHYS(0x00030000)</span>
<span class="cp">#define EP93XX_RASTER_BASE		EP93XX_AHB_IOMEM(0x00030000)</span>

<span class="cp">#define EP93XX_GRAPHICS_ACCEL_BASE	EP93XX_AHB_IOMEM(0x00040000)</span>

<span class="cp">#define EP93XX_SDRAM_CONTROLLER_BASE	EP93XX_AHB_IOMEM(0x00060000)</span>

<span class="cp">#define EP93XX_PCMCIA_CONTROLLER_BASE	EP93XX_AHB_IOMEM(0x00080000)</span>

<span class="cp">#define EP93XX_BOOT_ROM_BASE		EP93XX_AHB_IOMEM(0x00090000)</span>

<span class="cp">#define EP93XX_IDE_BASE			EP93XX_AHB_IOMEM(0x000a0000)</span>

<span class="cp">#define EP93XX_VIC1_BASE		EP93XX_AHB_IOMEM(0x000b0000)</span>

<span class="cp">#define EP93XX_VIC2_BASE		EP93XX_AHB_IOMEM(0x000c0000)</span>

<span class="cm">/* APB peripherals */</span>
<span class="cp">#define EP93XX_TIMER_BASE		EP93XX_APB_IOMEM(0x00010000)</span>

<span class="cp">#define EP93XX_I2S_PHYS_BASE		EP93XX_APB_PHYS(0x00020000)</span>
<span class="cp">#define EP93XX_I2S_BASE			EP93XX_APB_IOMEM(0x00020000)</span>

<span class="cp">#define EP93XX_SECURITY_BASE		EP93XX_APB_IOMEM(0x00030000)</span>

<span class="cp">#define EP93XX_AAC_PHYS_BASE		EP93XX_APB_PHYS(0x00080000)</span>
<span class="cp">#define EP93XX_AAC_BASE			EP93XX_APB_IOMEM(0x00080000)</span>

<span class="cp">#define EP93XX_SPI_PHYS_BASE		EP93XX_APB_PHYS(0x000a0000)</span>
<span class="cp">#define EP93XX_SPI_BASE			EP93XX_APB_IOMEM(0x000a0000)</span>

<span class="cp">#define EP93XX_IRDA_BASE		EP93XX_APB_IOMEM(0x000b0000)</span>

<span class="cp">#define EP93XX_KEY_MATRIX_PHYS_BASE	EP93XX_APB_PHYS(0x000f0000)</span>
<span class="cp">#define EP93XX_KEY_MATRIX_BASE		EP93XX_APB_IOMEM(0x000f0000)</span>

<span class="cp">#define EP93XX_ADC_BASE			EP93XX_APB_IOMEM(0x00100000)</span>
<span class="cp">#define EP93XX_TOUCHSCREEN_BASE		EP93XX_APB_IOMEM(0x00100000)</span>

<span class="cp">#define EP93XX_PWM_PHYS_BASE		EP93XX_APB_PHYS(0x00110000)</span>
<span class="cp">#define EP93XX_PWM_BASE			EP93XX_APB_IOMEM(0x00110000)</span>

<span class="cp">#define EP93XX_RTC_PHYS_BASE		EP93XX_APB_PHYS(0x00120000)</span>
<span class="cp">#define EP93XX_RTC_BASE			EP93XX_APB_IOMEM(0x00120000)</span>

<span class="cp">#define EP93XX_WATCHDOG_PHYS_BASE	EP93XX_APB_PHYS(0x00140000)</span>
<span class="cp">#define EP93XX_WATCHDOG_BASE		EP93XX_APB_IOMEM(0x00140000)</span>

<span class="cm">/* System controller */</span>
<span class="cp">#define EP93XX_SYSCON_BASE		EP93XX_APB_IOMEM(0x00130000)</span>
<span class="cp">#define EP93XX_SYSCON_REG(x)		(EP93XX_SYSCON_BASE + (x))</span>
<span class="cp">#define EP93XX_SYSCON_POWER_STATE	EP93XX_SYSCON_REG(0x00)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT		EP93XX_SYSCON_REG(0x04)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_FIR_EN	(1&lt;&lt;31)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_UARTBAUD	(1&lt;&lt;29)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_USH_EN	(1&lt;&lt;28)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2M1	(1&lt;&lt;27)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2M0	(1&lt;&lt;26)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P8	(1&lt;&lt;25)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P9	(1&lt;&lt;24)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P6	(1&lt;&lt;23)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P7	(1&lt;&lt;22)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P4	(1&lt;&lt;21)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P5	(1&lt;&lt;20)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P2	(1&lt;&lt;19)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P3	(1&lt;&lt;18)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P0	(1&lt;&lt;17)</span>
<span class="cp">#define EP93XX_SYSCON_PWRCNT_DMA_M2P1	(1&lt;&lt;16)</span>
<span class="cp">#define EP93XX_SYSCON_HALT		EP93XX_SYSCON_REG(0x08)</span>
<span class="cp">#define EP93XX_SYSCON_STANDBY		EP93XX_SYSCON_REG(0x0c)</span>
<span class="cp">#define EP93XX_SYSCON_CLKSET1		EP93XX_SYSCON_REG(0x20)</span>
<span class="cp">#define EP93XX_SYSCON_CLKSET1_NBYP1	(1&lt;&lt;23)</span>
<span class="cp">#define EP93XX_SYSCON_CLKSET2		EP93XX_SYSCON_REG(0x24)</span>
<span class="cp">#define EP93XX_SYSCON_CLKSET2_NBYP2	(1&lt;&lt;19)</span>
<span class="cp">#define EP93XX_SYSCON_CLKSET2_PLL2_EN	(1&lt;&lt;18)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG		EP93XX_SYSCON_REG(0x80)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_SWRST	(1&lt;&lt;31)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_D1ONG	(1&lt;&lt;30)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_D0ONG	(1&lt;&lt;29)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_IONU2	(1&lt;&lt;28)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_GONK	(1&lt;&lt;27)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_TONG	(1&lt;&lt;26)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_MONG	(1&lt;&lt;25)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_U3EN	(1&lt;&lt;24)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_CPENA	(1&lt;&lt;23)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_A2ONG	(1&lt;&lt;22)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_A1ONG	(1&lt;&lt;21)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_U2EN	(1&lt;&lt;20)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_EXVC	(1&lt;&lt;19)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_U1EN	(1&lt;&lt;18)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_TIN	(1&lt;&lt;17)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_HC3IN	(1&lt;&lt;15)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_HC3EN	(1&lt;&lt;14)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_HC1IN	(1&lt;&lt;13)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_HC1EN	(1&lt;&lt;12)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_HONIDE	(1&lt;&lt;11)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_GONIDE	(1&lt;&lt;10)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_PONG	(1&lt;&lt;9)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_EONIDE	(1&lt;&lt;8)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_I2SONSSP	(1&lt;&lt;7)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_I2SONAC97	(1&lt;&lt;6)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_RASONP3	(1&lt;&lt;4)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_RAS	(1&lt;&lt;3)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_ADCPD	(1&lt;&lt;2)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_KEYS	(1&lt;&lt;1)</span>
<span class="cp">#define EP93XX_SYSCON_DEVCFG_SHENA	(1&lt;&lt;0)</span>
<span class="cp">#define EP93XX_SYSCON_VIDCLKDIV		EP93XX_SYSCON_REG(0x84)</span>
<span class="cp">#define EP93XX_SYSCON_CLKDIV_ENABLE	(1&lt;&lt;15)</span>
<span class="cp">#define EP93XX_SYSCON_CLKDIV_ESEL	(1&lt;&lt;14)</span>
<span class="cp">#define EP93XX_SYSCON_CLKDIV_PSEL	(1&lt;&lt;13)</span>
<span class="cp">#define EP93XX_SYSCON_CLKDIV_PDIV_SHIFT	8</span>
<span class="cp">#define EP93XX_SYSCON_I2SCLKDIV		EP93XX_SYSCON_REG(0x8c)</span>
<span class="cp">#define EP93XX_SYSCON_I2SCLKDIV_SENA	(1&lt;&lt;31)</span>
<span class="cp">#define EP93XX_SYSCON_I2SCLKDIV_ORIDE   (1&lt;&lt;29)</span>
<span class="cp">#define EP93XX_SYSCON_I2SCLKDIV_SPOL	(1&lt;&lt;19)</span>
<span class="cp">#define EP93XX_I2SCLKDIV_SDIV		(1 &lt;&lt; 16)</span>
<span class="cp">#define EP93XX_I2SCLKDIV_LRDIV32	(0 &lt;&lt; 17)</span>
<span class="cp">#define EP93XX_I2SCLKDIV_LRDIV64	(1 &lt;&lt; 17)</span>
<span class="cp">#define EP93XX_I2SCLKDIV_LRDIV128	(2 &lt;&lt; 17)</span>
<span class="cp">#define EP93XX_I2SCLKDIV_LRDIV_MASK	(3 &lt;&lt; 17)</span>
<span class="cp">#define EP93XX_SYSCON_KEYTCHCLKDIV	EP93XX_SYSCON_REG(0x90)</span>
<span class="cp">#define EP93XX_SYSCON_KEYTCHCLKDIV_TSEN	(1&lt;&lt;31)</span>
<span class="cp">#define EP93XX_SYSCON_KEYTCHCLKDIV_ADIV	(1&lt;&lt;16)</span>
<span class="cp">#define EP93XX_SYSCON_KEYTCHCLKDIV_KEN	(1&lt;&lt;15)</span>
<span class="cp">#define EP93XX_SYSCON_KEYTCHCLKDIV_KDIV	(1&lt;&lt;0)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG		EP93XX_SYSCON_REG(0x9c)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_REV_MASK	(0xf0000000)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_REV_SHIFT	(28)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_SBOOT	(1&lt;&lt;8)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_LCSN7	(1&lt;&lt;7)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_LCSN6	(1&lt;&lt;6)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_LASDO	(1&lt;&lt;5)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_LEEDA	(1&lt;&lt;4)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_LEECLK	(1&lt;&lt;3)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_LCSN2	(1&lt;&lt;1)</span>
<span class="cp">#define EP93XX_SYSCON_SYSCFG_LCSN1	(1&lt;&lt;0)</span>
<span class="cp">#define EP93XX_SYSCON_SWLOCK		EP93XX_SYSCON_REG(0xc0)</span>

<span class="cm">/* EP93xx System Controller software locked register write */</span>
<span class="kt">void</span> <span class="n">ep93xx_syscon_swlocked_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ep93xx_devcfg_set_clear</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set_bits</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clear_bits</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ep93xx_devcfg_set_bits</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ep93xx_devcfg_set_clear</span><span class="p">(</span><span class="n">bits</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ep93xx_devcfg_clear_bits</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ep93xx_devcfg_set_clear</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* _EP93XX_SOC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
