# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/imports/new/16_bit_reg.vhd" \
"../../../../Assignment2.srcs/reg16_sim/new/reg16_tb.vhd" \

# Do not sort compile order
nosort
