

================================================================
== Vivado HLS Report for 'image_processor'
================================================================
* Date:           Sat Jul  4 10:35:19 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+---------+----------+
    |     Latency    |    Interval   | Pipeline |
    | min |    max   | min |   max   |   Type   |
    +-----+----------+-----+---------+----------+
    |  166|  10414457|   82|  2088722| dataflow |
    +-----+----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
:32  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
:33  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
:34  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
:37  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
:40  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
:43  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
:46  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
:49  %img_1_data_stream_2_V = alloca i8, align 1

ST_1: img_2_data_stream_0_V [1/1] 0.00ns
:52  %img_2_data_stream_0_V = alloca i8, align 1

ST_1: img_2_data_stream_1_V [1/1] 0.00ns
:55  %img_2_data_stream_1_V = alloca i8, align 1

ST_1: img_2_data_stream_2_V [1/1] 0.00ns
:58  %img_2_data_stream_2_V = alloca i8, align 1

ST_1: img_3_data_stream_0_V [1/1] 0.00ns
:61  %img_3_data_stream_0_V = alloca i8, align 1

ST_1: img_3_data_stream_1_V [1/1] 0.00ns
:64  %img_3_data_stream_1_V = alloca i8, align 1

ST_1: img_3_data_stream_2_V [1/1] 0.00ns
:67  %img_3_data_stream_2_V = alloca i8, align 1

ST_1: call_ret [1/1] 0.00ns
:77  %call_ret = call fastcc { i12, i12, i12, i12 } @init(i32 %rows_read, i32 %cols_read)

ST_1: img_0_rows_V [1/1] 0.00ns
:78  %img_0_rows_V = extractvalue { i12, i12, i12, i12 } %call_ret, 0

ST_1: img_0_rows_V_channel9 [1/1] 0.00ns
:79  %img_0_rows_V_channel9 = extractvalue { i12, i12, i12, i12 } %call_ret, 1

ST_1: img_0_cols_V [1/1] 0.00ns
:80  %img_0_cols_V = extractvalue { i12, i12, i12, i12 } %call_ret, 2

ST_1: img_0_cols_V_channel [1/1] 0.00ns
:81  %img_0_cols_V_channel = extractvalue { i12, i12, i12, i12 } %call_ret, 3

ST_1: stg_30 [2/2] 0.00ns
:91  call fastcc void @"AXIvideo2Mat<32,1080,1920,32>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_31 [1/2] 0.00ns
:91  call fastcc void @"AXIvideo2Mat<32,1080,1920,32>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_32 [2/2] 0.00ns
:92  call fastcc void @"CvtColor<0,32,32,1080,1920>"(i12 %img_0_rows_V_channel9, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: stg_33 [1/2] 0.00ns
:92  call fastcc void @"CvtColor<0,32,32,1080,1920>"(i12 %img_0_rows_V_channel9, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 0.00ns
ST_5: call_ret1 [1/1] 0.00ns
:82  %call_ret1 = call fastcc { i12, i12 } @init.1(i32 %rows_read, i32 %cols_read)

ST_5: img_1_rows_V [1/1] 0.00ns
:83  %img_1_rows_V = extractvalue { i12, i12 } %call_ret1, 0

ST_5: img_1_cols_V [1/1] 0.00ns
:84  %img_1_cols_V = extractvalue { i12, i12 } %call_ret1, 1

ST_5: call_ret2 [1/1] 0.00ns
:85  %call_ret2 = call fastcc { i12, i12 } @init.2(i32 %rows_read, i32 %cols_read)

ST_5: img_2_rows_V [1/1] 0.00ns
:86  %img_2_rows_V = extractvalue { i12, i12 } %call_ret2, 0

ST_5: img_2_cols_V [1/1] 0.00ns
:87  %img_2_cols_V = extractvalue { i12, i12 } %call_ret2, 1

ST_5: call_ret3 [1/1] 0.00ns
:88  %call_ret3 = call fastcc { i12, i12 } @init.3(i32 %rows_read, i32 %cols_read)

ST_5: img_3_rows_V [1/1] 0.00ns
:89  %img_3_rows_V = extractvalue { i12, i12 } %call_ret3, 0

ST_5: img_3_cols_V [1/1] 0.00ns
:90  %img_3_cols_V = extractvalue { i12, i12 } %call_ret3, 1

ST_5: stg_43 [2/2] 0.00ns
:93  call fastcc void @Sobel(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V)


 <State 6>: 0.00ns
ST_6: stg_44 [1/2] 0.00ns
:93  call fastcc void @Sobel(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V)


 <State 7>: 1.84ns
ST_7: stg_45 [2/2] 1.84ns
:94  call fastcc void @"Erode<32,32,1080,1920>"(i12 %img_2_rows_V, i12 %img_2_cols_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V)


 <State 8>: 0.00ns
ST_8: stg_46 [1/2] 0.00ns
:94  call fastcc void @"Erode<32,32,1080,1920>"(i12 %img_2_rows_V, i12 %img_2_cols_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V)


 <State 9>: 1.84ns
ST_9: stg_47 [2/2] 1.84ns
:95  call fastcc void @"Mat2AXIvideo<32,1080,1920,32>"(i12 %img_3_rows_V, i12 %img_3_cols_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)


 <State 10>: 0.00ns
ST_10: stg_48 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1808) nounwind

ST_10: stg_49 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_data_V), !map !7

ST_10: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_V_keep_V), !map !11

ST_10: stg_51 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_V_strb_V), !map !15

ST_10: stg_52 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_user_V), !map !19

ST_10: stg_53 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !23

ST_10: stg_54 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_id_V), !map !27

ST_10: stg_55 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_dest_V), !map !31

ST_10: stg_56 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_data_V), !map !35

ST_10: stg_57 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_V_keep_V), !map !39

ST_10: stg_58 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_V_strb_V), !map !43

ST_10: stg_59 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_user_V), !map !47

ST_10: stg_60 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !51

ST_10: stg_61 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_id_V), !map !55

ST_10: stg_62 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_dest_V), !map !59

ST_10: stg_63 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_10: stg_64 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_10: empty [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_dest_V, [8 x i8]* @str70, i32 0, i32 0, i32 0, [8 x i8]* @str70)

ST_10: empty_38 [1/1] 0.00ns
:18  %empty_38 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_id_V, [8 x i8]* @str69, i32 0, i32 0, i32 0, [8 x i8]* @str69)

ST_10: empty_39 [1/1] 0.00ns
:19  %empty_39 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_last_V, [8 x i8]* @str68, i32 0, i32 0, i32 0, [8 x i8]* @str68)

ST_10: empty_40 [1/1] 0.00ns
:20  %empty_40 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_user_V, [8 x i8]* @str67, i32 0, i32 0, i32 0, [8 x i8]* @str67)

ST_10: empty_41 [1/1] 0.00ns
:21  %empty_41 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_strb_V, [8 x i8]* @str66, i32 0, i32 0, i32 0, [8 x i8]* @str66)

ST_10: empty_42 [1/1] 0.00ns
:22  %empty_42 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_keep_V, [8 x i8]* @str65, i32 0, i32 0, i32 0, [8 x i8]* @str65)

ST_10: empty_43 [1/1] 0.00ns
:23  %empty_43 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %output_V_data_V, [8 x i8]* @str64, i32 0, i32 0, i32 0, [8 x i8]* @str64)

ST_10: empty_44 [1/1] 0.00ns
:24  %empty_44 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_dest_V, [8 x i8]* @str63, i32 0, i32 0, i32 0, [8 x i8]* @str63)

ST_10: empty_45 [1/1] 0.00ns
:25  %empty_45 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_id_V, [8 x i8]* @str62, i32 0, i32 0, i32 0, [8 x i8]* @str62)

ST_10: empty_46 [1/1] 0.00ns
:26  %empty_46 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_last_V, [8 x i8]* @str61, i32 0, i32 0, i32 0, [8 x i8]* @str61)

ST_10: empty_47 [1/1] 0.00ns
:27  %empty_47 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_user_V, [8 x i8]* @str60, i32 0, i32 0, i32 0, [8 x i8]* @str60)

ST_10: empty_48 [1/1] 0.00ns
:28  %empty_48 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_strb_V, [8 x i8]* @str59, i32 0, i32 0, i32 0, [8 x i8]* @str59)

ST_10: empty_49 [1/1] 0.00ns
:29  %empty_49 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_keep_V, [8 x i8]* @str58, i32 0, i32 0, i32 0, [8 x i8]* @str58)

ST_10: empty_50 [1/1] 0.00ns
:30  %empty_50 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %input_V_data_V, [8 x i8]* @str57, i32 0, i32 0, i32 0, [8 x i8]* @str57)

ST_10: stg_79 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @str) nounwind

ST_10: empty_51 [1/1] 0.00ns
:35  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str117, i32 1, [1 x i8]* @str118, [1 x i8]* @str118, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_10: empty_52 [1/1] 0.00ns
:36  %empty_52 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_0_V, [8 x i8]* @str119, i32 0, i32 0, i32 0, [8 x i8]* @str119)

ST_10: empty_53 [1/1] 0.00ns
:38  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str120, i32 1, [1 x i8]* @str121, [1 x i8]* @str121, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_10: empty_54 [1/1] 0.00ns
:39  %empty_54 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_1_V, [8 x i8]* @str122, i32 0, i32 0, i32 0, [8 x i8]* @str122)

ST_10: empty_55 [1/1] 0.00ns
:41  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str123, i32 1, [1 x i8]* @str124, [1 x i8]* @str124, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_10: empty_56 [1/1] 0.00ns
:42  %empty_56 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_2_V, [8 x i8]* @str125, i32 0, i32 0, i32 0, [8 x i8]* @str125)

ST_10: empty_57 [1/1] 0.00ns
:44  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str126, i32 1, [1 x i8]* @str127, [1 x i8]* @str127, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_10: empty_58 [1/1] 0.00ns
:45  %empty_58 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_0_V, [8 x i8]* @str128, i32 0, i32 0, i32 0, [8 x i8]* @str128)

ST_10: empty_59 [1/1] 0.00ns
:47  %empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str129, i32 1, [1 x i8]* @str130, [1 x i8]* @str130, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_10: empty_60 [1/1] 0.00ns
:48  %empty_60 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_1_V, [8 x i8]* @str131, i32 0, i32 0, i32 0, [8 x i8]* @str131)

ST_10: empty_61 [1/1] 0.00ns
:50  %empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str132, i32 1, [1 x i8]* @str133, [1 x i8]* @str133, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_10: empty_62 [1/1] 0.00ns
:51  %empty_62 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_2_V, [8 x i8]* @str134, i32 0, i32 0, i32 0, [8 x i8]* @str134)

ST_10: empty_63 [1/1] 0.00ns
:53  %empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str135, i32 1, [1 x i8]* @str136, [1 x i8]* @str136, i32 1, i32 1, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_0_V)

ST_10: empty_64 [1/1] 0.00ns
:54  %empty_64 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_0_V, [8 x i8]* @str137, i32 0, i32 0, i32 0, [8 x i8]* @str137)

ST_10: empty_65 [1/1] 0.00ns
:56  %empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str138, i32 1, [1 x i8]* @str139, [1 x i8]* @str139, i32 1, i32 1, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_1_V)

ST_10: empty_66 [1/1] 0.00ns
:57  %empty_66 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_1_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, [8 x i8]* @str140)

ST_10: empty_67 [1/1] 0.00ns
:59  %empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str141, i32 1, [1 x i8]* @str142, [1 x i8]* @str142, i32 1, i32 1, i8* %img_2_data_stream_2_V, i8* %img_2_data_stream_2_V)

ST_10: empty_68 [1/1] 0.00ns
:60  %empty_68 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_2_V, [8 x i8]* @str143, i32 0, i32 0, i32 0, [8 x i8]* @str143)

ST_10: empty_69 [1/1] 0.00ns
:62  %empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str144, i32 1, [1 x i8]* @str145, [1 x i8]* @str145, i32 1, i32 1, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_0_V)

ST_10: empty_70 [1/1] 0.00ns
:63  %empty_70 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_0_V, [8 x i8]* @str146, i32 0, i32 0, i32 0, [8 x i8]* @str146)

ST_10: empty_71 [1/1] 0.00ns
:65  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str147, i32 1, [1 x i8]* @str148, [1 x i8]* @str148, i32 1, i32 1, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_1_V)

ST_10: empty_72 [1/1] 0.00ns
:66  %empty_72 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_1_V, [8 x i8]* @str149, i32 0, i32 0, i32 0, [8 x i8]* @str149)

ST_10: empty_73 [1/1] 0.00ns
:68  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str150, i32 1, [1 x i8]* @str151, [1 x i8]* @str151, i32 1, i32 1, i8* %img_3_data_stream_2_V, i8* %img_3_data_stream_2_V)

ST_10: empty_74 [1/1] 0.00ns
:69  %empty_74 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_2_V, [8 x i8]* @str152, i32 0, i32 0, i32 0, [8 x i8]* @str152)

ST_10: stg_104 [1/1] 0.00ns
:70  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [1 x i8]* @p_str1808, [5 x i8]* @p_str1810, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [25 x i8]* @p_str1811)

ST_10: stg_105 [1/1] 0.00ns
:71  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V, [1 x i8]* @p_str1808, [5 x i8]* @p_str1810, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [26 x i8]* @p_str1812)

ST_10: stg_106 [1/1] 0.00ns
:72  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_10: stg_107 [1/1] 0.00ns
:73  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_10: stg_108 [1/1] 0.00ns
:74  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_10: stg_109 [1/1] 0.00ns
:75  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [10 x i8]* @p_str1815, i32 0, i32 0, i32 0, [1 x i8]* @p_str1808) nounwind

ST_10: stg_110 [1/1] 0.00ns
:76  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [10 x i8]* @p_str1815, i32 0, i32 0, i32 0, [1 x i8]* @p_str1808) nounwind

ST_10: stg_111 [1/2] 0.00ns
:95  call fastcc void @"Mat2AXIvideo<32,1080,1920,32>"(i12 %img_3_rows_V, i12 %img_3_cols_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)

ST_10: stg_112 [1/1] 0.00ns
:96  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
