vhdl work "C:\Users\msp72\Documents\GitHub\ECEC-302-Projects\xilinx_projects\RegisterBankStage4\RBankS1.vhd"
