\hypertarget{stm32f7xx__hal__rcc_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+rcc.h File Reference}
\label{stm32f7xx__hal__rcc_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc.h}}


Header file of R\+CC H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+CC Internal/\+External Oscillator (H\+SE, H\+SI, L\+SE and L\+SI) configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+CC System, A\+HB and A\+PB busses clock configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+T\+Y\+P\+E\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+T\+Y\+P\+E\+\_\+\+H\+SE}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+T\+Y\+P\+E\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+T\+Y\+P\+E\+\_\+\+L\+SE}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+T\+Y\+P\+E\+\_\+\+L\+SI}~((uint32\+\_\+t)0x00000008\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+O\+FF}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+ON}~R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+ON
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+B\+Y\+P\+A\+SS}~((uint32\+\_\+t)(R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+B\+YP $\vert$ R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+E\+ON))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+O\+FF}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+ON}~R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+ON
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+B\+Y\+P\+A\+SS}~((uint32\+\_\+t)(R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+B\+YP $\vert$ R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+ON))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+O\+FF}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+ON}~R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+ON
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+S\+I\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N\+\_\+\+D\+E\+F\+A\+U\+LT}~((uint32\+\_\+t)0x10\+U)         /$\ast$ Default H\+S\+I calibration trimming value $\ast$/
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+I\+\_\+\+O\+FF}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+I\+\_\+\+ON}~R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+S\+I\+ON
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+O\+FF}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+ON}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)0x00000006\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00000008\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SI
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}~R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SE
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+L\+O\+C\+K\+T\+Y\+P\+E\+\_\+\+S\+Y\+S\+C\+LK}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+L\+O\+C\+K\+T\+Y\+P\+E\+\_\+\+H\+C\+LK}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+L\+O\+C\+K\+T\+Y\+P\+E\+\_\+\+P\+C\+L\+K1}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+L\+O\+C\+K\+T\+Y\+P\+E\+\_\+\+P\+C\+L\+K2}~((uint32\+\_\+t)0x00000008\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+H\+SI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+H\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+H\+SE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+L\+L\+C\+LK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+P\+LL}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V1}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V2}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V4}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V8}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V16}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V64}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V64}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V128}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V128}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V256}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V256}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+I\+V512}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+D\+I\+V512}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+D\+I\+V1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V1}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+D\+I\+V2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V2}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+D\+I\+V4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V4}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+D\+I\+V8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V8}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+D\+I\+V16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+D\+I\+V16}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+N\+O\+\_\+\+C\+LK}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE}~((uint32\+\_\+t)0x00000100\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SI}~((uint32\+\_\+t)0x00000200\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+VX}~((uint32\+\_\+t)0x00000300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00020300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V3}~((uint32\+\_\+t)0x00030300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00040300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V5}~((uint32\+\_\+t)0x00050300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)0x00060300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V7}~((uint32\+\_\+t)0x00070300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00080300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V9}~((uint32\+\_\+t)0x00090300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V10}~((uint32\+\_\+t)0x000\+A0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V11}~((uint32\+\_\+t)0x000\+B0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V12}~((uint32\+\_\+t)0x000\+C0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V13}~((uint32\+\_\+t)0x000\+D0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V14}~((uint32\+\_\+t)0x000\+E0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V15}~((uint32\+\_\+t)0x000\+F0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V16}~((uint32\+\_\+t)0x00100300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V17}~((uint32\+\_\+t)0x00110300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V18}~((uint32\+\_\+t)0x00120300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V19}~((uint32\+\_\+t)0x00130300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V20}~((uint32\+\_\+t)0x00140300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V21}~((uint32\+\_\+t)0x00150300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V22}~((uint32\+\_\+t)0x00160300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V23}~((uint32\+\_\+t)0x00170300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V24}~((uint32\+\_\+t)0x00180300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V25}~((uint32\+\_\+t)0x00190300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V26}~((uint32\+\_\+t)0x001\+A0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V27}~((uint32\+\_\+t)0x001\+B0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V28}~((uint32\+\_\+t)0x001\+C0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V29}~((uint32\+\_\+t)0x001\+D0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V30}~((uint32\+\_\+t)0x001\+E0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V31}~((uint32\+\_\+t)0x001\+F0300\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+0}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+1}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK}~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+I2\+S\+C\+LK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+0}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+1}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK}~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+1}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+3}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2}})
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+4}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+R\+E\+\_\+2}})
\item 
\#define {\bfseries R\+C\+C\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+5}~R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+I\+R\+DY}~((uint8\+\_\+t)0x01\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+E\+R\+DY}~((uint8\+\_\+t)0x02\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+I\+R\+DY}~((uint8\+\_\+t)0x04\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+E\+R\+DY}~((uint8\+\_\+t)0x08\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+R\+DY}~((uint8\+\_\+t)0x10\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+I2\+S\+R\+DY}~((uint8\+\_\+t)0x20\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY}~((uint8\+\_\+t)0x40\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+I\+T\+\_\+\+C\+SS}~((uint8\+\_\+t)0x80\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+I\+R\+DY}~((uint8\+\_\+t)0x21\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+E\+R\+DY}~((uint8\+\_\+t)0x31\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+R\+DY}~((uint8\+\_\+t)0x39\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+I2\+S\+R\+DY}~((uint8\+\_\+t)0x3\+B\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+S\+A\+I\+R\+DY}~((uint8\+\_\+t)0x3\+C\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+E\+R\+DY}~((uint8\+\_\+t)0x41\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+I\+R\+DY}~((uint8\+\_\+t)0x61\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+O\+R\+R\+ST}~((uint8\+\_\+t)0x79\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST}~((uint8\+\_\+t)0x7\+A\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST}~((uint8\+\_\+t)0x7\+B\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST}~((uint8\+\_\+t)0x7\+C\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST}~((uint8\+\_\+t)0x7\+D\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST}~((uint8\+\_\+t)0x7\+E\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST}~((uint8\+\_\+t)0x7\+F\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+D\+R\+I\+V\+E\+\_\+\+L\+OW}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+D\+R\+I\+V\+E\+\_\+\+M\+E\+D\+I\+U\+M\+L\+OW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+D\+R\+V\+\_\+1}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+D\+R\+I\+V\+E\+\_\+\+M\+E\+D\+I\+U\+M\+H\+I\+GH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+D\+R\+V\+\_\+0}}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+D\+R\+I\+V\+E\+\_\+\+H\+I\+GH}~R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+D\+RV
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR = 0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+C\+R\+C\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+D\+M\+A1\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+H\+B1\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR = 0x00\+U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+C\+R\+C\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+H\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+R\+S\+T\+R\+\_\+\+D\+M\+A1\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR = 0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+W\+W\+D\+G\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+P\+W\+R\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B1\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR = 0x00\+U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+W\+W\+D\+G\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B1\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+R\+S\+T\+R\+\_\+\+P\+W\+R\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR = 0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+F\+O\+R\+C\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+P\+B2\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR = 0x00\+U)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+R\+E\+S\+ET}()~(R\+CC-\/$>$A\+P\+B2\+R\+S\+TR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+R\+S\+T\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+R\+ST))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A1\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A1\+L\+P\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_gaa3978a2e193b921dc24976880dce7a26}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A1\+L\+P\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+C\+R\+C\+L\+P\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+D\+M\+A1\+L\+P\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN)) == R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN)) != R\+E\+S\+ET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$CR $\vert$= (R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+ON))
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed oscillator (H\+SI). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$CR \&= $\sim$(R\+C\+C\+\_\+\+C\+R\+\_\+\+H\+S\+I\+ON))
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga74c3b20fdb9a7672c50aa97bb46537b1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N\+V\+A\+L\+U\+E\+\_\+\+A\+D\+J\+U\+ST}}(\+\_\+\+\_\+\+H\+S\+I\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N\+V\+A\+L\+U\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (H\+SI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+S\+I\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$C\+SR $\vert$= (R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+S\+I\+ON))
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (L\+SI). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+S\+I\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$C\+SR \&= $\sim$(R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+L\+S\+I\+ON))
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___configuration_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+S\+T\+A\+T\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (H\+SE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+S\+T\+A\+T\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (L\+SE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$B\+D\+CR $\vert$= (R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+EN))
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the R\+TC clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$B\+D\+CR \&= $\sim$(R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+R\+T\+C\+\_\+\+S\+O\+U\+R\+CE}}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$B\+D\+CR, R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL))
\begin{DoxyCompactList}\small\item\em Macro to get the R\+TC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga85dc62f0fcb14981c47d7f7da25e26d6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+R\+T\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$C\+F\+GR, R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+RE) $\vert$ R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL)
\begin{DoxyCompactList}\small\item\em Get the R\+TC and H\+SE clock divider (R\+T\+C\+P\+RE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE}}()~(R\+CC-\/$>$B\+D\+CR $\vert$= (R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+ST))
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+R\+E\+L\+E\+A\+SE}()~(R\+CC-\/$>$B\+D\+CR \&= $\sim$(R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+ST))
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+E\+N\+A\+B\+LE}}()~S\+E\+T\+\_\+\+B\+IT(R\+CC-\/$>$CR, R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+ON)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main P\+LL. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(R\+CC-\/$>$CR, R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+ON)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$P\+L\+L\+C\+F\+GR, R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC, (\+\_\+\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+LL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+P\+L\+L\+M\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$P\+L\+L\+C\+F\+GR, R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LM, (\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+LL multiplication factor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga3927ddd738bac3fe4d99a277e1d5830f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+S\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2S clock source (I2\+S\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+E\+N\+A\+B\+LE}}()~(R\+CC-\/$>$CR $\vert$= (R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+ON))
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the P\+L\+L\+I2S. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$CR \&= $\sim$(R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+I2\+S\+ON))
\item 
\#define \mbox{\hyperlink{group___r_c_c___get___clock__source_ga32f72b8c5b7e97b415867c57f9fafed6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+SW}}, (\+\_\+\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the system clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}}()~(R\+CC-\/$>$C\+F\+GR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+WS}})
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___get___clock__source_ga9e21c193560567cfc3f908d733d9b19b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+D\+R\+I\+V\+E\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+D\+R\+I\+V\+E\+\_\+\+\_\+)~(M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$B\+D\+CR, R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+L\+S\+E\+D\+RV, (uint32\+\_\+t)(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+D\+R\+I\+V\+E\+\_\+\+\_\+) ))
\begin{DoxyCompactList}\small\item\em Macro to configures the External Low Speed oscillator (L\+SE) drive capability. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___get___clock__source_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+P\+L\+L\+\_\+\+O\+S\+C\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(R\+CC-\/$>$P\+L\+L\+C\+F\+GR \& R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as P\+LL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$C\+F\+GR, (R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1 $\vert$ R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O1\+P\+RE), ((\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the M\+C\+O1 clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$C\+F\+GR, (R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2 $\vert$ R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+M\+C\+O2\+P\+RE), ((\+\_\+\+\_\+\+M\+C\+O\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+M\+C\+O\+D\+I\+V\+\_\+\+\_\+) $<$$<$ 3)));
\begin{DoxyCompactList}\small\item\em Macro to configure the M\+C\+O2 clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+B\+Y\+T\+E1\+\_\+\+A\+D\+D\+R\+E\+SS $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable R\+CC interrupt (Perform Byte access to R\+C\+C\+\_\+\+C\+IR\mbox{[}14\+:8\mbox{]} bits to enable the selected interrupts). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+B\+Y\+T\+E1\+\_\+\+A\+D\+D\+R\+E\+SS \&= (uint8\+\_\+t)($\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Disable R\+CC interrupt (Perform Byte access to R\+C\+C\+\_\+\+C\+IR\mbox{[}14\+:8\mbox{]} bits to disable the selected interrupts). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS = (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the R\+CC\textquotesingle{}s interrupt pending bits (Perform Byte access to R\+C\+C\+\_\+\+C\+IR\mbox{[}23\+:16\mbox{]} bits to clear the selected interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+IT}}(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((R\+CC-\/$>$C\+IR \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check the R\+CC\textquotesingle{}s interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+F\+L\+A\+GS}}()~(R\+CC-\/$>$C\+SR $\vert$= R\+C\+C\+\_\+\+C\+S\+R\+\_\+\+R\+M\+VF)
\begin{DoxyCompactList}\small\item\em Set R\+M\+VF bit to clear the reset flags\+: R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST and R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}}~((uint8\+\_\+t)0x1\+F)
\begin{DoxyCompactList}\small\item\em Check R\+CC flag is set or not. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((((((\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) $>$$>$ 5) == 1)? R\+CC-\/$>$CR \+:((((\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) $>$$>$ 5) == 2) ? R\+CC-\/$>$B\+D\+CR \+:((((\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) $>$$>$ 5) == 3)? R\+CC-\/$>$C\+SR \+:R\+CC-\/$>$C\+IR))) \& ((uint32\+\_\+t)1 $<$$<$ ((\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) \& \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}})))!= 0)? 1 \+: 0)
\item 
\#define {\bfseries H\+S\+E\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT
\item 
\#define {\bfseries H\+S\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)2)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries L\+S\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)2)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries P\+L\+L\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)2)    /$\ast$ 2 ms $\ast$/
\item 
\#define {\bfseries C\+L\+O\+C\+K\+S\+W\+I\+T\+C\+H\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)5000) /$\ast$ 5 s $\ast$/
\item 
\#define {\bfseries P\+L\+L\+I2\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~100\+U             /$\ast$ Timeout value fixed to 100 ms $\ast$/
\item 
\#define {\bfseries P\+L\+L\+S\+A\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~100\+U             /$\ast$ Timeout value fixed to 100 ms $\ast$/
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+B\+Y\+T\+E1\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)(R\+C\+C\+\_\+\+B\+A\+SE + 0x0\+C + 0x01))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)(R\+C\+C\+\_\+\+B\+A\+SE + 0x0\+C + 0x02))
\item 
\#define {\bfseries R\+C\+C\+\_\+\+D\+B\+P\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~((uint32\+\_\+t)100)
\item 
\#define {\bfseries R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+T\+Y\+PE}(O\+S\+C\+I\+L\+L\+A\+T\+OR)~((O\+S\+C\+I\+L\+L\+A\+T\+OR) $<$= 15)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+SE}(H\+SE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+L\+SE}(L\+SE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+SI}(H\+SI)~(((H\+SI) == R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+O\+FF) $\vert$$\vert$ ((H\+SI) == R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+ON))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+L\+SI}(L\+SI)~(((L\+SI) == R\+C\+C\+\_\+\+L\+S\+I\+\_\+\+O\+FF) $\vert$$\vert$ ((L\+SI) == R\+C\+C\+\_\+\+L\+S\+I\+\_\+\+ON))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+LL}(P\+LL)~(((P\+LL) == R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+N\+O\+NE) $\vert$$\vert$((P\+LL) == R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+O\+FF) $\vert$$\vert$ ((P\+LL) == R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+ON))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+M\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 63))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((50 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 432))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+P\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+Q\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((2 $<$= (V\+A\+L\+UE)) \&\& ((V\+A\+L\+UE) $<$= 15))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK}(H\+C\+LK)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+L\+O\+C\+K\+T\+Y\+PE}(C\+LK)~((1 $<$= (C\+LK)) \&\& ((C\+LK) $<$= 15))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+P\+C\+LK}(P\+C\+LK)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+CO}(M\+C\+OX)~(((M\+C\+OX) == R\+C\+C\+\_\+\+M\+C\+O1) $\vert$$\vert$ ((M\+C\+OX) == R\+C\+C\+\_\+\+M\+C\+O2))
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O1\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O2\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O\+D\+IV}(D\+IV)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)~((V\+A\+L\+UE) $<$= 0x1\+F)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+D\+R\+I\+VE}(D\+R\+I\+VE)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+De\+Init} (void)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$R\+C\+C\+\_\+\+Osc\+Init\+Struct)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$R\+C\+C\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t F\+Latency)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+C\+O\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+Ox, uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O\+Source, uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O\+Div)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Enable\+C\+SS} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Disable\+C\+SS} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Get\+Sys\+Clock\+Freq} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Get\+H\+C\+L\+K\+Freq} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Get\+P\+C\+L\+K1\+Freq} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Get\+P\+C\+L\+K2\+Freq} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Get\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$R\+C\+C\+\_\+\+Osc\+Init\+Struct)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Get\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$R\+C\+C\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t $\ast$p\+F\+Latency)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+N\+M\+I\+\_\+\+I\+R\+Q\+Handler} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+S\+S\+Callback} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of R\+CC H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 