Sayma
-----
- ARTIQ_EE/PCB_Sayma_AMC is Sayma board housing FPGA
- ARTIQ_EE/PCB_Sayma_RTM is Sayma RTM board housing DACs and ADCs
- ARTIQ_ALTIUM/PCB_mezzanine_clock is DAC clock generation mezzanine
- ARTIQ_ALTIUM/PCB_mezzanine_analog_template is simple test board and template for more complex analog mezzanines 
- ARTIQ_ALTIUM/PCB_mezzanine_analog_allaki is analog mezzanine for base band output and DC-100 kHz input

Metlino
-------
- ARTIQ_EE/PCB_Metlino is Metlino board housing ARTIQ master FPGA
- ARTIQ_EE/PCB_YY is MCH Tongue 1 AMC clock distribution board
- XX is RF backplane clock distibution board  

Note
----
- ARTIQ_EE folder is for designs made with the Mentor Graphics Xpedition Enterprise CAD tool.
- ARTIQ_ALTIUM folder is for designs made with Altium Designer CAD tool.

--------------

The hardware designs for the Sinara device family are distributed under the
CERN Open Hardware Licence v1.2.
