# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mips_final.gen/sources_1/ip/clk_wiz_0" \
"../../../../mips_final.srcs/sim_1/new/io_file.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
