//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__ortho_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__ortho_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<992>;
	.reg .b32 	%r<559>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_113;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f885, 0f3F000000;
	mov.f32 	%f886, %f885;
	@%p5 bra 	BB0_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f263, %r367;
	mov.f32 	%f264, 0f4B800000;
	div.approx.ftz.f32 	%f885, %f263, %f264;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f265, %r369;
	div.approx.ftz.f32 	%f886, %f265, %f264;

BB0_3:
	cvt.rn.f32.s32	%f272, %r110;
	add.ftz.f32 	%f273, %f272, %f885;
	cvt.rn.f32.s32	%f274, %r111;
	add.ftz.f32 	%f275, %f274, %f886;
	cvt.rn.f32.s32	%f276, %r108;
	div.approx.ftz.f32 	%f277, %f273, %f276;
	cvt.rn.f32.s32	%f278, %r109;
	div.approx.ftz.f32 	%f279, %f275, %f278;
	fma.rn.ftz.f32 	%f280, %f277, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f281, %f279, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f282, %f283}, [params+96];
	ld.const.f32 	%f286, [params+104];
	ld.const.v2.f32 	{%f287, %f288}, [params+80];
	fma.rn.ftz.f32 	%f291, %f282, %f280, %f287;
	fma.rn.ftz.f32 	%f292, %f280, %f283, %f288;
	ld.const.f32 	%f293, [params+88];
	fma.rn.ftz.f32 	%f294, %f280, %f286, %f293;
	ld.const.v2.f32 	{%f295, %f296}, [params+112];
	ld.const.f32 	%f299, [params+120];
	fma.rn.ftz.f32 	%f5, %f281, %f295, %f291;
	fma.rn.ftz.f32 	%f6, %f281, %f296, %f292;
	fma.rn.ftz.f32 	%f7, %f281, %f299, %f294;
	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	ld.const.v2.f32 	{%f300, %f301}, [params+176];
	ld.const.f32 	%f302, [params+184];
	neg.ftz.f32 	%f10, %f302;
	mov.f32 	%f303, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f303, %f303};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	neg.ftz.f32 	%f304, %f301;
	neg.ftz.f32 	%f305, %f300;
	mov.f32 	%f306, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f305, %f304, %f10, %f306};
	mov.u32 	%r30, 285212672;
	mov.u32 	%r531, 0;
	st.local.v4.u32 	[%rd18], {%r531, %r531, %r531, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f303, %f303};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f907, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f303, %f303, %f303, %f907};
	st.local.u32 	[%rd2+48], %r531;
	st.local.v4.f32 	[%rd2+116], {%f907, %f907, %f907, %f303};
	st.local.v4.u32 	[%rd2+4], {%r531, %r531, %r373, %r531};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r530, [params+252];
	setp.eq.s32	%p6, %r530, 0;
	mov.u32 	%r532, -1;
	mov.u32 	%r533, %r532;
	mov.f32 	%f908, %f907;
	mov.f32 	%f909, %f907;
	mov.f32 	%f910, %f907;
	mov.f32 	%f911, %f907;
	mov.f32 	%f912, %f907;
	@%p6 bra 	BB0_32;

	ld.const.u64 	%rd3, [params+280];
	ld.const.f32 	%f11, [params+76];
	ld.const.v2.u32 	{%r379, %r530}, [params+248];
	ld.const.v2.f32 	{%f316, %f317}, [params+232];
	mov.u32 	%r14, -1;
	mov.f32 	%f912, 0f00000000;
	ld.const.f32 	%f14, [params+240];
	mov.f32 	%f903, %f303;
	mov.f32 	%f902, %f303;
	mov.f32 	%f901, %f303;
	mov.f32 	%f911, %f912;
	mov.f32 	%f910, %f912;
	mov.f32 	%f909, %f912;
	mov.f32 	%f908, %f912;
	mov.f32 	%f907, %f912;
	mov.u32 	%r533, %r14;
	mov.u32 	%r532, %r14;

BB0_5:
	ld.local.v4.f32 	{%f319, %f320, %f321, %f322}, [%rd2+100];
	neg.ftz.f32 	%f326, %f321;
	neg.ftz.f32 	%f327, %f320;
	neg.ftz.f32 	%f328, %f319;
	st.local.v2.f32 	[%rd2+84], {%f328, %f327};
	st.local.f32 	[%rd2+92], %f326;
	st.local.v2.f32 	[%rd2+132], {%f303, %f303};
	mov.u32 	%r381, 1510874058;
	st.local.u32 	[%rd2+80], %r381;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	mov.f32 	%f896, 0f5A0E1BCA;
	setp.lt.s32	%p7, %r14, 0;
	@%p7 bra 	BB0_10;

	or.b32  	%r382, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r382;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r14, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f330, %f331, %f332, %f333}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f338, %f339, %f340, %f341}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f338, %f339, %f340, %f341};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r14, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f24, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f330, %f331, %f332, %f24};
	st.local.f32 	[%rd2+132], %f333;
	add.s32 	%r383, %r14, -1;
	setp.lt.s32	%p8, %r383, 0;
	@%p8 bra 	BB0_8;

	ld.local.f32 	%f346, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f346;

BB0_8:
	setp.leu.ftz.f32	%p9, %f24, 0f00000000;
	@%p9 bra 	BB0_10;

	ld.local.u32 	%r384, [%rd2];
	mad.lo.s32 	%r385, %r384, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r385;
	and.b32  	%r386, %r385, 16777215;
	cvt.rn.f32.u32	%f348, %r386;
	mov.f32 	%f349, 0f4B800000;
	div.approx.ftz.f32 	%f350, %f348, %f349;
	lg2.approx.ftz.f32 	%f351, %f350;
	mul.ftz.f32 	%f352, %f351, 0fBF317218;
	mul.ftz.f32 	%f896, %f352, %f24;

BB0_10:
	ld.local.v4.f32 	{%f362, %f363, %f364, %f365}, [%rd2+68];
	mov.u32 	%r395, 0;
	mov.u32 	%r391, 1;
	mov.u32 	%r394, 2;
	ld.local.v4.f32 	{%f366, %f367, %f368, %f369}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r396, %rd33;
	cvt.u32.u64	%r397, %rd17;
	mov.u32 	%r399, -1;
	mov.f32 	%f361, 0f00000000;
	// inline asm
	call (%r387, %r388, %r389, %r390), _optix_trace_4, (%rd3, %f362, %f363, %f364, %f366, %f367, %f368, %f11, %f896, %f361, %r391, %r395, %r395, %r394, %r395, %r396, %r397, %r399, %r399);
	// inline asm
	ld.local.u32 	%r400, [%rd2+16];
	add.s32 	%r531, %r400, 1;
	st.local.u32 	[%rd2+16], %r531;
	setp.ne.s32	%p10, %r400, 0;
	@%p10 bra 	BB0_12;

	ld.local.v4.f32 	{%f370, %f371, %f372, %f373}, [%rd2+68];
	add.ftz.f32 	%f907, %f907, %f370;
	add.ftz.f32 	%f908, %f908, %f371;
	add.ftz.f32 	%f909, %f909, %f372;
	mov.u32 	%r532, %r389;
	mov.u32 	%r533, %r390;

BB0_12:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r401, %r27, 4096;
	setp.eq.s32	%p11, %r401, 0;
	@%p11 bra 	BB0_20;

	and.b32  	%r402, %r27, 512;
	setp.eq.s32	%p12, %r402, 0;
	@%p12 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	ld.local.f32 	%f896, [%rd2+80];
	bra.uni 	BB0_17;

BB0_14:
	st.local.f32 	[%rd2+80], %f896;
	ld.local.v4.f32 	{%f377, %f378, %f379, %f380}, [%rd2+100];
	ld.local.v4.f32 	{%f384, %f385, %f386, %f387}, [%rd2+68];
	fma.rn.ftz.f32 	%f391, %f896, %f378, %f385;
	fma.rn.ftz.f32 	%f392, %f896, %f377, %f384;
	st.local.v2.f32 	[%rd2+68], {%f392, %f391};
	fma.rn.ftz.f32 	%f393, %f896, %f379, %f386;
	st.local.f32 	[%rd2+76], %f393;
	setp.lt.u32	%p13, %r531, %r530;
	@%p13 bra 	BB0_17;

	ld.local.v4.f32 	{%f394, %f395, %f396, %f397}, [%rd18];
	add.ftz.f32 	%f401, %f317, %f395;
	add.ftz.f32 	%f402, %f316, %f394;
	st.local.v2.f32 	[%rd18], {%f402, %f401};
	add.ftz.f32 	%f403, %f14, %f396;
	st.local.f32 	[%rd2+-20], %f403;

BB0_17:
	ld.local.v4.f32 	{%f404, %f405, %f406, %f407}, [%rd2+36];
	add.ftz.f32 	%f411, %f404, 0f38D1B717;
	add.ftz.f32 	%f412, %f405, 0f38D1B717;
	add.ftz.f32 	%f413, %f406, 0f38D1B717;
	neg.ftz.f32 	%f414, %f896;
	div.approx.ftz.f32 	%f415, %f414, %f411;
	div.approx.ftz.f32 	%f416, %f414, %f412;
	div.approx.ftz.f32 	%f417, %f414, %f413;
	mul.ftz.f32 	%f418, %f415, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f35, %f418;
	mul.ftz.f32 	%f419, %f416, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f36, %f419;
	mul.ftz.f32 	%f420, %f417, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f37, %f420;
	mul.ftz.f32 	%f901, %f901, %f35;
	mul.ftz.f32 	%f902, %f902, %f36;
	mul.ftz.f32 	%f903, %f903, %f37;
	and.b32  	%r403, %r27, 16777216;
	setp.eq.s32	%p14, %r403, 0;
	@%p14 bra 	BB0_20;

	ld.local.v4.f32 	{%f421, %f422, %f423, %f424}, [%rd2+-12];
	mul.ftz.f32 	%f428, %f36, %f422;
	mul.ftz.f32 	%f429, %f35, %f421;
	st.local.v2.f32 	[%rd2+-12], {%f429, %f428};
	mul.ftz.f32 	%f430, %f37, %f423;
	st.local.f32 	[%rd2+-4], %f430;
	@%p12 bra 	BB0_20;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB0_20:
	ld.local.v4.f32 	{%f431, %f432, %f433, %f434}, [%rd18];
	fma.rn.ftz.f32 	%f910, %f901, %f431, %f910;
	fma.rn.ftz.f32 	%f911, %f902, %f432, %f911;
	fma.rn.ftz.f32 	%f912, %f903, %f433, %f912;
	setp.lt.s32	%p16, %r30, 0;
	@%p16 bra 	BB0_32;

	ld.local.f32 	%f438, [%rd2+32];
	setp.le.ftz.f32	%p17, %f438, 0f00000000;
	@%p17 bra 	BB0_32;

	ld.local.v2.f32 	{%f439, %f440}, [%rd2+20];
	setp.neu.ftz.f32	%p18, %f439, 0f00000000;
	setp.neu.ftz.f32	%p19, %f440, 0f00000000;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB0_24;

	ld.local.f32 	%f441, [%rd2+28];
	setp.eq.ftz.f32	%p21, %f441, 0f00000000;
	@%p21 bra 	BB0_32;

BB0_24:
	mul.ftz.f32 	%f901, %f901, %f439;
	mul.ftz.f32 	%f902, %f902, %f440;
	ld.local.f32 	%f442, [%rd2+28];
	mul.ftz.f32 	%f903, %f903, %f442;
	setp.ge.u32	%p22, %r379, %r531;
	@%p22 bra 	BB0_27;

	max.ftz.f32 	%f443, %f901, %f902;
	max.ftz.f32 	%f52, %f443, %f903;
	ld.local.u32 	%r405, [%rd2];
	mad.lo.s32 	%r406, %r405, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r406;
	and.b32  	%r407, %r406, 16777215;
	cvt.rn.f32.u32	%f444, %r407;
	mov.f32 	%f445, 0f4B800000;
	div.approx.ftz.f32 	%f446, %f444, %f445;
	setp.lt.ftz.f32	%p23, %f52, %f446;
	@%p23 bra 	BB0_32;

	rcp.approx.ftz.f32 	%f447, %f52;
	mul.ftz.f32 	%f901, %f901, %f447;
	mul.ftz.f32 	%f902, %f902, %f447;
	mul.ftz.f32 	%f903, %f903, %f447;

BB0_27:
	and.b32  	%r408, %r30, 288;
	setp.ne.s32	%p24, %r408, 256;
	@%p24 bra 	BB0_31;

	and.b32  	%r409, %r30, 16;
	setp.eq.s32	%p25, %r409, 0;
	@%p25 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_30:
	add.s32 	%r420, %r14, -1;
	max.s32 	%r14, %r420, %r399;
	bra.uni 	BB0_31;

BB0_29:
	add.s32 	%r410, %r14, 1;
	mov.u32 	%r411, 3;
	min.s32 	%r14, %r410, %r411;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r14, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r412, %r413, %r414, %r415}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r412, %r413, %r414, %r415};
	ld.local.v4.f32 	{%f448, %f449, %f450, %f451}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f448, %f449, %f450, %f451};
	ld.local.f32 	%f456, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r14, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f456;

BB0_31:
	setp.lt.u32	%p26, %r531, %r530;
	@%p26 bra 	BB0_5;

BB0_32:
	ld.local.v4.f32 	{%f971, %f972, %f973, %f460}, [%rd2+-12];
	ld.local.v4.f32 	{%f968, %f969, %f970, %f464}, [%rd2+4];
	setp.lt.s32	%p27, %r531, 2;
	@%p27 bra 	BB0_101;

	ld.local.f32 	%f939, [%rd2+96];
	setp.geu.ftz.f32	%p28, %f939, 0f3F800000;
	@%p28 bra 	BB0_101;

	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	mov.f32 	%f468, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f468, %f468};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f305, %f304, %f10, %f306};
	mov.u32 	%r62, 553648128;
	mov.u32 	%r424, 0;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f468, %f468};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f936, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f468, %f468, %f468, %f936};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f936, %f936, %f936, %f468};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p29, %r530, 0;
	@%p29 bra 	BB0_35;

	ld.const.u64 	%rd5, [params+280];
	ld.const.f32 	%f80, [params+76];
	ld.const.v2.u32 	{%r427, %r530}, [params+248];
	ld.const.v2.f32 	{%f478, %f479}, [params+232];
	mov.f32 	%f938, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 553648128;
	ld.const.f32 	%f83, [params+240];
	mov.f32 	%f937, %f938;
	mov.f32 	%f936, %f938;
	mov.f32 	%f929, %f468;
	mov.f32 	%f928, %f468;
	mov.f32 	%f927, %f468;

BB0_37:
	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd2+100];
	neg.ftz.f32 	%f488, %f483;
	neg.ftz.f32 	%f489, %f482;
	neg.ftz.f32 	%f490, %f481;
	st.local.v2.f32 	[%rd2+84], {%f490, %f489};
	st.local.f32 	[%rd2+92], %f488;
	st.local.v2.f32 	[%rd2+132], {%f468, %f468};
	mov.u32 	%r429, 1510874058;
	st.local.u32 	[%rd2+80], %r429;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	mov.f32 	%f922, 0f5A0E1BCA;
	setp.lt.s32	%p30, %r46, 0;
	@%p30 bra 	BB0_42;

	or.b32  	%r430, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r430;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r46, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f492, %f493, %f494, %f495}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f500, %f501, %f502, %f503}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f500, %f501, %f502, %f503};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r46, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f93, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f492, %f493, %f494, %f93};
	st.local.f32 	[%rd2+132], %f495;
	add.s32 	%r431, %r46, -1;
	setp.lt.s32	%p31, %r431, 0;
	@%p31 bra 	BB0_40;

	ld.local.f32 	%f508, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f508;

BB0_40:
	setp.leu.ftz.f32	%p32, %f93, 0f00000000;
	@%p32 bra 	BB0_42;

	ld.local.u32 	%r432, [%rd2];
	mad.lo.s32 	%r433, %r432, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r433;
	and.b32  	%r434, %r433, 16777215;
	cvt.rn.f32.u32	%f510, %r434;
	mov.f32 	%f511, 0f4B800000;
	div.approx.ftz.f32 	%f512, %f510, %f511;
	lg2.approx.ftz.f32 	%f513, %f512;
	mul.ftz.f32 	%f514, %f513, 0fBF317218;
	mul.ftz.f32 	%f922, %f514, %f93;

BB0_42:
	ld.local.v4.f32 	{%f524, %f525, %f526, %f527}, [%rd2+68];
	mov.u32 	%r439, 1;
	mov.u32 	%r442, 2;
	ld.local.v4.f32 	{%f528, %f529, %f530, %f531}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r444, %rd63;
	cvt.u32.u64	%r445, %rd17;
	mov.u32 	%r447, -1;
	mov.f32 	%f523, 0f00000000;
	// inline asm
	call (%r435, %r436, %r437, %r438), _optix_trace_4, (%rd5, %f524, %f525, %f526, %f528, %f529, %f530, %f80, %f922, %f523, %r439, %r424, %r424, %r442, %r424, %r444, %r445, %r447, %r447);
	// inline asm
	ld.local.u32 	%r448, [%rd2+16];
	add.s32 	%r54, %r448, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p33, %r448, 0;
	@%p33 bra 	BB0_44;

	ld.local.v4.f32 	{%f532, %f533, %f534, %f535}, [%rd2+68];
	add.ftz.f32 	%f907, %f907, %f532;
	add.ftz.f32 	%f908, %f908, %f533;
	add.ftz.f32 	%f909, %f909, %f534;
	mov.u32 	%r532, %r437;
	mov.u32 	%r533, %r438;

BB0_44:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r449, %r59, 4096;
	setp.eq.s32	%p34, %r449, 0;
	@%p34 bra 	BB0_52;

	and.b32  	%r450, %r59, 512;
	setp.eq.s32	%p35, %r450, 0;
	@%p35 bra 	BB0_48;
	bra.uni 	BB0_46;

BB0_48:
	ld.local.f32 	%f922, [%rd2+80];
	bra.uni 	BB0_49;

BB0_46:
	st.local.f32 	[%rd2+80], %f922;
	ld.local.v4.f32 	{%f539, %f540, %f541, %f542}, [%rd2+100];
	ld.local.v4.f32 	{%f546, %f547, %f548, %f549}, [%rd2+68];
	fma.rn.ftz.f32 	%f553, %f922, %f540, %f547;
	fma.rn.ftz.f32 	%f554, %f922, %f539, %f546;
	st.local.v2.f32 	[%rd2+68], {%f554, %f553};
	fma.rn.ftz.f32 	%f555, %f922, %f541, %f548;
	st.local.f32 	[%rd2+76], %f555;
	setp.lt.u32	%p36, %r54, %r530;
	@%p36 bra 	BB0_49;

	ld.local.v4.f32 	{%f556, %f557, %f558, %f559}, [%rd18];
	add.ftz.f32 	%f563, %f479, %f557;
	add.ftz.f32 	%f564, %f478, %f556;
	st.local.v2.f32 	[%rd18], {%f564, %f563};
	add.ftz.f32 	%f565, %f83, %f558;
	st.local.f32 	[%rd2+-20], %f565;

BB0_49:
	ld.local.v4.f32 	{%f566, %f567, %f568, %f569}, [%rd2+36];
	add.ftz.f32 	%f573, %f566, 0f38D1B717;
	add.ftz.f32 	%f574, %f567, 0f38D1B717;
	add.ftz.f32 	%f575, %f568, 0f38D1B717;
	neg.ftz.f32 	%f576, %f922;
	div.approx.ftz.f32 	%f577, %f576, %f573;
	div.approx.ftz.f32 	%f578, %f576, %f574;
	div.approx.ftz.f32 	%f579, %f576, %f575;
	mul.ftz.f32 	%f580, %f577, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f104, %f580;
	mul.ftz.f32 	%f581, %f578, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f105, %f581;
	mul.ftz.f32 	%f582, %f579, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f106, %f582;
	mul.ftz.f32 	%f927, %f927, %f104;
	mul.ftz.f32 	%f928, %f928, %f105;
	mul.ftz.f32 	%f929, %f929, %f106;
	and.b32  	%r451, %r59, 16777216;
	setp.eq.s32	%p37, %r451, 0;
	@%p37 bra 	BB0_52;

	ld.local.v4.f32 	{%f583, %f584, %f585, %f586}, [%rd2+-12];
	mul.ftz.f32 	%f590, %f105, %f584;
	mul.ftz.f32 	%f591, %f104, %f583;
	st.local.v2.f32 	[%rd2+-12], {%f591, %f590};
	mul.ftz.f32 	%f592, %f106, %f585;
	st.local.f32 	[%rd2+-4], %f592;
	@%p35 bra 	BB0_52;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB0_52:
	ld.local.v4.f32 	{%f593, %f594, %f595, %f596}, [%rd18];
	fma.rn.ftz.f32 	%f938, %f927, %f593, %f938;
	fma.rn.ftz.f32 	%f937, %f928, %f594, %f937;
	fma.rn.ftz.f32 	%f936, %f929, %f595, %f936;
	setp.lt.s32	%p39, %r62, 0;
	@%p39 bra 	BB0_64;

	ld.local.f32 	%f600, [%rd2+32];
	setp.le.ftz.f32	%p40, %f600, 0f00000000;
	@%p40 bra 	BB0_64;

	ld.local.v2.f32 	{%f601, %f602}, [%rd2+20];
	setp.neu.ftz.f32	%p41, %f601, 0f00000000;
	setp.neu.ftz.f32	%p42, %f602, 0f00000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB0_56;

	ld.local.f32 	%f603, [%rd2+28];
	setp.eq.ftz.f32	%p44, %f603, 0f00000000;
	@%p44 bra 	BB0_64;

BB0_56:
	mul.ftz.f32 	%f927, %f927, %f601;
	mul.ftz.f32 	%f928, %f928, %f602;
	ld.local.f32 	%f604, [%rd2+28];
	mul.ftz.f32 	%f929, %f929, %f604;
	setp.ge.u32	%p45, %r427, %r54;
	@%p45 bra 	BB0_59;

	max.ftz.f32 	%f605, %f927, %f928;
	max.ftz.f32 	%f121, %f605, %f929;
	ld.local.u32 	%r453, [%rd2];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32	%f606, %r455;
	mov.f32 	%f607, 0f4B800000;
	div.approx.ftz.f32 	%f608, %f606, %f607;
	setp.lt.ftz.f32	%p46, %f121, %f608;
	@%p46 bra 	BB0_64;

	rcp.approx.ftz.f32 	%f609, %f121;
	mul.ftz.f32 	%f927, %f927, %f609;
	mul.ftz.f32 	%f928, %f928, %f609;
	mul.ftz.f32 	%f929, %f929, %f609;

BB0_59:
	and.b32  	%r456, %r62, 288;
	setp.ne.s32	%p47, %r456, 256;
	@%p47 bra 	BB0_63;

	and.b32  	%r457, %r62, 16;
	setp.eq.s32	%p48, %r457, 0;
	@%p48 bra 	BB0_62;
	bra.uni 	BB0_61;

BB0_62:
	add.s32 	%r468, %r46, -1;
	max.s32 	%r46, %r468, %r447;
	bra.uni 	BB0_63;

BB0_61:
	add.s32 	%r458, %r46, 1;
	mov.u32 	%r459, 3;
	min.s32 	%r46, %r458, %r459;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r46, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r460, %r461, %r462, %r463}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r460, %r461, %r462, %r463};
	ld.local.v4.f32 	{%f610, %f611, %f612, %f613}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f610, %f611, %f612, %f613};
	ld.local.f32 	%f618, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r46, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f618;

BB0_63:
	setp.lt.u32	%p49, %r54, %r530;
	@%p49 bra 	BB0_37;
	bra.uni 	BB0_64;

BB0_35:
	mov.f32 	%f937, %f936;
	mov.f32 	%f938, %f936;

BB0_64:
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd2+-12];
	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd2+4];
	ld.local.f32 	%f940, [%rd2+96];
	setp.gt.ftz.f32	%p50, %f939, %f940;
	@%p50 bra 	BB0_67;
	bra.uni 	BB0_65;

BB0_67:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f939, %f939, 0f3F000000;
	bra.uni 	BB0_68;

BB0_65:
	setp.geu.ftz.f32	%p51, %f939, %f940;
	@%p51 bra 	BB0_68;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f940, %f940, 0f3F000000;

BB0_68:
	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	mov.f32 	%f630, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f630, %f630};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f305, %f304, %f10, %f306};
	and.b32  	%r473, %r62, 805306368;
	or.b32  	%r96, %r473, 16777216;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f630, %f630};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f964, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f630, %f630, %f630, %f964};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f964, %f964, %f964, %f630};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p52, %r530, 0;
	@%p52 bra 	BB0_69;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f147, [params+76];
	ld.const.v2.u32 	{%r476, %r477}, [params+248];
	ld.const.v2.f32 	{%f640, %f641}, [params+232];
	mov.f32 	%f966, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f150, [params+240];
	mov.f32 	%f965, %f966;
	mov.f32 	%f964, %f966;
	mov.f32 	%f957, %f630;
	mov.f32 	%f956, %f630;
	mov.f32 	%f955, %f630;

BB0_71:
	ld.local.v4.f32 	{%f643, %f644, %f645, %f646}, [%rd2+100];
	neg.ftz.f32 	%f650, %f645;
	neg.ftz.f32 	%f651, %f644;
	neg.ftz.f32 	%f652, %f643;
	st.local.v2.f32 	[%rd2+84], {%f652, %f651};
	st.local.f32 	[%rd2+92], %f650;
	st.local.v2.f32 	[%rd2+132], {%f630, %f630};
	mov.u32 	%r478, 1510874058;
	st.local.u32 	[%rd2+80], %r478;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	mov.f32 	%f950, 0f5A0E1BCA;
	setp.lt.s32	%p53, %r80, 0;
	@%p53 bra 	BB0_76;

	or.b32  	%r479, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r479;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r80, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f662, %f663, %f664, %f665}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f662, %f663, %f664, %f665};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r80, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f160, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f654, %f655, %f656, %f160};
	st.local.f32 	[%rd2+132], %f657;
	add.s32 	%r480, %r80, -1;
	setp.lt.s32	%p54, %r480, 0;
	@%p54 bra 	BB0_74;

	ld.local.f32 	%f670, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f670;

BB0_74:
	setp.leu.ftz.f32	%p55, %f160, 0f00000000;
	@%p55 bra 	BB0_76;

	ld.local.u32 	%r481, [%rd2];
	mad.lo.s32 	%r482, %r481, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r482;
	and.b32  	%r483, %r482, 16777215;
	cvt.rn.f32.u32	%f672, %r483;
	mov.f32 	%f673, 0f4B800000;
	div.approx.ftz.f32 	%f674, %f672, %f673;
	lg2.approx.ftz.f32 	%f675, %f674;
	mul.ftz.f32 	%f676, %f675, 0fBF317218;
	mul.ftz.f32 	%f950, %f676, %f160;

BB0_76:
	ld.local.v4.f32 	{%f686, %f687, %f688, %f689}, [%rd2+68];
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	ld.local.v4.f32 	{%f690, %f691, %f692, %f693}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r493, %rd93;
	cvt.u32.u64	%r494, %rd17;
	mov.u32 	%r496, -1;
	mov.f32 	%f685, 0f00000000;
	// inline asm
	call (%r484, %r485, %r486, %r487), _optix_trace_4, (%rd7, %f686, %f687, %f688, %f690, %f691, %f692, %f147, %f950, %f685, %r488, %r424, %r424, %r491, %r424, %r493, %r494, %r496, %r496);
	// inline asm
	ld.local.u32 	%r497, [%rd2+16];
	add.s32 	%r88, %r497, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p56, %r497, 0;
	@%p56 bra 	BB0_78;

	ld.local.v4.f32 	{%f694, %f695, %f696, %f697}, [%rd2+68];
	add.ftz.f32 	%f907, %f907, %f694;
	add.ftz.f32 	%f908, %f908, %f695;
	add.ftz.f32 	%f909, %f909, %f696;
	mov.u32 	%r532, %r486;
	mov.u32 	%r533, %r487;

BB0_78:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r498, %r93, 4096;
	setp.eq.s32	%p57, %r498, 0;
	@%p57 bra 	BB0_86;

	and.b32  	%r499, %r93, 512;
	setp.eq.s32	%p58, %r499, 0;
	@%p58 bra 	BB0_82;
	bra.uni 	BB0_80;

BB0_82:
	ld.local.f32 	%f950, [%rd2+80];
	bra.uni 	BB0_83;

BB0_80:
	st.local.f32 	[%rd2+80], %f950;
	ld.local.v4.f32 	{%f701, %f702, %f703, %f704}, [%rd2+100];
	ld.local.v4.f32 	{%f708, %f709, %f710, %f711}, [%rd2+68];
	fma.rn.ftz.f32 	%f715, %f950, %f702, %f709;
	fma.rn.ftz.f32 	%f716, %f950, %f701, %f708;
	st.local.v2.f32 	[%rd2+68], {%f716, %f715};
	fma.rn.ftz.f32 	%f717, %f950, %f703, %f710;
	st.local.f32 	[%rd2+76], %f717;
	setp.lt.u32	%p59, %r88, %r477;
	@%p59 bra 	BB0_83;

	ld.local.v4.f32 	{%f718, %f719, %f720, %f721}, [%rd18];
	add.ftz.f32 	%f725, %f641, %f719;
	add.ftz.f32 	%f726, %f640, %f718;
	st.local.v2.f32 	[%rd18], {%f726, %f725};
	add.ftz.f32 	%f727, %f150, %f720;
	st.local.f32 	[%rd2+-20], %f727;

BB0_83:
	ld.local.v4.f32 	{%f728, %f729, %f730, %f731}, [%rd2+36];
	add.ftz.f32 	%f735, %f728, 0f38D1B717;
	add.ftz.f32 	%f736, %f729, 0f38D1B717;
	add.ftz.f32 	%f737, %f730, 0f38D1B717;
	neg.ftz.f32 	%f738, %f950;
	div.approx.ftz.f32 	%f739, %f738, %f735;
	div.approx.ftz.f32 	%f740, %f738, %f736;
	div.approx.ftz.f32 	%f741, %f738, %f737;
	mul.ftz.f32 	%f742, %f739, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f171, %f742;
	mul.ftz.f32 	%f743, %f740, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f172, %f743;
	mul.ftz.f32 	%f744, %f741, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f173, %f744;
	mul.ftz.f32 	%f955, %f955, %f171;
	mul.ftz.f32 	%f956, %f956, %f172;
	mul.ftz.f32 	%f957, %f957, %f173;
	and.b32  	%r500, %r93, 16777216;
	setp.eq.s32	%p60, %r500, 0;
	@%p60 bra 	BB0_86;

	ld.local.v4.f32 	{%f745, %f746, %f747, %f748}, [%rd2+-12];
	mul.ftz.f32 	%f752, %f172, %f746;
	mul.ftz.f32 	%f753, %f171, %f745;
	st.local.v2.f32 	[%rd2+-12], {%f753, %f752};
	mul.ftz.f32 	%f754, %f173, %f747;
	st.local.f32 	[%rd2+-4], %f754;
	@%p58 bra 	BB0_86;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB0_86:
	ld.local.v4.f32 	{%f755, %f756, %f757, %f758}, [%rd18];
	fma.rn.ftz.f32 	%f966, %f955, %f755, %f966;
	fma.rn.ftz.f32 	%f965, %f956, %f756, %f965;
	fma.rn.ftz.f32 	%f964, %f957, %f757, %f964;
	setp.lt.s32	%p62, %r96, 0;
	@%p62 bra 	BB0_98;

	ld.local.f32 	%f762, [%rd2+32];
	setp.le.ftz.f32	%p63, %f762, 0f00000000;
	@%p63 bra 	BB0_98;

	ld.local.v2.f32 	{%f763, %f764}, [%rd2+20];
	setp.neu.ftz.f32	%p64, %f763, 0f00000000;
	setp.neu.ftz.f32	%p65, %f764, 0f00000000;
	or.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB0_90;

	ld.local.f32 	%f765, [%rd2+28];
	setp.eq.ftz.f32	%p67, %f765, 0f00000000;
	@%p67 bra 	BB0_98;

BB0_90:
	mul.ftz.f32 	%f955, %f955, %f763;
	mul.ftz.f32 	%f956, %f956, %f764;
	ld.local.f32 	%f766, [%rd2+28];
	mul.ftz.f32 	%f957, %f957, %f766;
	setp.ge.u32	%p68, %r476, %r88;
	@%p68 bra 	BB0_93;

	max.ftz.f32 	%f767, %f955, %f956;
	max.ftz.f32 	%f188, %f767, %f957;
	ld.local.u32 	%r502, [%rd2];
	mad.lo.s32 	%r503, %r502, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r503;
	and.b32  	%r504, %r503, 16777215;
	cvt.rn.f32.u32	%f768, %r504;
	mov.f32 	%f769, 0f4B800000;
	div.approx.ftz.f32 	%f770, %f768, %f769;
	setp.lt.ftz.f32	%p69, %f188, %f770;
	@%p69 bra 	BB0_98;

	rcp.approx.ftz.f32 	%f771, %f188;
	mul.ftz.f32 	%f955, %f955, %f771;
	mul.ftz.f32 	%f956, %f956, %f771;
	mul.ftz.f32 	%f957, %f957, %f771;

BB0_93:
	and.b32  	%r505, %r96, 288;
	setp.ne.s32	%p70, %r505, 256;
	@%p70 bra 	BB0_97;

	and.b32  	%r506, %r96, 16;
	setp.eq.s32	%p71, %r506, 0;
	@%p71 bra 	BB0_96;
	bra.uni 	BB0_95;

BB0_96:
	add.s32 	%r517, %r80, -1;
	max.s32 	%r80, %r517, %r496;
	bra.uni 	BB0_97;

BB0_95:
	add.s32 	%r507, %r80, 1;
	mov.u32 	%r508, 3;
	min.s32 	%r80, %r507, %r508;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r80, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r509, %r510, %r511, %r512}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r509, %r510, %r511, %r512};
	ld.local.v4.f32 	{%f772, %f773, %f774, %f775}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f772, %f773, %f774, %f775};
	ld.local.f32 	%f780, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r80, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f780;

BB0_97:
	setp.lt.u32	%p72, %r88, %r477;
	@%p72 bra 	BB0_71;
	bra.uni 	BB0_98;

BB0_69:
	mov.f32 	%f965, %f964;
	mov.f32 	%f966, %f964;

BB0_98:
	ld.local.f32 	%f967, [%rd2+96];
	setp.eq.ftz.f32	%p73, %f939, %f940;
	@%p73 bra 	BB0_100;

	mul.ftz.f32 	%f967, %f967, 0f3F000000;
	st.local.f32 	[%rd2+96], %f967;

BB0_100:
	add.ftz.f32 	%f781, %f939, %f940;
	add.ftz.f32 	%f782, %f781, %f967;
	rcp.approx.ftz.f32 	%f783, %f782;
	mul.ftz.f32 	%f784, %f938, %f940;
	fma.rn.ftz.f32 	%f785, %f910, %f939, %f784;
	mul.ftz.f32 	%f786, %f937, %f940;
	fma.rn.ftz.f32 	%f787, %f911, %f939, %f786;
	mul.ftz.f32 	%f788, %f936, %f940;
	fma.rn.ftz.f32 	%f789, %f912, %f939, %f788;
	fma.rn.ftz.f32 	%f790, %f966, %f967, %f785;
	fma.rn.ftz.f32 	%f791, %f965, %f967, %f787;
	fma.rn.ftz.f32 	%f792, %f964, %f967, %f789;
	mul.ftz.f32 	%f910, %f783, %f790;
	mul.ftz.f32 	%f911, %f783, %f791;
	mul.ftz.f32 	%f912, %f783, %f792;
	mul.ftz.f32 	%f793, %f619, %f940;
	mul.ftz.f32 	%f794, %f620, %f940;
	mul.ftz.f32 	%f795, %f621, %f940;
	fma.rn.ftz.f32 	%f796, %f971, %f939, %f793;
	fma.rn.ftz.f32 	%f797, %f972, %f939, %f794;
	fma.rn.ftz.f32 	%f798, %f973, %f939, %f795;
	ld.local.v4.f32 	{%f799, %f800, %f801, %f802}, [%rd2+-12];
	fma.rn.ftz.f32 	%f806, %f967, %f799, %f796;
	fma.rn.ftz.f32 	%f807, %f967, %f800, %f797;
	fma.rn.ftz.f32 	%f808, %f967, %f801, %f798;
	mul.ftz.f32 	%f971, %f783, %f806;
	mul.ftz.f32 	%f972, %f783, %f807;
	mul.ftz.f32 	%f973, %f783, %f808;
	mul.ftz.f32 	%f809, %f623, %f940;
	mul.ftz.f32 	%f810, %f624, %f940;
	mul.ftz.f32 	%f811, %f625, %f940;
	fma.rn.ftz.f32 	%f812, %f968, %f939, %f809;
	fma.rn.ftz.f32 	%f813, %f969, %f939, %f810;
	fma.rn.ftz.f32 	%f814, %f970, %f939, %f811;
	ld.local.v4.f32 	{%f815, %f816, %f817, %f818}, [%rd2+4];
	fma.rn.ftz.f32 	%f822, %f967, %f815, %f812;
	fma.rn.ftz.f32 	%f823, %f967, %f816, %f813;
	fma.rn.ftz.f32 	%f824, %f967, %f817, %f814;
	mul.ftz.f32 	%f968, %f783, %f822;
	mul.ftz.f32 	%f969, %f783, %f823;
	mul.ftz.f32 	%f970, %f783, %f824;
	mul.ftz.f32 	%f907, %f907, 0f3EAAAAAB;
	mul.ftz.f32 	%f908, %f908, 0f3EAAAAAB;
	mul.ftz.f32 	%f909, %f909, 0f3EAAAAAB;

BB0_101:
	mul.ftz.f32 	%f829, %f969, %f969;
	fma.rn.ftz.f32 	%f830, %f968, %f968, %f829;
	fma.rn.ftz.f32 	%f831, %f970, %f970, %f830;
	rsqrt.approx.ftz.f32 	%f832, %f831;
	mul.ftz.f32 	%f228, %f968, %f832;
	mul.ftz.f32 	%f229, %f969, %f832;
	mul.ftz.f32 	%f230, %f970, %f832;
	abs.ftz.f32 	%f833, %f910;
	setp.gtu.ftz.f32	%p74, %f833, 0f7F800000;
	abs.ftz.f32 	%f834, %f911;
	setp.gtu.ftz.f32	%p75, %f834, 0f7F800000;
	or.pred  	%p76, %p74, %p75;
	abs.ftz.f32 	%f835, %f912;
	setp.gtu.ftz.f32	%p77, %f835, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	setp.eq.ftz.f32	%p79, %f833, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f834, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f835, 0f7F800000;
	or.pred  	%p1, %p82, %p83;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p84, %r104, 0;
	mov.f32 	%f980, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f981, %f980;
	mov.f32 	%f982, %f980;
	mov.f32 	%f983, %f980;
	@%p84 bra 	BB0_103;

	cvt.u64.u32	%rd135, %r105;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f980, %f981, %f982, %f983}, [%rd111];

BB0_103:
	cvt.u64.u32	%rd136, %r105;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f840, 0f00000000, %f910, %p1;
	selp.f32	%f841, 0f00000000, %f911, %p1;
	selp.f32	%f842, 0f00000000, %f912, %p1;
	selp.f32	%f843, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f844, %f843, %f983;
	add.ftz.f32 	%f845, %f842, %f982;
	add.ftz.f32 	%f846, %f841, %f981;
	add.ftz.f32 	%f847, %f840, %f980;
	st.global.v4.f32 	[%rd114], {%f847, %f846, %f845, %f844};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p85, %rd11, 0;
	@%p85 bra 	BB0_107;

	abs.ftz.f32 	%f852, %f971;
	setp.gtu.ftz.f32	%p87, %f852, 0f7F800000;
	abs.ftz.f32 	%f853, %f972;
	setp.gtu.ftz.f32	%p88, %f853, 0f7F800000;
	or.pred  	%p89, %p87, %p88;
	abs.ftz.f32 	%f854, %f973;
	setp.gtu.ftz.f32	%p90, %f854, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.eq.ftz.f32	%p92, %f852, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f853, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f854, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	selp.f32	%f239, 0f00000000, %f971, %p97;
	selp.f32	%f240, 0f00000000, %f972, %p97;
	selp.f32	%f241, 0f00000000, %f973, %p97;
	mov.f32 	%f984, 0f00000000;
	mov.f32 	%f985, %f984;
	mov.f32 	%f986, %f984;
	mov.f32 	%f987, %f984;
	@%p84 bra 	BB0_106;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f984, %f985, %f986, %f858}, [%rd117];
	add.ftz.f32 	%f987, %f858, 0f00000000;

BB0_106:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f860, %f241, %f986;
	add.ftz.f32 	%f861, %f240, %f985;
	add.ftz.f32 	%f862, %f239, %f984;
	st.global.v4.f32 	[%rd120], {%f862, %f861, %f860, %f987};

BB0_107:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p98, %rd12, 0;
	@%p98 bra 	BB0_111;

	abs.ftz.f32 	%f867, %f228;
	setp.gtu.ftz.f32	%p100, %f867, 0f7F800000;
	abs.ftz.f32 	%f868, %f229;
	setp.gtu.ftz.f32	%p101, %f868, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	abs.ftz.f32 	%f869, %f230;
	setp.gtu.ftz.f32	%p103, %f869, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f867, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f868, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f869, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	selp.f32	%f250, 0f00000000, %f228, %p110;
	selp.f32	%f251, 0f00000000, %f229, %p110;
	selp.f32	%f252, 0f00000000, %f230, %p110;
	mov.f32 	%f988, 0f00000000;
	mov.f32 	%f989, %f988;
	mov.f32 	%f990, %f988;
	mov.f32 	%f991, %f988;
	@%p84 bra 	BB0_110;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f988, %f989, %f990, %f873}, [%rd123];
	add.ftz.f32 	%f991, %f873, 0f00000000;

BB0_110:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f875, %f252, %f990;
	add.ftz.f32 	%f876, %f251, %f989;
	add.ftz.f32 	%f877, %f250, %f988;
	st.global.v4.f32 	[%rd126], {%f877, %f876, %f875, %f991};

BB0_111:
	setp.lt.u64	%p111, %rd9, 4294967296;
	@%p111 bra 	BB0_113;

	not.b32 	%r519, %r111;
	add.s32 	%r520, %r109, %r519;
	mad.lo.s32 	%r521, %r520, %r108, %r110;
	sub.ftz.f32 	%f878, %f907, %f5;
	sub.ftz.f32 	%f879, %f908, %f6;
	mul.ftz.f32 	%f880, %f879, %f879;
	fma.rn.ftz.f32 	%f881, %f878, %f878, %f880;
	sub.ftz.f32 	%f882, %f909, %f7;
	fma.rn.ftz.f32 	%f883, %f882, %f882, %f881;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r521, 16;
	add.s64 	%rd130, %rd128, %rd129;
	sqrt.approx.ftz.f32 	%f884, %f883;
	st.global.v4.f32 	[%rd130], {%f907, %f908, %f909, %f884};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r521, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r532, %r533};

BB0_113:
	ret;
}


