# RV32I Single Cycle Logisim Simulation

## **Description**
This repository contains RISC-V Single Cycle 32 Bit Processor simulation on Logic Simulator called [Logisim.](http://www.cburch.com/logisim/download.html) This circuit contains 32 bit ALU, 32 bit Data Bus, 16KB ROM/RAM, 12 Bit Address Bus for both RAM  MAR(memory address register). Register File contains 32 Registers with data width of 32 bits. Troubleshooting codes used to verify all the circuit components.

## **Componenents**
- ALU
- Register File
- Memory Address Register
- Immediate Generation
- Control Unit
   - Type Decode
   - Control Decode
- RAM
- Branch Circuit
- Program Counter

## **Reference Material**
- Book [David_A._Patterson,_John_L._Hennessy](https://drive.google.com/file/d/1zJ5JT1A-pmruRShfD6ikY52tFlcvrdYB/view?usp=sharing)
- Online RV32I Simulator [Venus](https://venus.cs61c.org/)

## **Under The Guidance Of**
- [Zeeshan Raffique](https://github.com/zeeshanrafique23)
- [Sajjad Ahmed](https://github.com/sajjadahmed677)

## **Circuit SnapShot**
![RV32I Logisim Snapshot](images/main.png)

>_The quieter you become, the more you are able to hear._


