{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676417099112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676417099118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 15:24:59 2023 " "Processing started: Tue Feb 14 15:24:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676417099118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676417099118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinaryAddSub -c BinaryAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinaryAddSub -c BinaryAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676417099118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676417099609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676417099609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_adder-a " "Found design unit 1: bin_adder-a" {  } { { "BinaryAddSub.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/Lab2_bin_add_sub/BinaryAddSub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676417105447 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_adder " "Found entity 1: bin_adder" {  } { { "BinaryAddSub.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/Lab2_bin_add_sub/BinaryAddSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676417105447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676417105447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_add_sub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bin_add_sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bin_add_sub " "Found entity 1: bin_add_sub" {  } { { "bin_add_sub.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/Lab2_bin_add_sub/bin_add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676417105451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676417105451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryaddsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binaryaddsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryAddSub " "Found entity 1: BinaryAddSub" {  } { { "BinaryAddSub.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/Lab2_bin_add_sub/BinaryAddSub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676417105454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676417105454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BinaryAddSub " "Elaborating entity \"BinaryAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676417105484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_adder bin_adder:inst " "Elaborating entity \"bin_adder\" for hierarchy \"bin_adder:inst\"" {  } { { "BinaryAddSub.bdf" "inst" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/Lab2_bin_add_sub/BinaryAddSub.bdf" { { 408 864 1040 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676417105489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:U3 " "Elaborating entity \"74374b\" for hierarchy \"74374b:U3\"" {  } { { "BinaryAddSub.bdf" "U3" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/Lab2_bin_add_sub/BinaryAddSub.bdf" { { 328 656 792 408 "U3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676417105512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:U3 " "Elaborated megafunction instantiation \"74374b:U3\"" {  } { { "BinaryAddSub.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 2/Lab2_bin_add_sub/BinaryAddSub.bdf" { { 328 656 792 408 "U3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676417105513 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|49 " "Converted tri-state buffer \"74374b:U03\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|48 " "Converted tri-state buffer \"74374b:U03\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|47 " "Converted tri-state buffer \"74374b:U03\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|46 " "Converted tri-state buffer \"74374b:U03\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|45 " "Converted tri-state buffer \"74374b:U03\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|44 " "Converted tri-state buffer \"74374b:U03\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|43 " "Converted tri-state buffer \"74374b:U03\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U03\|41 " "Converted tri-state buffer \"74374b:U03\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|49 " "Converted tri-state buffer \"74374b:U3\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|48 " "Converted tri-state buffer \"74374b:U3\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|47 " "Converted tri-state buffer \"74374b:U3\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|46 " "Converted tri-state buffer \"74374b:U3\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|45 " "Converted tri-state buffer \"74374b:U3\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|44 " "Converted tri-state buffer \"74374b:U3\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|43 " "Converted tri-state buffer \"74374b:U3\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U3\|41 " "Converted tri-state buffer \"74374b:U3\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1676417105673 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1676417105673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676417105828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676417106008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676417106008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676417106030 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676417106030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676417106030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676417106030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676417106039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 15:25:06 2023 " "Processing ended: Tue Feb 14 15:25:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676417106039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676417106039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676417106039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676417106039 ""}
