#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May  7 04:00:10 2022
# Process ID: 28716
# Current directory: C:/Users/catch/Desktop/project_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21624 C:\Users\catch\Desktop\project_bram\project.xpr
# Log file: C:/Users/catch/Desktop/project_bram/vivado.log
# Journal file: C:/Users/catch/Desktop/project_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/catch/Desktop/project_bram/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1134.156 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'addrb' [C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/global_buffer.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'addrb' [C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/global_buffer.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'addrb' [C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/global_buffer.v:92]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controls_behav -key {Behavioral:sim_1:Functional:tb_controls} -tclbatch {tb_controls.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controls.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
Block Memory Generator module tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178580000, Instance: tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178644000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178708000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178900000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178964000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179028000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179092000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179220000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179284000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179348000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179412000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179476000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179540000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179604000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179668000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179732000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179796000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179860000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179924000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179988000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180052000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180116000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180180000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180244000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180372000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180500000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180564000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 575970000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576034000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576098000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576162000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576226000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576290000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576354000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576418000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576482000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576546000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576610000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576674000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576738000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576802000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576866000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576930000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576994000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577058000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577122000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577186000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577250000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577314000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577378000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577442000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577506000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577570000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577634000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577698000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577762000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577826000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577890000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973296000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973360000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973424000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973488000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973552000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973616000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973680000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973744000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973808000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973872000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973936000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974000000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974064000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974128000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974192000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974256000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974320000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974384000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974448000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974512000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974576000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974640000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974704000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974768000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974832000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974896000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974960000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975024000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975088000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975152000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975216000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370622000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370686000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370750000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370814000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370878000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370942000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371006000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371070000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371134000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371198000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371262000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371326000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371390000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371454000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371518000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371582000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371646000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371710000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371774000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371838000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371902000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371966000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372030000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372094000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372158000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372222000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372286000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372350000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372414000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372478000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372542000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 1767902 ns : File "C:/Users/catch/Desktop/project_bram/project.srcs/sim_1/new/tb_controls.v" Line 222
run: Time (s): cpu = 00:00:59 ; elapsed = 00:02:40 . Memory (MB): peak = 1164.355 ; gain = 30.199
xsim: Time (s): cpu = 00:01:15 ; elapsed = 00:02:47 . Memory (MB): peak = 1164.355 ; gain = 30.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controls_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:01:18 ; elapsed = 00:02:55 . Memory (MB): peak = 1164.355 ; gain = 30.199
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1190.020 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'addrb' [C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/global_buffer.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'addrb' [C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/global_buffer.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'addrb' [C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/global_buffer.v:92]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178580000, Instance: tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178644000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178708000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178900000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178964000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179028000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179092000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179220000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179284000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179348000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179412000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179476000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179540000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179604000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179668000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179732000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179796000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179860000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179924000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179988000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180052000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180116000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180180000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180244000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180372000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180500000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180564000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 575970000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576034000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576098000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576162000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576226000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576290000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576354000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576418000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576482000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576546000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576610000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576674000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576738000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576802000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576866000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576930000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576994000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577058000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577122000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577186000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577250000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577314000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577378000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577442000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577506000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577570000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577634000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577698000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577762000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577826000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577890000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973296000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973360000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973424000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973488000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973552000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973616000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973680000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973744000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973808000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973872000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973936000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974000000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974064000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974128000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974192000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974256000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974320000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974384000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974448000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974512000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974576000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974640000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974704000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974768000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974832000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974896000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974960000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975024000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975088000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975152000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975216000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370622000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370686000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370750000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370814000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370878000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370942000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371006000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371070000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371134000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371198000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371262000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371326000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371390000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371454000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371518000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371582000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371646000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371710000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371774000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371838000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371902000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371966000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372030000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372094000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372158000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372222000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372286000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372350000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372414000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372478000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372542000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 1767902 ns : File "C:/Users/catch/Desktop/project_bram/project.srcs/sim_1/new/tb_controls.v" Line 222
run: Time (s): cpu = 00:01:00 ; elapsed = 00:02:34 . Memory (MB): peak = 1219.492 ; gain = 29.473
relaunch_xsim_kernel: Time (s): cpu = 00:01:01 ; elapsed = 00:02:36 . Memory (MB): peak = 1219.492 ; gain = 29.473
relaunch_sim: Time (s): cpu = 00:01:03 ; elapsed = 00:02:48 . Memory (MB): peak = 1219.492 ; gain = 29.473
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_bram/project.srcs/sim_1/new/tb_controls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controls
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1224.453 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_bram/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.systolic_row(OUTPUT_DATA_WIDTH=3...
Compiling module xil_defaultlib.systolic(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_controls
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controls_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1224.453 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178580000, Instance: tb_controls.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178644000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178708000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178900000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178964000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179028000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179092000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179220000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179284000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179348000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179412000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179476000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179540000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179604000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179668000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179732000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179796000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179860000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179924000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179988000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180052000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180116000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180180000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180244000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180372000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180500000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180564000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 181024000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 575970000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576034000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576098000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576162000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576226000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576290000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576354000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576418000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576482000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576546000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576610000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576674000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576738000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576802000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576866000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576930000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 576994000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577058000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577122000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577186000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577250000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577314000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577378000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577442000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577506000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577570000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577634000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577698000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577762000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577826000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 577890000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973296000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973360000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973424000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973488000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973552000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973616000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973680000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973744000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973808000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973872000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 973936000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974000000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974064000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974128000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974192000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974256000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974320000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974384000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974448000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974512000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974576000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974640000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974704000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974768000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974832000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974896000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 974960000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975024000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975088000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975152000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 975216000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370622000, Instance: tb_controls.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370686000, Instance: tb_controls.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370750000, Instance: tb_controls.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370814000, Instance: tb_controls.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370878000, Instance: tb_controls.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1370942000, Instance: tb_controls.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371006000, Instance: tb_controls.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371070000, Instance: tb_controls.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371134000, Instance: tb_controls.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371198000, Instance: tb_controls.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371262000, Instance: tb_controls.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371326000, Instance: tb_controls.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371390000, Instance: tb_controls.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371454000, Instance: tb_controls.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371518000, Instance: tb_controls.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371582000, Instance: tb_controls.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371646000, Instance: tb_controls.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371710000, Instance: tb_controls.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371774000, Instance: tb_controls.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371838000, Instance: tb_controls.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371902000, Instance: tb_controls.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1371966000, Instance: tb_controls.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372030000, Instance: tb_controls.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372094000, Instance: tb_controls.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372158000, Instance: tb_controls.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372222000, Instance: tb_controls.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372286000, Instance: tb_controls.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372350000, Instance: tb_controls.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372414000, Instance: tb_controls.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372478000, Instance: tb_controls.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1372542000, Instance: tb_controls.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 1767902 ns : File "C:/Users/catch/Desktop/project_bram/project.srcs/sim_1/new/tb_controls.v" Line 222
run: Time (s): cpu = 00:01:15 ; elapsed = 00:02:45 . Memory (MB): peak = 1254.250 ; gain = 29.797
relaunch_xsim_kernel: Time (s): cpu = 00:01:16 ; elapsed = 00:02:46 . Memory (MB): peak = 1254.250 ; gain = 29.797
relaunch_sim: Time (s): cpu = 00:01:18 ; elapsed = 00:03:03 . Memory (MB): peak = 1254.250 ; gain = 29.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  7 04:20:18 2022...
