Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 25 16:23:32 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_timing_summary_routed.rpt -pb ARMSOC_TOP_timing_summary_routed.pb -rpx ARMSOC_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.649        0.000                      0                13671        0.057        0.000                      0                13671        3.000        0.000                       0                  5992  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M      {0.000 5.000}      10.000          100.000         
dbg_tck_pin             {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M_1    {0.000 5.000}      10.000          100.000         
u_clk_25M/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_25M_1    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25M_1    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_50M           11.546        0.000                      0                   99        0.171        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M                                                                                                                                                        7.845        0.000                       0                     3  
dbg_tck_pin                  17.177        0.000                      0                  444        0.106        0.000                      0                  444       19.500        0.000                       0                   328  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_50M_1         11.548        0.000                      0                   99        0.171        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M_1                                                                                                                                                      7.845        0.000                       0                     3  
u_clk_25M/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_25M_1          7.649        0.000                      0                 9513        0.057        0.000                      0                 9513       18.750        0.000                       0                  5601  
  clkfbout_clk_25M_1                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_50M_1  clk_out1_clk_50M         11.546        0.000                      0                   99        0.087        0.000                      0                   99  
clk_out1_clk_25M_1  clk_out1_clk_50M         10.750        0.000                      0                    9        1.237        0.000                      0                    9  
clk_out1_clk_25M_1  dbg_tck_pin              27.244        0.000                      0                  156        0.143        0.000                      0                  156  
clk_out1_clk_50M    clk_out1_clk_50M_1       11.546        0.000                      0                   99        0.087        0.000                      0                   99  
clk_out1_clk_25M_1  clk_out1_clk_50M_1       10.750        0.000                      0                    9        1.237        0.000                      0                    9  
clk_out1_clk_50M    clk_out1_clk_25M_1        9.412        0.000                      0                  190        0.195        0.000                      0                  190  
dbg_tck_pin         clk_out1_clk_25M_1       18.865        0.000                      0                  198        0.921        0.000                      0                  198  
clk_out1_clk_50M_1  clk_out1_clk_25M_1        9.412        0.000                      0                  190        0.196        0.000                      0                  190  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_25M_1  clk_out1_clk_25M_1       28.416        0.000                      0                 2900        0.435        0.000                      0                 2900  
**async_default**   clk_out1_clk_50M    clk_out1_clk_25M_1       13.116        0.000                      0                  349        0.392        0.000                      0                  349  
**async_default**   clk_out1_clk_50M_1  clk_out1_clk_25M_1       13.116        0.000                      0                  349        0.393        0.000                      0                  349  
**async_default**   dbg_tck_pin         dbg_tck_pin              16.880        0.000                      0                  281        0.606        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.749ns (21.163%)  route 6.515ns (78.837%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.783     7.148    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.451 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.451    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.997    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 1.749ns (21.660%)  route 6.326ns (78.340%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.594     6.959    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.262 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.262    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.029    18.995    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.749ns (21.663%)  route 6.325ns (78.337%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.593     6.958    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.261 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.261    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.997    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             12.119ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.749ns (22.503%)  route 6.023ns (77.497%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.291     6.656    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.959 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.959    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.029    19.078    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 12.119    

Slack (MET) :             12.251ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 1.749ns (22.886%)  route 5.893ns (77.114%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.161     6.526    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.829 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.829    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.080    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                 12.251    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.749ns (23.413%)  route 5.721ns (76.587%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.989     6.354    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.657 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.657    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.032    19.081    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.639ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.749ns (24.108%)  route 5.506ns (75.892%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.774     6.139    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.442 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.442    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.080    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 12.639    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.749ns (25.037%)  route 5.237ns (74.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.505     5.869    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X75Y64         LUT6 (Prop_lut6_I3_O)        0.303     6.172 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.172    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.589    18.575    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.135    
                         clock uncertainty           -0.084    19.051    
    SLICE_X75Y64         FDRE (Setup_fdre_C_D)        0.029    19.080    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.537    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.423    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.537    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.599    -0.550    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.319    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.869    -0.789    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.239    -0.550    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.060    -0.490    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.799%)  route 0.147ns (44.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X85Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.147    -0.260    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]_0[0]
    SLICE_X84Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.120    -0.415    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.143    -0.265    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.070    -0.466    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.410%)  route 0.127ns (40.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.127    -0.280    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X82Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.092    -0.444    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT5 (Prop_lut5_I1_O)        0.048    -0.216 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.107    -0.429    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.091    -0.445    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.169    -0.239    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.066    -0.469    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.282%)  route 0.177ns (55.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.177    -0.230    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.066    -0.470    uAHBVGA/uVGAInterface/addrh_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.571%)  route 0.142ns (40.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y63         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.142    -0.243    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X85Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.092    -0.444    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.782%)  route 0.191ns (50.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.217    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X83Y64         LUT3 (Prop_lut3_I1_O)        0.048    -0.169 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.107    -0.427    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X56Y94     reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y65     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y65     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y94     reg_sys_rst_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y65     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.940ns (33.729%)  route 1.847ns (66.271%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 25.054 - 20.000 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.628     5.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y80         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDPE (Prop_fdpe_C_Q)         0.456     6.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6_reg/Q
                         net (fo=36, routed)          1.580     7.607    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrdoz6
    SLICE_X15Y82         LUT5 (Prop_lut5_I2_O)        0.152     7.759 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6/O
                         net (fo=1, routed)           0.267     8.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6_n_0
    SLICE_X15Y82         LUT3 (Prop_lut3_I2_O)        0.332     8.357 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X15Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.513    25.054    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X15Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.482    25.536    
                         clock uncertainty           -0.035    25.500    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.034    25.534    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.534    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.906ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
                            (falling edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.741ns (35.741%)  route 1.332ns (64.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 25.054 - 20.000 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.628     5.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y80         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDPE (Prop_fdpe_C_Q)         0.419     5.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/Q
                         net (fo=37, routed)          1.332     7.322    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6
    SLICE_X15Y82         LUT3 (Prop_lut3_I0_O)        0.322     7.644 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_inv_i_1/O
                         net (fo=1, routed)           0.000     7.644    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3770_in
    SLICE_X15Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.513    25.054    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X15Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.482    25.536    
                         clock uncertainty           -0.035    25.500    
    SLICE_X15Y82         FDPE (Setup_fdpe_C_D)        0.050    25.550    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                 17.906    

Slack (MET) :             26.050ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.683ns  (logic 1.676ns (12.249%)  route 12.007ns (87.751%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 45.055 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          3.135    19.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.514    45.055    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg/C
                         clock pessimism              0.482    45.537    
                         clock uncertainty           -0.035    45.501    
    SLICE_X15Y83         FDCE (Setup_fdce_C_CE)      -0.205    45.296    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg
  -------------------------------------------------------------------
                         required time                         45.296    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                 26.050    

Slack (MET) :             26.050ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.683ns  (logic 1.676ns (12.249%)  route 12.007ns (87.751%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 45.055 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          3.135    19.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.514    45.055    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/C
                         clock pessimism              0.482    45.537    
                         clock uncertainty           -0.035    45.501    
    SLICE_X15Y83         FDCE (Setup_fdce_C_CE)      -0.205    45.296    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg
  -------------------------------------------------------------------
                         required time                         45.296    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                 26.050    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.506ns  (logic 1.676ns (12.409%)  route 11.830ns (87.591%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 45.054 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.958    19.070    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X28Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.513    45.054    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.482    45.536    
                         clock uncertainty           -0.035    45.500    
    SLICE_X28Y85         FDCE (Setup_fdce_C_CE)      -0.205    45.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         45.295    
                         arrival time                         -19.070    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.365ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.366ns  (logic 1.676ns (12.539%)  route 11.690ns (87.461%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 45.053 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.819    18.930    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X28Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.512    45.053    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/C
                         clock pessimism              0.482    45.535    
                         clock uncertainty           -0.035    45.499    
    SLICE_X28Y84         FDCE (Setup_fdce_C_CE)      -0.205    45.294    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg
  -------------------------------------------------------------------
                         required time                         45.294    
                         arrival time                         -18.930    
  -------------------------------------------------------------------
                         slack                                 26.365    

Slack (MET) :             26.805ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 1.676ns (12.968%)  route 11.248ns (87.032%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    18.488    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
                         clock pessimism              0.482    45.533    
                         clock uncertainty           -0.035    45.497    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    45.292    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg
  -------------------------------------------------------------------
                         required time                         45.292    
                         arrival time                         -18.488    
  -------------------------------------------------------------------
                         slack                                 26.805    

Slack (MET) :             26.805ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 1.676ns (12.968%)  route 11.248ns (87.032%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    18.488    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/C
                         clock pessimism              0.482    45.533    
                         clock uncertainty           -0.035    45.497    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    45.292    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg
  -------------------------------------------------------------------
                         required time                         45.292    
                         arrival time                         -18.488    
  -------------------------------------------------------------------
                         slack                                 26.805    

Slack (MET) :             26.805ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 1.676ns (12.968%)  route 11.248ns (87.032%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    18.488    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/C
                         clock pessimism              0.482    45.533    
                         clock uncertainty           -0.035    45.497    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    45.292    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg
  -------------------------------------------------------------------
                         required time                         45.292    
                         arrival time                         -18.488    
  -------------------------------------------------------------------
                         slack                                 26.805    

Slack (MET) :             26.805ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 1.676ns (12.968%)  route 11.248ns (87.032%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    5.564ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.621     5.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.456     6.020 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.304     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.576     8.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.148 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.804     8.952    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.801     9.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.027 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808    10.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326    11.161 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    13.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.396 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    14.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.010 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    15.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    16.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    18.488    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
                         clock pessimism              0.482    45.533    
                         clock uncertainty           -0.035    45.497    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    45.292    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg
  -------------------------------------------------------------------
                         required time                         45.292    
                         arrival time                         -18.488    
  -------------------------------------------------------------------
                         slack                                 26.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.556     1.804    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.945 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/Q
                         net (fo=1, routed)           0.054     1.999    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_i_1/O
                         net (fo=1, routed)           0.000     2.044    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejh8v6
    SLICE_X38Y78         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.826     2.416    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y78         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg/C
                         clock pessimism             -0.600     1.817    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.121     1.938    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Odazz6_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iouzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/Q
                         net (fo=1, routed)           0.054     2.008    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.045     2.053 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iouzz6_i_1/O
                         net (fo=1, routed)           0.000     2.053    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jih8v6
    SLICE_X30Y85         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iouzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.835     2.425    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y85         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iouzz6_reg/C
                         clock pessimism             -0.600     1.826    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.121     1.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iouzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.408%)  route 0.117ns (38.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/Q
                         net (fo=1, routed)           0.117     2.073    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6
    SLICE_X30Y88         LUT5 (Prop_lut5_I3_O)        0.045     2.118 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D8h8v6
    SLICE_X30Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/C
                         clock pessimism             -0.577     1.852    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.120     1.972    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fydoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X15Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fydoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDCE (Prop_fdce_C_Q)         0.141     1.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fydoz6_reg/Q
                         net (fo=3, routed)           0.110     2.064    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fydoz6
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.045     2.109 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_i_1/O
                         net (fo=1, routed)           0.000     2.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aah8v6
    SLICE_X14Y80         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.834     2.424    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X14Y80         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_reg/C
                         clock pessimism             -0.599     1.826    
    SLICE_X14Y80         FDPE (Hold_fdpe_C_D)         0.120     1.946    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.566     1.814    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     1.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/Q
                         net (fo=1, routed)           0.087     2.041    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.045     2.086 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_i_1/O
                         net (fo=1, routed)           0.000     2.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhh8v6
    SLICE_X29Y85         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.835     2.425    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y85         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/C
                         clock pessimism             -0.599     1.827    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.092     1.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.801%)  route 0.147ns (44.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.561     1.809    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y79         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.950 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07_reg/Q
                         net (fo=1, routed)           0.147     2.097    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.045     2.142 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ooh8v6
    SLICE_X30Y79         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.829     2.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y79         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg/C
                         clock pessimism             -0.577     1.843    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.121     1.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.678%)  route 0.148ns (44.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.561     1.809    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y79         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.950 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/Q
                         net (fo=1, routed)           0.148     2.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.045     2.143 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_i_1/O
                         net (fo=1, routed)           0.000     2.143    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mgh8v6
    SLICE_X30Y79         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.829     2.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y79         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg/C
                         clock pessimism             -0.577     1.843    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.121     1.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0poz6_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8roz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.086%)  route 0.152ns (44.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.560     1.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.141     1.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.152     2.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.045     2.145 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8roz6_i_1/O
                         net (fo=1, routed)           0.000     2.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8roz6_i_1_n_0
    SLICE_X30Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8roz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.828     2.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8roz6_reg/C
                         clock pessimism             -0.577     1.842    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.121     1.963    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O8roz6_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Earoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.560     1.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.141     1.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/Q
                         net (fo=19, routed)          0.154     2.102    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.045     2.147 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Earoz6_i_1/O
                         net (fo=1, routed)           0.000     2.147    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Earoz6_i_1_n_0
    SLICE_X30Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Earoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.828     2.418    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Earoz6_reg/C
                         clock pessimism             -0.577     1.842    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.120     1.962    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Earoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/Q
                         net (fo=4, routed)           0.136     2.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/C
                         clock pessimism             -0.598     1.829    
    SLICE_X31Y87         FDCE (Hold_fdce_C_D)         0.075     1.904    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X33Y81   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y74   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y3roz6_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X15Y81   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y4eoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X35Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X29Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X34Y80   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X39Y78   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X31Y78   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X37Y83   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lffoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X28Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y74   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y74   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X29Y74   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3poz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X29Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pdroz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psezz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2czz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X15Y82   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X15Y82   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X33Y81   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y74   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y3roz6_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X15Y81   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y4eoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y75   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X29Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X34Y80   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X34Y80   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X39Y78   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.548ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.749ns (21.163%)  route 6.515ns (78.837%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.783     7.148    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.451 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.451    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.082    18.968    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.999    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 11.548    

Slack (MET) :             11.736ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 1.749ns (21.660%)  route 6.326ns (78.340%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.594     6.959    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.262 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.262    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.082    18.968    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.029    18.997    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 11.736    

Slack (MET) :             11.739ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.749ns (21.663%)  route 6.325ns (78.337%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.593     6.958    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.261 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.261    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.082    18.968    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.999    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 11.739    

Slack (MET) :             12.121ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.749ns (22.503%)  route 6.023ns (77.497%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.291     6.656    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.959 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.959    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.082    19.051    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.029    19.080    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 12.121    

Slack (MET) :             12.253ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 1.749ns (22.886%)  route 5.893ns (77.114%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.161     6.526    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.829 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.829    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.082    19.051    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.082    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                 12.253    

Slack (MET) :             12.426ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.749ns (23.413%)  route 5.721ns (76.587%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.989     6.354    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.657 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.657    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.082    19.051    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.032    19.083    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 12.426    

Slack (MET) :             12.641ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.749ns (24.108%)  route 5.506ns (75.892%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.774     6.139    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.442 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.442    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.082    19.051    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.082    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 12.641    

Slack (MET) :             12.910ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.749ns (25.037%)  route 5.237ns (74.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.505     5.869    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X75Y64         LUT6 (Prop_lut6_I3_O)        0.303     6.172 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.172    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.589    18.575    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.135    
                         clock uncertainty           -0.082    19.053    
    SLICE_X75Y64         FDRE (Setup_fdre_C_D)        0.029    19.082    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 12.910    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.082    18.968    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.539    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.425    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.082    18.968    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.539    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.539    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.599    -0.550    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.319    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.869    -0.789    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.239    -0.550    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.060    -0.490    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.799%)  route 0.147ns (44.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X85Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.147    -0.260    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]_0[0]
    SLICE_X84Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.120    -0.415    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.143    -0.265    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.070    -0.466    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.410%)  route 0.127ns (40.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.127    -0.280    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X82Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.092    -0.444    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT5 (Prop_lut5_I1_O)        0.048    -0.216 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.107    -0.429    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.252    -0.536    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.091    -0.445    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.169    -0.239    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.066    -0.469    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.282%)  route 0.177ns (55.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.177    -0.230    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.066    -0.470    uAHBVGA/uVGAInterface/addrh_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.571%)  route 0.142ns (40.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y63         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.142    -0.243    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X85Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.092    -0.444    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.782%)  route 0.191ns (50.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.217    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X83Y64         LUT3 (Prop_lut3_I1_O)        0.048    -0.169 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.107    -0.427    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X56Y94     reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y65     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y65     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y94     reg_sys_rst_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y66     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y64     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y66     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y65     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M_1
  To Clock:  clkfbout_clk_50M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_25M/inst/clk_in1
  To Clock:  u_clk_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_25M/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        7.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.201ns  (logic 8.102ns (25.161%)  route 24.099ns (74.839%))
  Logic Levels:           36  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.864    30.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X61Y112        LUT5 (Prop_lut5_I2_O)        0.118    30.770 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.850    31.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.326    31.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3/O
                         net (fo=3, routed)           0.449    32.396    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3_n_0
    SLICE_X60Y126        LUT6 (Prop_lut6_I5_O)        0.124    32.520 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6/O
                         net (fo=1, routed)           0.636    33.156    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.280 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5/O
                         net (fo=1, routed)           0.403    33.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I4_O)        0.124    33.807 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1/O
                         net (fo=1, routed)           0.000    33.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1_n_0
    SLICE_X61Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.484    41.484    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X61Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/C
                         clock pessimism              0.078    41.562    
                         clock uncertainty           -0.135    41.427    
    SLICE_X61Y121        FDCE (Setup_fdce_C_D)        0.029    41.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                         -33.807    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.178ns  (logic 8.408ns (26.130%)  route 23.770ns (73.870%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.864    30.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X61Y112        LUT5 (Prop_lut5_I2_O)        0.118    30.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.850    31.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X61Y125        LUT2 (Prop_lut2_I1_O)        0.320    31.941 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.723    32.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.352    33.016 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.436    33.452    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X59Y126        LUT6 (Prop_lut6_I4_O)        0.332    33.784 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_i_1/O
                         net (fo=1, routed)           0.000    33.784    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vlk8v6
    SLICE_X59Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.481    41.481    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X59Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/C
                         clock pessimism              0.078    41.559    
                         clock uncertainty           -0.135    41.424    
    SLICE_X59Y126        FDCE (Setup_fdce_C_D)        0.029    41.453    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg
  -------------------------------------------------------------------
                         required time                         41.453    
                         arrival time                         -33.784    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.130ns  (logic 8.408ns (26.168%)  route 23.722ns (73.832%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.864    30.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X61Y112        LUT5 (Prop_lut5_I2_O)        0.118    30.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.850    31.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X61Y125        LUT2 (Prop_lut2_I1_O)        0.320    31.941 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.723    32.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.352    33.016 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.388    33.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.332    33.736 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_i_1/O
                         net (fo=1, routed)           0.000    33.736    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmk8v6
    SLICE_X58Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.481    41.481    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X58Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/C
                         clock pessimism              0.078    41.559    
                         clock uncertainty           -0.135    41.424    
    SLICE_X58Y126        FDCE (Setup_fdce_C_D)        0.077    41.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg
  -------------------------------------------------------------------
                         required time                         41.501    
                         arrival time                         -33.736    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        32.039ns  (logic 8.408ns (26.243%)  route 23.631ns (73.757%))
  Logic Levels:           35  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.864    30.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X61Y112        LUT5 (Prop_lut5_I2_O)        0.118    30.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.850    31.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X61Y125        LUT2 (Prop_lut2_I1_O)        0.320    31.941 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.723    32.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.352    33.016 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.297    33.313    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X59Y126        LUT6 (Prop_lut6_I2_O)        0.332    33.645 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_1/O
                         net (fo=1, routed)           0.000    33.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jmk8v6
    SLICE_X59Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.481    41.481    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X59Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/C
                         clock pessimism              0.078    41.559    
                         clock uncertainty           -0.135    41.424    
    SLICE_X59Y126        FDCE (Setup_fdce_C_D)        0.031    41.455    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -33.645    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.174ns  (logic 8.050ns (25.823%)  route 23.124ns (74.177%))
  Logic Levels:           34  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.864    30.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X61Y112        LUT5 (Prop_lut5_I2_O)        0.118    30.770 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.850    31.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X61Y125        LUT2 (Prop_lut2_I1_O)        0.320    31.941 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.513    32.454    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X60Y125        LUT6 (Prop_lut6_I4_O)        0.326    32.780 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1/O
                         net (fo=1, routed)           0.000    32.780    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1_n_0
    SLICE_X60Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.479    41.479    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X60Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/C
                         clock pessimism              0.078    41.557    
                         clock uncertainty           -0.135    41.422    
    SLICE_X60Y125        FDCE (Setup_fdce_C_D)        0.081    41.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg
  -------------------------------------------------------------------
                         required time                         41.503    
                         arrival time                         -32.780    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        30.561ns  (logic 7.534ns (24.652%)  route 23.027ns (75.348%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.864    30.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X61Y112        LUT4 (Prop_lut4_I2_O)        0.124    30.776 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           0.698    31.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    31.599 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_i_1/O
                         net (fo=1, routed)           0.568    32.167    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovfet6
    SLICE_X62Y109        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.496    41.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y109        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
                         clock pessimism              0.078    41.574    
                         clock uncertainty           -0.135    41.439    
    SLICE_X62Y109        FDCE (Setup_fdce_C_D)       -0.031    41.408    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg
  -------------------------------------------------------------------
                         required time                         41.408    
                         arrival time                         -32.167    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.795ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        30.069ns  (logic 7.782ns (25.881%)  route 22.287ns (74.119%))
  Logic Levels:           35  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.207    29.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X64Y110        LUT5 (Prop_lut5_I3_O)        0.124    30.120 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6/O
                         net (fo=1, routed)           0.436    30.556    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I2_O)        0.124    30.680 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3/O
                         net (fo=2, routed)           0.315    30.995    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3_n_0
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124    31.119 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3/O
                         net (fo=1, routed)           0.432    31.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3_n_0
    SLICE_X67Y111        LUT6 (Prop_lut6_I1_O)        0.124    31.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_1/O
                         net (fo=1, routed)           0.000    31.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpfet6
    SLICE_X67Y111        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.496    41.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X67Y111        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/C
                         clock pessimism              0.078    41.574    
                         clock uncertainty           -0.135    41.439    
    SLICE_X67Y111        FDCE (Setup_fdce_C_D)        0.031    41.470    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.470    
                         arrival time                         -31.675    
  -------------------------------------------------------------------
                         slack                                  9.795    

Slack (MET) :             9.874ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.990ns  (logic 7.534ns (25.122%)  route 22.456ns (74.878%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.864    30.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X61Y112        LUT4 (Prop_lut4_I2_O)        0.124    30.776 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           0.696    31.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X64Y111        LUT6 (Prop_lut6_I5_O)        0.124    31.596 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_1/O
                         net (fo=1, routed)           0.000    31.596    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mkk8v6
    SLICE_X64Y111        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.496    41.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X64Y111        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg/C
                         clock pessimism              0.078    41.574    
                         clock uncertainty           -0.135    41.439    
    SLICE_X64Y111        FDCE (Setup_fdce_C_D)        0.031    41.470    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_reg
  -------------------------------------------------------------------
                         required time                         41.470    
                         arrival time                         -31.596    
  -------------------------------------------------------------------
                         slack                                  9.874    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.883ns  (logic 7.658ns (25.626%)  route 22.225ns (74.374%))
  Logic Levels:           34  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.735    30.523    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.124    30.647 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.151    30.798    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I0_O)        0.124    30.922 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.443    31.365    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X59Y110        LUT6 (Prop_lut6_I3_O)        0.124    31.489 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_i_1/O
                         net (fo=1, routed)           0.000    31.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Znk8v6
    SLICE_X59Y110        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.494    41.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X59Y110        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/C
                         clock pessimism              0.078    41.572    
                         clock uncertainty           -0.135    41.437    
    SLICE_X59Y110        FDCE (Setup_fdce_C_D)        0.029    41.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                         -31.489    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.041ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.867ns  (logic 7.658ns (25.640%)  route 22.209ns (74.360%))
  Logic Levels:           34  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.456     2.062 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.952     3.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X54Y110        LUT2 (Prop_lut2_I0_O)        0.124     3.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.648     4.876    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856     5.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/O[0]
                         net (fo=16, routed)          2.082     8.264    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1238_in
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.325     8.589 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96/O
                         net (fo=15, routed)          1.116     9.705    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_96_n_0
    SLICE_X77Y75         LUT5 (Prop_lut5_I1_O)        0.326    10.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482/O
                         net (fo=1, routed)           0.985    11.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_482_n_0
    SLICE_X79Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292/O
                         net (fo=2, routed)           0.909    12.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_292_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.844    13.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.140 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.569    13.709    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.833 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.844    14.677    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X69Y85         LUT2 (Prop_lut2_I1_O)        0.150    14.827 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.734    15.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.326    15.887 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.444    16.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X72Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.455 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.522    16.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    17.100 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.306    17.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X68Y87         LUT4 (Prop_lut4_I3_O)        0.124    17.531 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.679    18.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.152    18.361 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.436    18.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I1_O)        0.332    19.129 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.855    19.984    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.124    20.108 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.222    22.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X62Y128        LUT5 (Prop_lut5_I4_O)        0.150    22.479 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.639    23.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X64Y127        LUT4 (Prop_lut4_I0_O)        0.381    23.499 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.639    24.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I0_O)        0.326    24.465 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.584    25.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    25.173 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.619    25.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.124    25.916 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.051    26.967    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.150    27.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.995    28.112    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X60Y131        LUT6 (Prop_lut6_I4_O)        0.328    28.440 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.225    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X64Y110        LUT6 (Prop_lut6_I1_O)        0.124    29.788 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.735    30.523    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X59Y109        LUT5 (Prop_lut5_I1_O)        0.124    30.647 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.151    30.798    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I0_O)        0.124    30.922 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.427    31.349    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124    31.473 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_1/O
                         net (fo=1, routed)           0.000    31.473    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujx7v6
    SLICE_X58Y110        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.494    41.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X58Y110        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/C
                         clock pessimism              0.078    41.572    
                         clock uncertainty           -0.135    41.437    
    SLICE_X58Y110        FDCE (Setup_fdce_C_D)        0.077    41.514    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg
  -------------------------------------------------------------------
                         required time                         41.514    
                         arrival time                         -31.473    
  -------------------------------------------------------------------
                         slack                                 10.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B4nh07_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsku07_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.046%)  route 0.227ns (54.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.564     0.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y98         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B4nh07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B4nh07_reg/Q
                         net (fo=2, routed)           0.227     0.932    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B4nh07
    SLICE_X55Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.977 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsku07_i_1/O
                         net (fo=1, routed)           0.000     0.977    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utu7v6
    SLICE_X55Y98         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsku07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.833     0.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X55Y98         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsku07_reg/C
                         clock pessimism             -0.005     0.828    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.092     0.920    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsku07_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.556     0.556    uAHBUART/uFIFO_RX/fclk
    SLICE_X52Y67         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.270     0.967    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.901    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pdmh07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Woqh07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.432%)  route 0.252ns (57.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.563     0.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pdmh07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pdmh07_reg/Q
                         net (fo=8, routed)           0.252     0.956    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pdmh07
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.001 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Woqh07_i_1/O
                         net (fo=1, routed)           0.000     1.001    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cyu7v6
    SLICE_X53Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Woqh07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.832     0.832    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X53Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Woqh07_reg/C
                         clock pessimism             -0.005     0.827    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.092     0.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Woqh07_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25M_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y12     uAHB2ROM/memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y8      uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y13     uAHB2RAM/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y16     uAHB2ROM/memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y10     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y13     uAHB2RAM/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y13     uAHB2ROM/memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y11     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y12     uAHB2RAM/memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y15     uAHB2ROM/memory_reg_3_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y65     uAHBUART/uFIFO_TX/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y65     uAHBUART/uFIFO_TX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y68     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X56Y67     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25M_1
  To Clock:  clkfbout_clk_25M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.749ns (21.163%)  route 6.515ns (78.837%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.783     7.148    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.451 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.451    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.997    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 1.749ns (21.660%)  route 6.326ns (78.340%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.594     6.959    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.262 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.262    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.029    18.995    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.749ns (21.663%)  route 6.325ns (78.337%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.593     6.958    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.261 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.261    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.997    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             12.119ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.749ns (22.503%)  route 6.023ns (77.497%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.291     6.656    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.959 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.959    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.029    19.078    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 12.119    

Slack (MET) :             12.251ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 1.749ns (22.886%)  route 5.893ns (77.114%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.161     6.526    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.829 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.829    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.080    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                 12.251    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.749ns (23.413%)  route 5.721ns (76.587%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.989     6.354    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.657 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.657    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.032    19.081    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.639ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.749ns (24.108%)  route 5.506ns (75.892%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.774     6.139    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.442 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.442    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.080    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 12.639    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.749ns (25.037%)  route 5.237ns (74.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.505     5.869    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X75Y64         LUT6 (Prop_lut6_I3_O)        0.303     6.172 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.172    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.589    18.575    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.135    
                         clock uncertainty           -0.084    19.051    
    SLICE_X75Y64         FDRE (Setup_fdre_C_D)        0.029    19.080    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.537    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.423    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.537    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.599    -0.550    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.319    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.869    -0.789    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.239    -0.550    
                         clock uncertainty            0.084    -0.466    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.060    -0.406    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.799%)  route 0.147ns (44.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X85Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.147    -0.260    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]_0[0]
    SLICE_X84Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.120    -0.331    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.143    -0.265    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.251    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.070    -0.382    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.410%)  route 0.127ns (40.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.127    -0.280    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X82Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.092    -0.360    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT5 (Prop_lut5_I1_O)        0.048    -0.216 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.107    -0.345    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.091    -0.361    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.169    -0.239    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.066    -0.385    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.282%)  route 0.177ns (55.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.177    -0.230    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
                         clock pessimism              0.251    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.066    -0.386    uAHBVGA/uVGAInterface/addrh_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.571%)  route 0.142ns (40.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y63         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.142    -0.243    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X85Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.251    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.092    -0.360    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.782%)  route 0.191ns (50.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.217    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X83Y64         LUT3 (Prop_lut3_I1_O)        0.048    -0.169 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.107    -0.343    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       10.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 3.094ns (53.552%)  route 2.684ns (46.448%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.556     7.238    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.537 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.537    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.029    18.287    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.287    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.759ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.094ns (53.625%)  route 2.676ns (46.375%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.548     7.231    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.530 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.530    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    18.289    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 10.759    

Slack (MET) :             10.795ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 3.094ns (53.958%)  route 2.640ns (46.042%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.513     7.195    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.494 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.494    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    18.289    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 10.795    

Slack (MET) :             10.859ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.094ns (55.382%)  route 2.493ns (44.618%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.365     7.048    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.347 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.347    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.490    
                         clock uncertainty           -0.315    18.175    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.206    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.206    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                 10.859    

Slack (MET) :             10.966ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 3.094ns (56.484%)  route 2.384ns (43.516%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.256     6.939    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.238 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.238    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.490    
                         clock uncertainty           -0.315    18.175    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.029    18.204    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.204    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                 10.966    

Slack (MET) :             10.971ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 3.094ns (56.515%)  route 2.381ns (43.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.253     6.936    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.235 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.235    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.490    
                         clock uncertainty           -0.315    18.175    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.206    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.206    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                 10.971    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 3.094ns (55.848%)  route 2.446ns (44.152%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.319     7.001    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X75Y64         LUT6 (Prop_lut6_I1_O)        0.299     7.300 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.300    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.589    18.575    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.575    
                         clock uncertainty           -0.315    18.260    
    SLICE_X75Y64         FDRE (Setup_fdre_C_D)        0.029    18.289    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 10.989    

Slack (MET) :             11.026ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 3.094ns (56.217%)  route 2.410ns (43.783%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.282     6.965    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.264 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.264    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.032    18.290    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                 11.026    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.642ns (26.660%)  route 1.766ns (73.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.518     2.131 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           1.766     3.897    lockup
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.021 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     4.021    reg_sys_rst_n_i_1_n_0
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.502    18.488    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.488    
                         clock uncertainty           -0.315    18.173    
    SLICE_X56Y94         FDCE (Setup_fdce_C_D)        0.077    18.250    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                 14.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.563     0.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X57Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.141     0.704 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.098     0.802    sys_reset_req
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.045     0.847 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     0.847    reg_sys_rst_n_i_1_n_0
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.120    -0.390    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[6]/Q
                         net (fo=1, routed)           0.095     0.825    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][6]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.870 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.870    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.092    -0.391    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.097     0.826    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.871    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.091    -0.392    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.591     0.591    uAHBVGA/fclk
    SLICE_X74Y64         FDCE                                         r  uAHBVGA/r_text_back_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y64         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  uAHBVGA/r_text_back_color_reg[7]/Q
                         net (fo=1, routed)           0.082     0.837    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][7]
    SLICE_X75Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.882 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.882    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.863    -0.795    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.795    
                         clock uncertainty            0.315    -0.480    
    SLICE_X75Y64         FDRE (Hold_fdre_C_D)         0.091    -0.389    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X70Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y63         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.082     0.808    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][2]
    SLICE_X71Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.853 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.853    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.091    -0.419    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[1]/Q
                         net (fo=1, routed)           0.137     0.867    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][1]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.092    -0.391    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.143     0.873    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.918 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.918    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.092    -0.391    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X70Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y63         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.135     0.861    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][4]
    SLICE_X71Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.906 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.906    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X70Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y63         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  uAHBVGA/r_text_back_color_reg[5]/Q
                         net (fo=1, routed)           0.136     0.862    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][5]
    SLICE_X71Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.907    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  1.324    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       27.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.244ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 1.306ns (8.325%)  route 14.382ns (91.675%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 45.055 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          3.135    17.319    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.514    45.055    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg/C
                         clock pessimism              0.000    45.055    
                         clock uncertainty           -0.287    44.768    
    SLICE_X15Y83         FDCE (Setup_fdce_C_CE)      -0.205    44.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg
  -------------------------------------------------------------------
                         required time                         44.563    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 27.244    

Slack (MET) :             27.244ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 1.306ns (8.325%)  route 14.382ns (91.675%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 45.055 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          3.135    17.319    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.514    45.055    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X15Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/C
                         clock pessimism              0.000    45.055    
                         clock uncertainty           -0.287    44.768    
    SLICE_X15Y83         FDCE (Setup_fdce_C_CE)      -0.205    44.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg
  -------------------------------------------------------------------
                         required time                         44.563    
                         arrival time                         -17.319    
  -------------------------------------------------------------------
                         slack                                 27.244    

Slack (MET) :             27.420ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.512ns  (logic 1.306ns (8.419%)  route 14.206ns (91.581%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 45.054 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.958    17.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X28Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.513    45.054    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.000    45.054    
                         clock uncertainty           -0.287    44.767    
    SLICE_X28Y85         FDCE (Setup_fdce_C_CE)      -0.205    44.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.562    
                         arrival time                         -17.142    
  -------------------------------------------------------------------
                         slack                                 27.420    

Slack (MET) :             27.559ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.372ns  (logic 1.306ns (8.496%)  route 14.066ns (91.504%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 45.053 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.819    17.002    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X28Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.512    45.053    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg/C
                         clock pessimism              0.000    45.053    
                         clock uncertainty           -0.287    44.766    
    SLICE_X28Y84         FDCE (Setup_fdce_C_CE)      -0.205    44.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pg1g07_reg
  -------------------------------------------------------------------
                         required time                         44.561    
                         arrival time                         -17.002    
  -------------------------------------------------------------------
                         slack                                 27.559    

Slack (MET) :             27.999ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 1.306ns (8.748%)  route 13.624ns (91.252%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    16.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
                         clock pessimism              0.000    45.051    
                         clock uncertainty           -0.287    44.764    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    44.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -16.560    
  -------------------------------------------------------------------
                         slack                                 27.999    

Slack (MET) :             27.999ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 1.306ns (8.748%)  route 13.624ns (91.252%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    16.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/C
                         clock pessimism              0.000    45.051    
                         clock uncertainty           -0.287    44.764    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    44.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -16.560    
  -------------------------------------------------------------------
                         slack                                 27.999    

Slack (MET) :             27.999ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 1.306ns (8.748%)  route 13.624ns (91.252%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    16.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/C
                         clock pessimism              0.000    45.051    
                         clock uncertainty           -0.287    44.764    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    44.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -16.560    
  -------------------------------------------------------------------
                         slack                                 27.999    

Slack (MET) :             27.999ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 1.306ns (8.748%)  route 13.624ns (91.252%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    16.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
                         clock pessimism              0.000    45.051    
                         clock uncertainty           -0.287    44.764    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    44.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -16.560    
  -------------------------------------------------------------------
                         slack                                 27.999    

Slack (MET) :             27.999ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 1.306ns (8.748%)  route 13.624ns (91.252%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 45.051 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.377    16.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    45.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/C
                         clock pessimism              0.000    45.051    
                         clock uncertainty           -0.287    44.764    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    44.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -16.560    
  -------------------------------------------------------------------
                         slack                                 27.999    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        15.012ns  (logic 1.430ns (9.526%)  route 13.582ns (90.474%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.862     7.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           0.808     8.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.326     9.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.111    11.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.490    12.959    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           0.977    14.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I0_O)        0.124    14.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.334    16.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X39Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.642 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_i_1/O
                         net (fo=1, routed)           0.000    16.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qqg8v6
    SLICE_X39Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.000    45.045    
                         clock uncertainty           -0.287    44.758    
    SLICE_X39Y79         FDCE (Setup_fdce_C_D)        0.031    44.789    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         44.789    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                 28.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.247ns (10.362%)  route 2.137ns (89.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.557     0.557    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.148     0.705 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_reg/Q
                         net (fo=3, routed)           2.137     2.841    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07
    SLICE_X33Y79         LUT5 (Prop_lut5_I3_O)        0.099     2.940 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_i_1/O
                         net (fo=1, routed)           0.000     2.940    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z5h8v6
    SLICE_X33Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.829     2.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg/C
                         clock pessimism              0.000     2.419    
                         clock uncertainty            0.287     2.706    
    SLICE_X33Y79         FDCE (Hold_fdce_C_D)         0.091     2.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.209ns (8.734%)  route 2.184ns (91.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.558     0.558    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107_reg/Q
                         net (fo=3, routed)           2.184     2.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107
    SLICE_X35Y81         LUT5 (Prop_lut5_I1_O)        0.045     2.950 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I7h8v6
    SLICE_X35Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.830     2.420    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/C
                         clock pessimism              0.000     2.420    
                         clock uncertainty            0.287     2.707    
    SLICE_X35Y81         FDCE (Hold_fdce_C_D)         0.091     2.798    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.164ns (6.944%)  route 2.198ns (93.056%))
  Logic Levels:           0  
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.558     0.558    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107_reg/Q
                         net (fo=3, routed)           2.198     2.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hs0107
    SLICE_X39Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.826     2.416    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg/C
                         clock pessimism              0.000     2.416    
                         clock uncertainty            0.287     2.703    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.061     2.764    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.246ns (10.143%)  route 2.179ns (89.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.148     0.710 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6_reg/Q
                         net (fo=3, routed)           2.179     2.889    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6
    SLICE_X30Y82         LUT5 (Prop_lut5_I1_O)        0.098     2.987 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_i_1/O
                         net (fo=1, routed)           0.000     2.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1h8v6
    SLICE_X30Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.832     2.422    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/C
                         clock pessimism              0.000     2.422    
                         clock uncertainty            0.287     2.709    
    SLICE_X30Y82         FDCE (Hold_fdce_C_D)         0.121     2.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.209ns (8.721%)  route 2.188ns (91.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.558     0.558    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107_reg/Q
                         net (fo=3, routed)           2.188     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107
    SLICE_X37Y77         LUT5 (Prop_lut5_I3_O)        0.045     2.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.954    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B7h8v6
    SLICE_X37Y77         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.826     2.416    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y77         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmcoz6_reg/C
                         clock pessimism              0.000     2.416    
                         clock uncertainty            0.287     2.703    
    SLICE_X37Y77         FDCE (Hold_fdce_C_D)         0.092     2.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmcoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.209ns (8.711%)  route 2.190ns (91.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/Q
                         net (fo=3, routed)           2.190     2.916    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6
    SLICE_X31Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_i_1/O
                         net (fo=1, routed)           0.000     2.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F2h8v6
    SLICE_X31Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
                         clock pessimism              0.000     2.421    
                         clock uncertainty            0.287     2.708    
    SLICE_X31Y81         FDCE (Hold_fdce_C_D)         0.092     2.800    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.186ns (7.630%)  route 2.252ns (92.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6_reg/Q
                         net (fo=3, routed)           2.252     2.954    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1ozz6
    SLICE_X30Y87         LUT5 (Prop_lut5_I3_O)        0.045     2.999 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.999    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K8h8v6
    SLICE_X30Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/C
                         clock pessimism              0.000     2.426    
                         clock uncertainty            0.287     2.713    
    SLICE_X30Y87         FDCE (Hold_fdce_C_D)         0.120     2.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.186ns (7.730%)  route 2.220ns (92.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/Q
                         net (fo=6, routed)           2.220     2.916    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[10]
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jqg8v6
    SLICE_X36Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.824     2.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/C
                         clock pessimism              0.000     2.414    
                         clock uncertainty            0.287     2.701    
    SLICE_X36Y76         FDCE (Hold_fdce_C_D)         0.092     2.793    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.186ns (7.732%)  route 2.219ns (92.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.563     0.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           2.219     2.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_i_1/O
                         net (fo=1, routed)           0.000     2.968    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovh8v6
    SLICE_X31Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg/C
                         clock pessimism              0.000     2.421    
                         clock uncertainty            0.287     2.708    
    SLICE_X31Y81         FDCE (Hold_fdce_C_D)         0.092     2.800    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.209ns (8.684%)  route 2.198ns (91.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/Q
                         net (fo=3, routed)           2.198     2.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.045     2.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_i_1/O
                         net (fo=1, routed)           0.000     2.968    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1h8v6
    SLICE_X33Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/C
                         clock pessimism              0.000     2.421    
                         clock uncertainty            0.287     2.708    
    SLICE_X33Y81         FDCE (Hold_fdce_C_D)         0.092     2.800    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 1.749ns (21.163%)  route 6.515ns (78.837%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.783     7.148    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.451 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.451    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.997    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 1.749ns (21.660%)  route 6.326ns (78.340%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.594     6.959    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.262 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.262    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.029    18.995    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.749ns (21.663%)  route 6.325ns (78.337%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.593     6.958    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X71Y63         LUT6 (Prop_lut6_I3_O)        0.303     7.261 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.261    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.997    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             12.119ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.749ns (22.503%)  route 6.023ns (77.497%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.291     6.656    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.959 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.959    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.029    19.078    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 12.119    

Slack (MET) :             12.251ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 1.749ns (22.886%)  route 5.893ns (77.114%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.161     6.526    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.829 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.829    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.080    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                 12.251    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.749ns (23.413%)  route 5.721ns (76.587%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.989     6.354    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.657 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.657    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.032    19.081    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.639ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.749ns (24.108%)  route 5.506ns (75.892%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.774     6.139    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I3_O)        0.303     6.442 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.442    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    19.080    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 12.639    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.749ns (25.037%)  route 5.237ns (74.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    -0.813    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.732     4.375    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X77Y64         LUT4 (Prop_lut4_I3_O)        0.124     4.499 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.499    uAHBVGA/uVGAInterface_n_5
    SLICE_X77Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.031 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.031    uAHBVGA/cin1_carry_n_0
    SLICE_X77Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.365 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.505     5.869    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X75Y64         LUT6 (Prop_lut6_I3_O)        0.303     6.172 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.172    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.589    18.575    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.135    
                         clock uncertainty           -0.084    19.051    
    SLICE_X75Y64         FDRE (Setup_fdre_C_D)        0.029    19.080    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.537    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.423    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.120ns (22.740%)  route 3.805ns (77.260%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.723    -0.811    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.293 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          1.053     0.760    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X84Y63         LUT5 (Prop_lut5_I1_O)        0.150     0.910 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.769     1.679    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X84Y63         LUT5 (Prop_lut5_I0_O)        0.328     2.007 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.413     2.420    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X83Y64         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           1.570     4.114    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.050    
                         clock uncertainty           -0.084    18.966    
    SLICE_X71Y63         FDRE (Setup_fdre_C_R)       -0.429    18.537    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.537    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 14.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.599    -0.550    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.319    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.869    -0.789    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X84Y66         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.239    -0.550    
                         clock uncertainty            0.084    -0.466    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.060    -0.406    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.799%)  route 0.147ns (44.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X85Y64         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/Q
                         net (fo=7, routed)           0.147    -0.260    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]_0[0]
    SLICE_X84Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y65         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.120    -0.331    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.651%)  route 0.143ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.143    -0.265    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
                         clock pessimism              0.251    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.070    -0.382    uAHBVGA/uVGAInterface/addrh_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.410%)  route 0.127ns (40.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.127    -0.280    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X82Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.092    -0.360    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT5 (Prop_lut5_I1_O)        0.048    -0.216 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.107    -0.345    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.143    -0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X82Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.252    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.091    -0.361    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.169    -0.239    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.870    -0.788    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.253    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.066    -0.385    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.282%)  route 0.177ns (55.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X82Y64         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.177    -0.230    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
                         clock pessimism              0.251    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.066    -0.386    uAHBVGA/uVGAInterface/addrh_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.571%)  route 0.142ns (40.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X84Y63         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.142    -0.243    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X85Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.251    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X85Y63         FDRE (Hold_fdre_C_D)         0.092    -0.360    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.782%)  route 0.191ns (50.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X83Y65         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.217    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X83Y64         LUT3 (Prop_lut3_I1_O)        0.048    -0.169 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.871    -0.787    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.107    -0.343    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       10.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 3.094ns (53.552%)  route 2.684ns (46.448%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.556     7.238    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.537 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.537    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.029    18.287    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.287    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.759ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.094ns (53.625%)  route 2.676ns (46.375%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.548     7.231    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.530 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.530    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    18.289    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 10.759    

Slack (MET) :             10.795ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 3.094ns (53.958%)  route 2.640ns (46.042%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.513     7.195    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.494 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.494    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.031    18.289    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 10.795    

Slack (MET) :             10.859ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.094ns (55.382%)  route 2.493ns (44.618%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.365     7.048    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.347 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.347    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.490    
                         clock uncertainty           -0.315    18.175    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.206    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.206    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                 10.859    

Slack (MET) :             10.966ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 3.094ns (56.484%)  route 2.384ns (43.516%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.256     6.939    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.238 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.238    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.490    
                         clock uncertainty           -0.315    18.175    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.029    18.204    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.204    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                 10.966    

Slack (MET) :             10.971ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 3.094ns (56.515%)  route 2.381ns (43.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.253     6.936    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X71Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.235 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.235    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.504    18.490    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.490    
                         clock uncertainty           -0.315    18.175    
    SLICE_X71Y63         FDRE (Setup_fdre_C_D)        0.031    18.206    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.206    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                 10.971    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 3.094ns (55.848%)  route 2.446ns (44.152%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.319     7.001    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X75Y64         LUT6 (Prop_lut6_I1_O)        0.299     7.300 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.300    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.589    18.575    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.575    
                         clock uncertainty           -0.315    18.260    
    SLICE_X75Y64         FDRE (Setup_fdre_C_D)        0.029    18.289    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 10.989    

Slack (MET) :             11.026ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 3.094ns (56.217%)  route 2.410ns (43.783%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.760     1.760    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.214 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.127     5.341    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X82Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.465 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.465    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     5.682 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.282     6.965    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X72Y63         LUT6 (Prop_lut6_I1_O)        0.299     7.264 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.264    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.587    18.573    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.573    
                         clock uncertainty           -0.315    18.258    
    SLICE_X72Y63         FDRE (Setup_fdre_C_D)        0.032    18.290    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                 11.026    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.642ns (26.660%)  route 1.766ns (73.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.613     1.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_fdce_C_Q)         0.518     2.131 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           1.766     3.897    lockup
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.021 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     4.021    reg_sys_rst_n_i_1_n_0
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.502    18.488    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.488    
                         clock uncertainty           -0.315    18.173    
    SLICE_X56Y94         FDCE (Setup_fdce_C_D)        0.077    18.250    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.250    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                 14.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.563     0.563    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X57Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.141     0.704 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.098     0.802    sys_reset_req
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.045     0.847 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     0.847    reg_sys_rst_n_i_1_n_0
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.120    -0.390    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[6]/Q
                         net (fo=1, routed)           0.095     0.825    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][6]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.870 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.870    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.092    -0.391    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.097     0.826    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][0]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.871    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.091    -0.392    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.591     0.591    uAHBVGA/fclk
    SLICE_X74Y64         FDCE                                         r  uAHBVGA/r_text_back_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y64         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  uAHBVGA/r_text_back_color_reg[7]/Q
                         net (fo=1, routed)           0.082     0.837    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][7]
    SLICE_X75Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.882 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.882    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.863    -0.795    uAHBVGA/uVGAInterface/clk_50
    SLICE_X75Y64         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.795    
                         clock uncertainty            0.315    -0.480    
    SLICE_X75Y64         FDRE (Hold_fdre_C_D)         0.091    -0.389    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X70Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y63         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.082     0.808    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][2]
    SLICE_X71Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.853 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.853    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.091    -0.419    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[1]/Q
                         net (fo=1, routed)           0.137     0.867    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][1]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.092    -0.391    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.589     0.589    uAHBVGA/fclk
    SLICE_X73Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.143     0.873    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.918 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.918    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.860    -0.798    uAHBVGA/uVGAInterface/clk_50
    SLICE_X72Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.798    
                         clock uncertainty            0.315    -0.483    
    SLICE_X72Y63         FDRE (Hold_fdre_C_D)         0.092    -0.391    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X70Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y63         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.135     0.861    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][4]
    SLICE_X71Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.906 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.906    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X70Y63         FDCE                                         r  uAHBVGA/r_text_back_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y63         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  uAHBVGA/r_text_back_color_reg[5]/Q
                         net (fo=1, routed)           0.136     0.862    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][5]
    SLICE_X71Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.907    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.833    -0.825    uAHBVGA/uVGAInterface/clk_50
    SLICE_X71Y63         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.315    -0.510    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.092    -0.418    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  1.324    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        9.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        12.242ns  (logic 1.607ns (13.127%)  route 10.635ns (86.873%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.879    31.429    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.308    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        12.171ns  (logic 1.607ns (13.203%)  route 10.564ns (86.797%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           2.144    27.403    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X72Y62         LUT5 (Prop_lut5_I0_O)        0.295    27.698 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           3.660    31.358    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.308    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -31.358    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.751ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.904ns  (logic 1.607ns (13.499%)  route 10.297ns (86.501%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.541    31.091    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.715    41.715    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.308    41.408    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.842    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                         -31.091    
  -------------------------------------------------------------------
                         slack                                  9.751    

Slack (MET) :             9.822ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.833ns  (logic 1.607ns (13.580%)  route 10.226ns (86.420%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           2.144    27.403    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X72Y62         LUT5 (Prop_lut5_I0_O)        0.295    27.698 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           3.322    31.020    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.715    41.715    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.308    41.408    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.842    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                         -31.020    
  -------------------------------------------------------------------
                         slack                                  9.822    

Slack (MET) :             9.925ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.566ns  (logic 1.607ns (13.894%)  route 9.959ns (86.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.203    30.753    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -30.753    
  -------------------------------------------------------------------
                         slack                                  9.925    

Slack (MET) :             9.963ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.691ns  (logic 1.633ns (13.969%)  route 10.058ns (86.031%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.279 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=1, routed)           1.544    26.823    uAHBVGA/uVGAInterface/img_x[6]
    SLICE_X74Y63         LUT5 (Prop_lut5_I0_O)        0.301    27.124 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.754    30.877    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[14]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.308    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -30.877    
  -------------------------------------------------------------------
                         slack                                  9.963    

Slack (MET) :             9.996ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.495ns  (logic 1.607ns (13.980%)  route 9.888ns (86.020%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           2.144    27.403    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X72Y62         LUT5 (Prop_lut5_I0_O)        0.295    27.698 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           2.984    30.682    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -30.682    
  -------------------------------------------------------------------
                         slack                                  9.996    

Slack (MET) :             10.010ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.695ns  (logic 1.607ns (13.741%)  route 10.088ns (86.259%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 41.765 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.332    30.882    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.765    41.765    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.765    
                         clock uncertainty           -0.308    41.458    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.892    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                         -30.882    
  -------------------------------------------------------------------
                         slack                                 10.010    

Slack (MET) :             10.262ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.228ns  (logic 1.607ns (14.312%)  route 9.621ns (85.688%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           2.865    30.415    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.551    41.551    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.551    
                         clock uncertainty           -0.308    41.243    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.677    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -30.415    
  -------------------------------------------------------------------
                         slack                                 10.262    

Slack (MET) :             10.265ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.389ns  (logic 1.425ns (12.512%)  route 9.964ns (87.488%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    25.071 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.692    26.763    uAHBVGA/uVGAInterface/img_x[2]
    SLICE_X72Y62         LUT5 (Prop_lut5_I4_O)        0.301    27.064 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_20/O
                         net (fo=8, routed)           3.511    30.576    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[11]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.308    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -30.576    
  -------------------------------------------------------------------
                         slack                                 10.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.367ns (9.468%)  route 3.509ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        3.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.601    -1.413    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.046 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.509     2.463    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X80Y64         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.717     1.717    uAHBVGA/uvga_console/fclk
    SLICE_X80Y64         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     1.717    
                         clock uncertainty            0.308     2.025    
    SLICE_X80Y64         FDRE (Hold_fdre_C_D)         0.243     2.268    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.141ns (6.455%)  route 2.043ns (93.545%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.043     1.636    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.308     1.217    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.400    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.367ns (9.495%)  route 3.498ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.602    -1.412    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.045 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           3.498     2.453    uAHBVGA/uvga_console/ram_reg_1[1]
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.725     1.725    uAHBVGA/uvga_console/fclk
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     1.725    
                         clock uncertainty            0.308     2.033    
    SLICE_X82Y61         FDRE (Hold_fdre_C_D)         0.180     2.213    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.141ns (6.405%)  route 2.060ns (93.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           2.060     1.653    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.308     1.217    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.400    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.141ns (6.852%)  route 1.917ns (93.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.917     1.509    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.874     0.874    uAHBVGA/uvga_console/fclk
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.308     1.181    
    SLICE_X82Y61         FDRE (Hold_fdre_C_D)         0.047     1.228    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.141ns (6.279%)  route 2.105ns (93.721%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.105     1.697    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.308     1.217    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.400    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.141ns (6.235%)  route 2.121ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           2.121     1.713    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.308     1.217    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.400    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.873%)  route 2.063ns (90.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.844     0.424    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[2]
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.098     0.522 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_23/O
                         net (fo=1, routed)           1.219     1.741    uAHBVGA/uvga_console/uvideo_ram/addr_r[2]
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.907     0.907    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.308     1.215    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.398    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.186ns (7.930%)  route 2.159ns (92.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[4]/Q
                         net (fo=4, routed)           0.928     0.520    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[0]
    SLICE_X81Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.565 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_18/O
                         net (fo=1, routed)           1.232     1.797    uAHBVGA/uvga_console/uvideo_ram/addr_r[7]
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.907     0.907    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.308     1.215    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.398    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.186ns (7.905%)  route 2.167ns (92.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[5]/Q
                         net (fo=4, routed)           1.041     0.634    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[1]
    SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.045     0.679 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_17/O
                         net (fo=1, routed)           1.126     1.805    uAHBVGA/uvga_console/uvideo_ram/addr_r[8]
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.907     0.907    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.308     1.215    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.398    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.407    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       18.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.865ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.807ns  (logic 2.444ns (14.541%)  route 14.363ns (85.459%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.152    20.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.286    20.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.348    20.804 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.451    22.256    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I1_O)        0.124    22.380 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_1/O
                         net (fo=1, routed)           0.000    22.380    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsh8v6
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.499    41.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                         clock pessimism              0.000    41.499    
                         clock uncertainty           -0.287    41.213    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.032    41.245    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 18.865    

Slack (MET) :             18.865ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.806ns  (logic 2.444ns (14.542%)  route 14.362ns (85.457%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.152    20.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.286    20.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.348    20.804 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.450    22.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I1_O)        0.124    22.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_1/O
                         net (fo=1, routed)           0.000    22.378    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zqh8v6
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.499    41.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/C
                         clock pessimism              0.000    41.499    
                         clock uncertainty           -0.287    41.213    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.031    41.244    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg
  -------------------------------------------------------------------
                         required time                         41.244    
                         arrival time                         -22.378    
  -------------------------------------------------------------------
                         slack                                 18.865    

Slack (MET) :             18.922ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 2.192ns (13.089%)  route 14.555ns (86.911%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124    20.143 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          0.920    21.063    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.124    21.187 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_2/O
                         net (fo=1, routed)           1.009    22.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_2_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.319 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_1/O
                         net (fo=1, routed)           0.000    22.319    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eqh8v6
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.499    41.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                         clock pessimism              0.000    41.499    
                         clock uncertainty           -0.287    41.213    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.029    41.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -22.319    
  -------------------------------------------------------------------
                         slack                                 18.922    

Slack (MET) :             19.037ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.634ns  (logic 2.444ns (14.693%)  route 14.190ns (85.307%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.152    20.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.286    20.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.348    20.804 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.278    22.083    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I1_O)        0.124    22.207 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_i_1/O
                         net (fo=1, routed)           0.000    22.207    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uul8v6
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.499    41.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                         clock pessimism              0.000    41.499    
                         clock uncertainty           -0.287    41.213    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.031    41.244    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg
  -------------------------------------------------------------------
                         required time                         41.244    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                 19.037    

Slack (MET) :             19.066ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.604ns  (logic 2.192ns (13.202%)  route 14.412ns (86.798%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124    20.143 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.067    21.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I2_O)        0.124    21.333 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_2/O
                         net (fo=1, routed)           0.719    22.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_2_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.176 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_1/O
                         net (fo=1, routed)           0.000    22.176    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Grh8v6
    SLICE_X33Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.500    41.500    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.287    41.214    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)        0.029    41.243    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                         -22.176    
  -------------------------------------------------------------------
                         slack                                 19.066    

Slack (MET) :             19.075ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.597ns  (logic 2.444ns (14.726%)  route 14.153ns (85.274%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.152    20.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.286    20.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.348    20.804 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.241    22.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I1_O)        0.124    22.170 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_1/O
                         net (fo=1, routed)           0.000    22.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urh8v6
    SLICE_X32Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.502    41.502    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.287    41.216    
    SLICE_X32Y76         FDCE (Setup_fdce_C_D)        0.029    41.245    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -22.170    
  -------------------------------------------------------------------
                         slack                                 19.075    

Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.586ns  (logic 2.444ns (14.736%)  route 14.142ns (85.264%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.152    20.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.286    20.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.348    20.804 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.230    22.034    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I1_O)        0.124    22.158 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000    22.158    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X32Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.502    41.502    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.287    41.216    
    SLICE_X32Y76         FDCE (Setup_fdce_C_D)        0.031    41.247    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.202ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.515ns  (logic 2.444ns (14.798%)  route 14.071ns (85.202%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.152    20.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.286    20.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.348    20.804 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.159    21.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I1_O)        0.124    22.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_1/O
                         net (fo=1, routed)           0.000    22.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psh8v6
    SLICE_X34Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.499    41.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                         clock pessimism              0.000    41.499    
                         clock uncertainty           -0.287    41.213    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)        0.077    41.290    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                         -22.088    
  -------------------------------------------------------------------
                         slack                                 19.202    

Slack (MET) :             19.205ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.467ns  (logic 2.192ns (13.311%)  route 14.275ns (86.689%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124    20.143 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          0.834    20.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X34Y75         LUT4 (Prop_lut4_I2_O)        0.124    21.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_2/O
                         net (fo=1, routed)           0.815    21.916    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_2_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.040 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_1/O
                         net (fo=1, routed)           0.000    22.040    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ish8v6
    SLICE_X33Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.500    41.500    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.287    41.214    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)        0.031    41.245    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                 19.205    

Slack (MET) :             19.503ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.173ns  (logic 2.444ns (15.112%)  route 13.729ns (84.888%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y67         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.456     6.029 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.255     7.283    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          3.003    10.411    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.976    11.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.635 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2/O
                         net (fo=13, routed)          1.066    12.701    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.825 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2/O
                         net (fo=11, routed)          1.301    14.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_2_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.250 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_i_1/O
                         net (fo=3, routed)           0.834    15.084    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beyhw6
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.208 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.840    16.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.792    16.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    17.088 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.785    17.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.997 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.310    18.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X32Y83         LUT5 (Prop_lut5_I4_O)        0.124    18.431 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.430    18.861    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           1.034    20.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.152    20.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.286    20.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.348    20.804 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.817    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I1_O)        0.124    21.745 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000    21.745    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X35Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.504    41.504    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.287    41.218    
    SLICE_X35Y78         FDCE (Setup_fdce_C_D)        0.031    41.249    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         41.249    
                         arrival time                         -21.745    
  -------------------------------------------------------------------
                         slack                                 19.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.853%)  route 0.113ns (35.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDCE (Prop_fdce_C_Q)         0.164     1.976 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/Q
                         net (fo=3, routed)           0.113     2.089    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6
    SLICE_X36Y86         LUT5 (Prop_lut5_I2_O)        0.045     2.134 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_i_1/O
                         net (fo=1, routed)           0.000     2.134    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xjg8v6
    SLICE_X36Y86         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.834     0.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y86         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.287     1.120    
    SLICE_X36Y86         FDPE (Hold_fdpe_C_D)         0.092     1.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.493%)  route 0.162ns (53.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.557     1.805    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/Q
                         net (fo=1, routed)           0.162     2.108    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6
    SLICE_X33Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.287     1.111    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.070     1.181    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.284%)  route 0.207ns (52.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.141     1.951 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6_reg/Q
                         net (fo=3, routed)           0.207     2.158    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.203 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_i_1/O
                         net (fo=1, routed)           0.000     2.203    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_i_1_n_0
    SLICE_X34Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.832     0.832    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.287     1.118    
    SLICE_X34Y83         FDCE (Hold_fdce_C_D)         0.121     1.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.480%)  route 0.160ns (55.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.557     1.805    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.128     1.933 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/Q
                         net (fo=1, routed)           0.160     2.092    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6
    SLICE_X33Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.287     1.111    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.016     1.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.784%)  route 0.180ns (49.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.555     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.141     1.944 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/Q
                         net (fo=4, routed)           0.180     2.124    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6
    SLICE_X32Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000     2.169    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X32Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.825     0.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.287     1.111    
    SLICE_X32Y76         FDCE (Hold_fdce_C_D)         0.092     1.203    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.382%)  route 0.183ns (49.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.558     1.806    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y77         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.141     1.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/Q
                         net (fo=4, routed)           0.183     2.130    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.045     2.175 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000     2.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X35Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.827     0.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.287     1.113    
    SLICE_X35Y78         FDCE (Hold_fdce_C_D)         0.092     1.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.755%)  route 0.212ns (53.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     1.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/Q
                         net (fo=3, routed)           0.212     2.165    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6
    SLICE_X34Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.210 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.210    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1_n_0
    SLICE_X34Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.834     0.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.287     1.120    
    SLICE_X34Y85         FDCE (Hold_fdce_C_D)         0.120     1.240    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.212ns (51.767%)  route 0.198ns (48.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDCE (Prop_fdce_C_Q)         0.164     1.976 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/Q
                         net (fo=3, routed)           0.198     2.173    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6
    SLICE_X37Y86         LUT5 (Prop_lut5_I2_O)        0.048     2.221 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_i_1/O
                         net (fo=1, routed)           0.000     2.221    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ifg8v6
    SLICE_X37Y86         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.834     0.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X37Y86         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.287     1.120    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.105     1.225    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqlzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.124%)  route 0.217ns (53.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.556     1.804    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.141     1.945 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/Q
                         net (fo=4, routed)           0.217     2.162    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6
    SLICE_X36Y75         LUT5 (Prop_lut5_I3_O)        0.045     2.207 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_1/O
                         net (fo=1, routed)           0.000     2.207    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsh8v6
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.823     0.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.287     1.109    
    SLICE_X36Y75         FDCE (Hold_fdce_C_D)         0.092     1.201    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.555%)  route 0.222ns (54.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.556     1.804    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y76         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.141     1.945 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/Q
                         net (fo=4, routed)           0.222     2.167    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6
    SLICE_X33Y75         LUT5 (Prop_lut5_I3_O)        0.045     2.212 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_1/O
                         net (fo=1, routed)           0.000     2.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ish8v6
    SLICE_X33Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.824     0.824    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.287     1.110    
    SLICE_X33Y75         FDCE (Hold_fdce_C_D)         0.092     1.202    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  1.009    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        9.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        12.242ns  (logic 1.607ns (13.127%)  route 10.635ns (86.873%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.879    31.429    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.307    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        12.171ns  (logic 1.607ns (13.203%)  route 10.564ns (86.797%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           2.144    27.403    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X72Y62         LUT5 (Prop_lut5_I0_O)        0.295    27.698 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           3.660    31.358    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.307    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -31.358    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.751ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.904ns  (logic 1.607ns (13.499%)  route 10.297ns (86.501%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.541    31.091    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.715    41.715    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.307    41.408    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.842    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                         -31.091    
  -------------------------------------------------------------------
                         slack                                  9.751    

Slack (MET) :             9.822ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.833ns  (logic 1.607ns (13.580%)  route 10.226ns (86.420%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           2.144    27.403    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X72Y62         LUT5 (Prop_lut5_I0_O)        0.295    27.698 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           3.322    31.020    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.715    41.715    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.715    
                         clock uncertainty           -0.307    41.408    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.842    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                         -31.020    
  -------------------------------------------------------------------
                         slack                                  9.822    

Slack (MET) :             9.926ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.566ns  (logic 1.607ns (13.894%)  route 9.959ns (86.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.203    30.753    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -30.753    
  -------------------------------------------------------------------
                         slack                                  9.926    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.691ns  (logic 1.633ns (13.969%)  route 10.058ns (86.031%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.279 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=1, routed)           1.544    26.823    uAHBVGA/uVGAInterface/img_x[6]
    SLICE_X74Y63         LUT5 (Prop_lut5_I0_O)        0.301    27.124 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.754    30.877    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[14]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.307    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -30.877    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.495ns  (logic 1.607ns (13.980%)  route 9.888ns (86.020%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           2.144    27.403    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X72Y62         LUT5 (Prop_lut5_I0_O)        0.295    27.698 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           2.984    30.682    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -30.682    
  -------------------------------------------------------------------
                         slack                                  9.997    

Slack (MET) :             10.011ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.695ns  (logic 1.607ns (13.741%)  route 10.088ns (86.259%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 41.765 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.332    30.882    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.765    41.765    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.765    
                         clock uncertainty           -0.307    41.458    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.892    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                         -30.882    
  -------------------------------------------------------------------
                         slack                                 10.011    

Slack (MET) :             10.263ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.228ns  (logic 1.607ns (14.312%)  route 9.621ns (85.688%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.040 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    25.040    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X74Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.259 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.996    27.255    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.295    27.550 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           2.865    30.415    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[13]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.551    41.551    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.551    
                         clock uncertainty           -0.307    41.244    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -30.415    
  -------------------------------------------------------------------
                         slack                                 10.263    

Slack (MET) :             10.266ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.389ns  (logic 1.425ns (12.512%)  route 9.964ns (87.488%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 19.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.721    19.187    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.456    19.643 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           4.760    24.403    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X74Y64         LUT2 (Prop_lut2_I1_O)        0.124    24.527 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    24.527    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X74Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    25.071 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.692    26.763    uAHBVGA/uVGAInterface/img_x[2]
    SLICE_X72Y62         LUT5 (Prop_lut5_I4_O)        0.301    27.064 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_20/O
                         net (fo=8, routed)           3.511    30.576    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[11]
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.714    41.714    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.714    
                         clock uncertainty           -0.307    41.407    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.841    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -30.576    
  -------------------------------------------------------------------
                         slack                                 10.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.367ns (9.468%)  route 3.509ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        3.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.601    -1.413    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.046 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.509     2.463    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X80Y64         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.717     1.717    uAHBVGA/uvga_console/fclk
    SLICE_X80Y64         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     1.717    
                         clock uncertainty            0.307     2.025    
    SLICE_X80Y64         FDRE (Hold_fdre_C_D)         0.243     2.268    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.141ns (6.455%)  route 2.043ns (93.545%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.043     1.636    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.307     1.216    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.399    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.367ns (9.495%)  route 3.498ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.602    -1.412    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.045 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           3.498     2.453    uAHBVGA/uvga_console/ram_reg_1[1]
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.725     1.725    uAHBVGA/uvga_console/fclk
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     1.725    
                         clock uncertainty            0.307     2.033    
    SLICE_X82Y61         FDRE (Hold_fdre_C_D)         0.180     2.213    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.141ns (6.405%)  route 2.060ns (93.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           2.060     1.653    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.307     1.216    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.399    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.141ns (6.852%)  route 1.917ns (93.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y64         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.917     1.509    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.874     0.874    uAHBVGA/uvga_console/fclk
    SLICE_X82Y61         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.307     1.181    
    SLICE_X82Y61         FDRE (Hold_fdre_C_D)         0.047     1.228    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.141ns (6.279%)  route 2.105ns (93.721%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.105     1.697    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.307     1.216    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.399    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.141ns (6.235%)  route 2.121ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           2.121     1.713    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.909     0.909    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X3Y24         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.307     1.216    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.399    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.226ns (9.873%)  route 2.063ns (90.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X82Y65         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.844     0.424    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[2]
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.098     0.522 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_23/O
                         net (fo=1, routed)           1.219     1.741    uAHBVGA/uvga_console/uvideo_ram/addr_r[2]
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.907     0.907    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.307     1.214    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.397    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.186ns (7.930%)  route 2.159ns (92.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X83Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[4]/Q
                         net (fo=4, routed)           0.928     0.520    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[0]
    SLICE_X81Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.565 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_18/O
                         net (fo=1, routed)           1.232     1.797    uAHBVGA/uvga_console/uvideo_ram/addr_r[7]
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.907     0.907    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.307     1.214    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.397    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.186ns (7.905%)  route 2.167ns (92.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.600    -0.549    uAHBVGA/uVGAInterface/clk_50
    SLICE_X85Y63         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uAHBVGA/uVGAInterface/addrv_reg[5]/Q
                         net (fo=4, routed)           1.041     0.634    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[1]
    SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.045     0.679 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_17/O
                         net (fo=1, routed)           1.126     1.805    uAHBVGA/uvga_console/uvideo_ram/addr_r[8]
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.907     0.907    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X3Y13         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.307     1.214    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.397    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.407    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       28.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gy9oz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.020ns  (logic 0.642ns (5.826%)  route 10.378ns (94.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.845    12.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X86Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gy9oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.605    41.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X86Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gy9oz6_reg/C
                         clock pessimism              0.008    41.613    
                         clock uncertainty           -0.135    41.478    
    SLICE_X86Y87         FDCE (Recov_fdce_C_CLR)     -0.405    41.073    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gy9oz6_reg
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ptba17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.020ns  (logic 0.642ns (5.826%)  route 10.378ns (94.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.845    12.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X86Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ptba17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.605    41.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X86Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ptba17_reg/C
                         clock pessimism              0.008    41.613    
                         clock uncertainty           -0.135    41.478    
    SLICE_X86Y87         FDCE (Recov_fdce_C_CLR)     -0.405    41.073    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ptba17_reg
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.416ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pvba17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.020ns  (logic 0.642ns (5.826%)  route 10.378ns (94.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.845    12.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X86Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pvba17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.605    41.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X86Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pvba17_reg/C
                         clock pessimism              0.008    41.613    
                         clock uncertainty           -0.135    41.478    
    SLICE_X86Y87         FDCE (Recov_fdce_C_CLR)     -0.405    41.073    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pvba17_reg
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                 28.416    

Slack (MET) :             28.420ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ei8a17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 0.642ns (5.828%)  route 10.373ns (94.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.840    12.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X87Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ei8a17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.605    41.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X87Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ei8a17_reg/C
                         clock pessimism              0.008    41.613    
                         clock uncertainty           -0.135    41.478    
    SLICE_X87Y87         FDCE (Recov_fdce_C_CLR)     -0.405    41.073    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ei8a17_reg
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                 28.420    

Slack (MET) :             28.434ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uqoh07_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 0.642ns (5.812%)  route 10.403ns (94.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.870    12.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X87Y83         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uqoh07_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X87Y83         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uqoh07_reg/C
                         clock pessimism              0.008    41.610    
                         clock uncertainty           -0.135    41.475    
    SLICE_X87Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    41.116    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uqoh07_reg
  -------------------------------------------------------------------
                         required time                         41.116    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                 28.434    

Slack (MET) :             28.434ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wooh07_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 0.642ns (5.812%)  route 10.403ns (94.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.870    12.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X87Y83         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wooh07_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X87Y83         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wooh07_reg/C
                         clock pessimism              0.008    41.610    
                         clock uncertainty           -0.135    41.475    
    SLICE_X87Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    41.116    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wooh07_reg
  -------------------------------------------------------------------
                         required time                         41.116    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                 28.434    

Slack (MET) :             28.434ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ymoh07_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 0.642ns (5.812%)  route 10.403ns (94.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.870    12.683    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X87Y83         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ymoh07_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X87Y83         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ymoh07_reg/C
                         clock pessimism              0.008    41.610    
                         clock uncertainty           -0.135    41.475    
    SLICE_X87Y83         FDPE (Recov_fdpe_C_PRE)     -0.359    41.116    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ymoh07_reg
  -------------------------------------------------------------------
                         required time                         41.116    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                 28.434    

Slack (MET) :             28.561ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ck8a17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.642ns (5.904%)  route 10.232ns (94.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 41.604 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.699    12.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X86Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ck8a17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.604    41.604    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X86Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ck8a17_reg/C
                         clock pessimism              0.008    41.612    
                         clock uncertainty           -0.135    41.477    
    SLICE_X86Y86         FDCE (Recov_fdce_C_CLR)     -0.405    41.072    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ck8a17_reg
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                 28.561    

Slack (MET) :             28.561ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G7oh07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.642ns (5.904%)  route 10.232ns (94.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 41.604 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.699    12.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X86Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G7oh07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.604    41.604    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X86Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G7oh07_reg/C
                         clock pessimism              0.008    41.612    
                         clock uncertainty           -0.135    41.477    
    SLICE_X86Y86         FDCE (Recov_fdce_C_CLR)     -0.405    41.072    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G7oh07_reg
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                 28.561    

Slack (MET) :             28.729ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 0.642ns (5.973%)  route 10.106ns (94.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.637     1.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     2.155 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          0.533     2.689    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X30Y89         LUT1 (Prop_lut1_I0_O)        0.124     2.813 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         9.572    12.385    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X88Y83         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X88Y83         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg/C
                         clock pessimism              0.008    41.610    
                         clock uncertainty           -0.135    41.475    
    SLICE_X88Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    41.114    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aloh07_reg
  -------------------------------------------------------------------
                         required time                         41.114    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                 28.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.191%)  route 0.402ns (65.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_2/O
                         net (fo=127, routed)         0.194     1.172    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_2_n_0
    SLICE_X47Y101        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.833     0.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X47Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg/C
                         clock pessimism             -0.005     0.829    
    SLICE_X47Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oapa17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.238%)  route 0.531ns (71.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.323     1.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y107        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oapa17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oapa17_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y107        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oapa17_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P27u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.238%)  route 0.531ns (71.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.323     1.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y107        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P27u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P27u07_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y107        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P27u07_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tdfm17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.238%)  route 0.531ns (71.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.323     1.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y107        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tdfm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tdfm17_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y107        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tdfm17_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ywjm17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.238%)  route 0.531ns (71.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.323     1.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y107        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ywjm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ywjm17_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y107        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ywjm17_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D36u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.238%)  route 0.531ns (71.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.323     1.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X51Y107        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D36u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D36u07_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X51Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D36u07_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm6u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.838%)  route 0.570ns (73.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.361     1.339    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y108        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm6u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y108        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm6u07_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm6u07_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N96u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.838%)  route 0.570ns (73.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.361     1.339    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y108        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N96u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y108        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N96u07_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N96u07_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2y917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.838%)  route 0.570ns (73.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.361     1.339    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y108        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2y917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y108        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2y917_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2y917_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tg6b17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.838%)  route 0.570ns (73.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.209     0.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2/O
                         net (fo=127, routed)         0.361     1.339    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2_n_0
    SLICE_X50Y108        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tg6b17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y108        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tg6b17_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X50Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tg6b17_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       13.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[24]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.308    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[24]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[25]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.308    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[25]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[27]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.308    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[27]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[31]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.308    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[31]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.142ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.636ns  (logic 0.642ns (7.434%)  route 7.994ns (92.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.890    27.726    uAHBTIMER/control_reg[3]_1
    SLICE_X54Y66         FDCE                                         f  uAHBTIMER/load_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.494    41.494    uAHBTIMER/fclk
    SLICE_X54Y66         FDCE                                         r  uAHBTIMER/load_reg[4]/C
                         clock pessimism              0.000    41.494    
                         clock uncertainty           -0.308    41.187    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.319    40.868    uAHBTIMER/load_reg[4]
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                         -27.726    
  -------------------------------------------------------------------
                         slack                                 13.142    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/value_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X58Y74         FDCE                                         f  uAHBTIMER/value_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X58Y74         FDCE                                         r  uAHBTIMER/value_reg[25]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.308    41.182    
    SLICE_X58Y74         FDCE (Recov_fdce_C_CLR)     -0.319    40.863    uAHBTIMER/value_reg[25]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/value_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X58Y74         FDCE                                         f  uAHBTIMER/value_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X58Y74         FDCE                                         r  uAHBTIMER/value_reg[27]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.308    41.182    
    SLICE_X58Y74         FDCE (Recov_fdce_C_CLR)     -0.319    40.863    uAHBTIMER/value_reg[27]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.494ns  (logic 0.642ns (7.558%)  route 7.852ns (92.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.748    27.584    uAHBUART/uUART_TX/reg_sys_rst_n_reg
    SLICE_X54Y64         FDCE                                         f  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.496    41.496    uAHBUART/uUART_TX/fclk
    SLICE_X54Y64         FDCE                                         r  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.308    41.189    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.361    40.828    uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -27.584    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.284ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.403ns  (logic 0.642ns (7.640%)  route 7.761ns (92.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.657    27.493    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y75         FDCE                                         f  uAHBTIMER/load_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y75         FDCE                                         r  uAHBTIMER/load_reg[29]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.308    41.182    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[29]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.493    
  -------------------------------------------------------------------
                         slack                                 13.284    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.494ns  (logic 0.642ns (7.558%)  route 7.852ns (92.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.748    27.584    uAHBUART/uUART_TX/reg_sys_rst_n_reg
    SLICE_X54Y64         FDCE                                         f  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.496    41.496    uAHBUART/uUART_TX/fclk
    SLICE_X54Y64         FDCE                                         r  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.308    41.189    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.319    40.870    uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.584    
  -------------------------------------------------------------------
                         slack                                 13.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.209ns (10.199%)  route 1.840ns (89.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.005     0.584    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.629 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.835     1.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y101        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.138    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.209ns (10.199%)  route 1.840ns (89.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.005     0.584    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.629 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.835     1.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y101        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.138    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[1]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[4]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[6]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X67Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X67Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.045    uAHBGPIO/gpio_data_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X67Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X67Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[7]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.045    uAHBGPIO/gpio_data_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.972    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       13.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[24]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.307    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[24]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[25]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.307    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[25]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[27]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.307    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[27]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y74         FDCE                                         f  uAHBTIMER/load_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y74         FDCE                                         r  uAHBTIMER/load_reg[31]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.307    41.182    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[31]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.142ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.636ns  (logic 0.642ns (7.434%)  route 7.994ns (92.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.890    27.726    uAHBTIMER/control_reg[3]_1
    SLICE_X54Y66         FDCE                                         f  uAHBTIMER/load_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.494    41.494    uAHBTIMER/fclk
    SLICE_X54Y66         FDCE                                         r  uAHBTIMER/load_reg[4]/C
                         clock pessimism              0.000    41.494    
                         clock uncertainty           -0.307    41.187    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.319    40.868    uAHBTIMER/load_reg[4]
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                         -27.726    
  -------------------------------------------------------------------
                         slack                                 13.142    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/value_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X58Y74         FDCE                                         f  uAHBTIMER/value_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X58Y74         FDCE                                         r  uAHBTIMER/value_reg[25]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.307    41.182    
    SLICE_X58Y74         FDCE (Recov_fdce_C_CLR)     -0.319    40.863    uAHBTIMER/value_reg[25]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/value_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.825    27.661    uAHBTIMER/control_reg[3]_1
    SLICE_X58Y74         FDCE                                         f  uAHBTIMER/value_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X58Y74         FDCE                                         r  uAHBTIMER/value_reg[27]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.307    41.182    
    SLICE_X58Y74         FDCE (Recov_fdce_C_CLR)     -0.319    40.863    uAHBTIMER/value_reg[27]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -27.661    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.494ns  (logic 0.642ns (7.558%)  route 7.852ns (92.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.748    27.584    uAHBUART/uUART_TX/reg_sys_rst_n_reg
    SLICE_X54Y64         FDCE                                         f  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.496    41.496    uAHBUART/uUART_TX/fclk
    SLICE_X54Y64         FDCE                                         r  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.307    41.189    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.361    40.828    uAHBUART/uUART_TX/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -27.584    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.403ns  (logic 0.642ns (7.640%)  route 7.761ns (92.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.657    27.493    uAHBTIMER/control_reg[3]_1
    SLICE_X59Y75         FDCE                                         f  uAHBTIMER/load_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.489    41.489    uAHBTIMER/fclk
    SLICE_X59Y75         FDCE                                         r  uAHBTIMER/load_reg[29]/C
                         clock pessimism              0.000    41.489    
                         clock uncertainty           -0.307    41.182    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.777    uAHBTIMER/load_reg[29]
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -27.493    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.286ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.494ns  (logic 0.642ns (7.558%)  route 7.852ns (92.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 19.090 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.624    19.090    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518    19.608 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.104    23.712    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.124    23.836 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         3.748    27.584    uAHBUART/uUART_TX/reg_sys_rst_n_reg
    SLICE_X54Y64         FDCE                                         f  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        1.496    41.496    uAHBUART/uUART_TX/fclk
    SLICE_X54Y64         FDCE                                         r  uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.307    41.189    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.319    40.870    uAHBUART/uUART_TX/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -27.584    
  -------------------------------------------------------------------
                         slack                                 13.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.209ns (10.199%)  route 1.840ns (89.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.005     0.584    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.629 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.835     1.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y101        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.138    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.209ns (10.199%)  route 1.840ns (89.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.005     0.584    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X54Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.629 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.835     1.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X54Y101        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.138    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[1]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[4]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X66Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X66Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[6]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X66Y67         FDCE (Remov_fdce_C_CLR)     -0.067     1.070    uAHBGPIO/gpio_data_prev_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X67Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X67Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.045    uAHBGPIO/gpio_data_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBGPIO/gpio_data_prev_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.209ns (8.029%)  route 2.394ns (91.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.563    -0.586    clk_50
    SLICE_X56Y94         FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.752     1.331    uAHBUART/uUART_TX/Q
    SLICE_X66Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.376 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=362, routed)         0.642     2.018    uAHBGPIO/gpio_dir_reg[15]_0
    SLICE_X67Y67         FDCE                                         f  uAHBGPIO/gpio_data_prev_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5599, routed)        0.830     0.830    uAHBGPIO/fclk
    SLICE_X67Y67         FDCE                                         r  uAHBGPIO/gpio_data_prev_reg[7]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X67Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.045    uAHBGPIO/gpio_data_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.880ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.580ns (21.979%)  route 2.059ns (78.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 25.054 - 20.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.896     6.931    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.055 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           1.163     8.218    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X15Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.513    25.054    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X15Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.482    25.536    
                         clock uncertainty           -0.035    25.500    
    SLICE_X15Y82         FDCE (Recov_fdce_C_CLR)     -0.402    25.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 16.880    

Slack (MET) :             16.926ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.580ns (21.979%)  route 2.059ns (78.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 25.054 - 20.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.896     6.931    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.055 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           1.163     8.218    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X15Y82         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.513    25.054    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X15Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.482    25.536    
                         clock uncertainty           -0.035    25.500    
    SLICE_X15Y82         FDPE (Recov_fdpe_C_PRE)     -0.356    25.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.144    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 16.926    

Slack (MET) :             35.313ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.580ns (13.816%)  route 3.618ns (86.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 45.050 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.924     9.778    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X39Y84         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.509    45.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/C
                         clock pessimism              0.482    45.532    
                         clock uncertainty           -0.035    45.496    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405    45.091    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg
  -------------------------------------------------------------------
                         required time                         45.091    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                 35.313    

Slack (MET) :             35.313ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.580ns (13.816%)  route 3.618ns (86.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 45.050 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.924     9.778    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X39Y84         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.509    45.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg/C
                         clock pessimism              0.482    45.532    
                         clock uncertainty           -0.035    45.496    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405    45.091    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndkzz6_reg
  -------------------------------------------------------------------
                         required time                         45.091    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                 35.313    

Slack (MET) :             35.646ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.580ns (14.969%)  route 3.295ns (85.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 45.042 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.601     9.454    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X28Y75         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    45.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y75         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/C
                         clock pessimism              0.499    45.541    
                         clock uncertainty           -0.035    45.505    
    SLICE_X28Y75         FDCE (Recov_fdce_C_CLR)     -0.405    45.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg
  -------------------------------------------------------------------
                         required time                         45.100    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 35.646    

Slack (MET) :             35.648ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.580ns (15.033%)  route 3.278ns (84.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.585     9.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X40Y79         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X40Y79         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N31g07_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 35.648    

Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.580ns (15.276%)  route 3.217ns (84.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.523     9.376    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X39Y79         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X39Y79         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.580ns (15.276%)  route 3.217ns (84.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.523     9.376    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X39Y79         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X39Y79         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.580ns (15.276%)  route 3.217ns (84.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.523     9.376    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X39Y79         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X39Y79         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.859ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.903%)  route 3.067ns (84.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 45.044 - 40.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.637     5.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.456     6.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.729    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.853 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.373     9.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X40Y78         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.503    45.044    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y78         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/C
                         clock pessimism              0.482    45.526    
                         clock uncertainty           -0.035    45.490    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.405    45.085    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg
  -------------------------------------------------------------------
                         required time                         45.085    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                 35.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X30Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X30Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.783    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdcoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.831%)  route 0.364ns (66.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.194     2.365    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X29Y88         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/C
                         clock pessimism             -0.600     1.829    
    SLICE_X29Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C1lzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X31Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C1lzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C1lzz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C1lzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X31Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X31Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mzkzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X31Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mzkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mzkzz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mzkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X31Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2lzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X31Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2lzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2lzz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2lzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wxkzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X31Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wxkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wxkzz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wxkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.070%)  route 0.433ns (69.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.263     2.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X30Y88         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/C
                         clock pessimism             -0.577     1.852    
    SLICE_X30Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.650    





