parent	,	V_2
pll_recalc	,	F_4
clk_register	,	F_17
mult	,	V_4
enable_reg	,	V_7
extal2_div2_clk	,	V_26
sh73a0_clock_init	,	F_15
sh_clk_div6_reparent_register	,	F_19
enable_bit	,	V_6
div6_clks	,	V_31
multi	,	V_12
dsiphy_enable	,	F_13
FRQCRB	,	V_9
u32	,	T_1
main_clk	,	V_22
dsiphy_recalc	,	F_8
div4_kick	,	F_6
ret	,	V_17
ARRAY_SIZE	,	F_16
mapping	,	V_10
clk	,	V_1
SD0CKCR	,	V_18
MSTP_NR	,	V_34
EIO	,	V_13
mstp_clks	,	V_33
extal1_div2_clk	,	V_24
DIV4_NR	,	V_29
div4_table	,	V_30
panic	,	F_23
sh73a0_extal1_clk	,	V_23
sh_clk_div4_register	,	F_18
clk_init	,	F_22
div7_recalc	,	F_2
clkdev_add_table	,	F_21
pr_err	,	F_9
sh_clk_mstp32_register	,	F_20
idx	,	V_14
CKSCR	,	V_21
sh73a0_extal2_clk	,	V_25
late_main_clks	,	V_35
DIV6_NR	,	V_32
rate	,	V_3
__raw_writel	,	F_7
main_clks	,	V_27
SD2CKCR	,	V_20
div4_clks	,	V_28
SD1CKCR	,	V_19
clk_rate_mult_range_round	,	F_11
__raw_readl	,	F_5
value	,	V_8
"DSIPHY has wrong value (%d)"	,	L_1
lookups	,	V_36
div13_recalc	,	F_3
dsiphy_set_rate	,	F_14
"failed to setup sh73a0 clocks\n"	,	L_2
k	,	V_16
dsiphy_round_rate	,	F_10
EINVAL	,	V_15
PLLECR	,	V_5
dsiphy_disable	,	F_12
div2_recalc	,	F_1
__init	,	T_2
base	,	V_11
