<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › w100fb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>w100fb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/drivers/video/w100fb.h</span>
<span class="cm"> *</span>
<span class="cm"> * Frame Buffer Device for ATI w100 (Wallaby)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002, ATI Corp.</span>
<span class="cm"> * Copyright (C) 2004-2005 Richard Purdie</span>
<span class="cm"> * Copyright (c) 2005 Ian Molton &lt;spyro@f2s.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Modified to work with 2.6 by Richard Purdie &lt;rpurdie@rpsys.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * w32xx support by Ian Molton</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#if !defined (_W100FB_H)</span>
<span class="cp">#define _W100FB_H</span>

<span class="cm">/* Block CIF Start: */</span>
<span class="cp">#define mmCHIP_ID           0x0000</span>
<span class="cp">#define mmREVISION_ID       0x0004</span>
<span class="cp">#define mmWRAP_BUF_A        0x0008</span>
<span class="cp">#define mmWRAP_BUF_B        0x000C</span>
<span class="cp">#define mmWRAP_TOP_DIR      0x0010</span>
<span class="cp">#define mmWRAP_START_DIR    0x0014</span>
<span class="cp">#define mmCIF_CNTL          0x0018</span>
<span class="cp">#define mmCFGREG_BASE       0x001C</span>
<span class="cp">#define mmCIF_IO            0x0020</span>
<span class="cp">#define mmCIF_READ_DBG      0x0024</span>
<span class="cp">#define mmCIF_WRITE_DBG     0x0028</span>
<span class="cp">#define cfgIND_ADDR_A_0     0x0000</span>
<span class="cp">#define cfgIND_ADDR_A_1     0x0001</span>
<span class="cp">#define cfgIND_ADDR_A_2     0x0002</span>
<span class="cp">#define cfgIND_DATA_A       0x0003</span>
<span class="cp">#define cfgREG_BASE         0x0004</span>
<span class="cp">#define cfgINTF_CNTL        0x0005</span>
<span class="cp">#define cfgSTATUS           0x0006</span>
<span class="cp">#define cfgCPU_DEFAULTS     0x0007</span>
<span class="cp">#define cfgIND_ADDR_B_0     0x0008</span>
<span class="cp">#define cfgIND_ADDR_B_1     0x0009</span>
<span class="cp">#define cfgIND_ADDR_B_2     0x000A</span>
<span class="cp">#define cfgIND_DATA_B       0x000B</span>
<span class="cp">#define cfgPM4_RPTR         0x000C</span>
<span class="cp">#define cfgSCRATCH          0x000D</span>
<span class="cp">#define cfgPM4_WRPTR_0      0x000E</span>
<span class="cp">#define cfgPM4_WRPTR_1      0x000F</span>
<span class="cm">/* Block CIF End: */</span>

<span class="cm">/* Block CP Start: */</span>
<span class="cp">#define mmSCRATCH_UMSK      0x0280</span>
<span class="cp">#define mmSCRATCH_ADDR      0x0284</span>
<span class="cp">#define mmGEN_INT_CNTL      0x0200</span>
<span class="cp">#define mmGEN_INT_STATUS    0x0204</span>
<span class="cm">/* Block CP End: */</span>

<span class="cm">/* Block DISPLAY Start: */</span>
<span class="cp">#define mmLCD_FORMAT        0x0410</span>
<span class="cp">#define mmGRAPHIC_CTRL      0x0414</span>
<span class="cp">#define mmGRAPHIC_OFFSET    0x0418</span>
<span class="cp">#define mmGRAPHIC_PITCH     0x041C</span>
<span class="cp">#define mmCRTC_TOTAL        0x0420</span>
<span class="cp">#define mmACTIVE_H_DISP     0x0424</span>
<span class="cp">#define mmACTIVE_V_DISP     0x0428</span>
<span class="cp">#define mmGRAPHIC_H_DISP    0x042C</span>
<span class="cp">#define mmGRAPHIC_V_DISP    0x0430</span>
<span class="cp">#define mmVIDEO_CTRL        0x0434</span>
<span class="cp">#define mmGRAPHIC_KEY       0x0438</span>
<span class="cp">#define mmBRIGHTNESS_CNTL   0x045C</span>
<span class="cp">#define mmDISP_INT_CNTL     0x0488</span>
<span class="cp">#define mmCRTC_SS           0x048C</span>
<span class="cp">#define mmCRTC_LS           0x0490</span>
<span class="cp">#define mmCRTC_REV          0x0494</span>
<span class="cp">#define mmCRTC_DCLK         0x049C</span>
<span class="cp">#define mmCRTC_GS           0x04A0</span>
<span class="cp">#define mmCRTC_VPOS_GS      0x04A4</span>
<span class="cp">#define mmCRTC_GCLK         0x04A8</span>
<span class="cp">#define mmCRTC_GOE          0x04AC</span>
<span class="cp">#define mmCRTC_FRAME        0x04B0</span>
<span class="cp">#define mmCRTC_FRAME_VPOS   0x04B4</span>
<span class="cp">#define mmGPIO_DATA         0x04B8</span>
<span class="cp">#define mmGPIO_CNTL1        0x04BC</span>
<span class="cp">#define mmGPIO_CNTL2        0x04C0</span>
<span class="cp">#define mmLCDD_CNTL1        0x04C4</span>
<span class="cp">#define mmLCDD_CNTL2        0x04C8</span>
<span class="cp">#define mmGENLCD_CNTL1      0x04CC</span>
<span class="cp">#define mmGENLCD_CNTL2      0x04D0</span>
<span class="cp">#define mmDISP_DEBUG        0x04D4</span>
<span class="cp">#define mmDISP_DB_BUF_CNTL  0x04D8</span>
<span class="cp">#define mmDISP_CRC_SIG      0x04DC</span>
<span class="cp">#define mmCRTC_DEFAULT_COUNT    0x04E0</span>
<span class="cp">#define mmLCD_BACKGROUND_COLOR  0x04E4</span>
<span class="cp">#define mmCRTC_PS2          0x04E8</span>
<span class="cp">#define mmCRTC_PS2_VPOS     0x04EC</span>
<span class="cp">#define mmCRTC_PS1_ACTIVE   0x04F0</span>
<span class="cp">#define mmCRTC_PS1_NACTIVE  0x04F4</span>
<span class="cp">#define mmCRTC_GCLK_EXT     0x04F8</span>
<span class="cp">#define mmCRTC_ALW          0x04FC</span>
<span class="cp">#define mmCRTC_ALW_VPOS     0x0500</span>
<span class="cp">#define mmCRTC_PSK          0x0504</span>
<span class="cp">#define mmCRTC_PSK_HPOS     0x0508</span>
<span class="cp">#define mmCRTC_CV4_START    0x050C</span>
<span class="cp">#define mmCRTC_CV4_END      0x0510</span>
<span class="cp">#define mmCRTC_CV4_HPOS     0x0514</span>
<span class="cp">#define mmCRTC_ECK          0x051C</span>
<span class="cp">#define mmREFRESH_CNTL      0x0520</span>
<span class="cp">#define mmGENLCD_CNTL3      0x0524</span>
<span class="cp">#define mmGPIO_DATA2        0x0528</span>
<span class="cp">#define mmGPIO_CNTL3        0x052C</span>
<span class="cp">#define mmGPIO_CNTL4        0x0530</span>
<span class="cp">#define mmCHIP_STRAP        0x0534</span>
<span class="cp">#define mmDISP_DEBUG2       0x0538</span>
<span class="cp">#define mmDEBUG_BUS_CNTL    0x053C</span>
<span class="cp">#define mmGAMMA_VALUE1      0x0540</span>
<span class="cp">#define mmGAMMA_VALUE2      0x0544</span>
<span class="cp">#define mmGAMMA_SLOPE       0x0548</span>
<span class="cp">#define mmGEN_STATUS        0x054C</span>
<span class="cp">#define mmHW_INT            0x0550</span>
<span class="cm">/* Block DISPLAY End: */</span>

<span class="cm">/* Block GFX Start: */</span>
<span class="cp">#define mmDST_OFFSET          0x1004</span>
<span class="cp">#define mmDST_PITCH           0x1008</span>
<span class="cp">#define mmDST_Y_X             0x1038</span>
<span class="cp">#define mmDST_WIDTH_HEIGHT    0x1198</span>
<span class="cp">#define mmDP_GUI_MASTER_CNTL  0x106C</span>
<span class="cp">#define mmBRUSH_OFFSET        0x108C</span>
<span class="cp">#define mmBRUSH_Y_X           0x1074</span>
<span class="cp">#define mmDP_BRUSH_FRGD_CLR   0x107C</span>
<span class="cp">#define mmSRC_OFFSET          0x11AC</span>
<span class="cp">#define mmSRC_PITCH           0x11B0</span>
<span class="cp">#define mmSRC_Y_X             0x1034</span>
<span class="cp">#define mmDEFAULT_PITCH_OFFSET      0x10A0</span>
<span class="cp">#define mmDEFAULT_SC_BOTTOM_RIGHT   0x10A8</span>
<span class="cp">#define mmDEFAULT2_SC_BOTTOM_RIGHT  0x10AC</span>
<span class="cp">#define mmSC_TOP_LEFT         0x11BC</span>
<span class="cp">#define mmSC_BOTTOM_RIGHT     0x11C0</span>
<span class="cp">#define mmSRC_SC_BOTTOM_RIGHT 0x11C4</span>
<span class="cp">#define mmGLOBAL_ALPHA        0x1210</span>
<span class="cp">#define mmFILTER_COEF         0x1214</span>
<span class="cp">#define mmMVC_CNTL_START      0x11E0</span>
<span class="cp">#define mmE2_ARITHMETIC_CNTL  0x1220</span>
<span class="cp">#define mmDP_CNTL             0x11C8</span>
<span class="cp">#define mmDP_CNTL_DST_DIR     0x11CC</span>
<span class="cp">#define mmDP_DATATYPE         0x12C4</span>
<span class="cp">#define mmDP_MIX              0x12C8</span>
<span class="cp">#define mmDP_WRITE_MSK        0x12CC</span>
<span class="cp">#define mmENG_CNTL            0x13E8</span>
<span class="cp">#define mmENG_PERF_CNT        0x13F0</span>
<span class="cm">/* Block GFX End: */</span>

<span class="cm">/* Block IDCT Start: */</span>
<span class="cp">#define mmIDCT_RUNS         0x0C00</span>
<span class="cp">#define mmIDCT_LEVELS       0x0C04</span>
<span class="cp">#define mmIDCT_CONTROL      0x0C3C</span>
<span class="cp">#define mmIDCT_AUTH_CONTROL 0x0C08</span>
<span class="cp">#define mmIDCT_AUTH         0x0C0C</span>
<span class="cm">/* Block IDCT End: */</span>

<span class="cm">/* Block MC Start: */</span>
<span class="cp">#define mmMEM_CNTL             0x0180</span>
<span class="cp">#define mmMEM_ARB              0x0184</span>
<span class="cp">#define mmMC_FB_LOCATION       0x0188</span>
<span class="cp">#define mmMEM_EXT_CNTL         0x018C</span>
<span class="cp">#define mmMC_EXT_MEM_LOCATION  0x0190</span>
<span class="cp">#define mmMEM_EXT_TIMING_CNTL  0x0194</span>
<span class="cp">#define mmMEM_SDRAM_MODE_REG   0x0198</span>
<span class="cp">#define mmMEM_IO_CNTL          0x019C</span>
<span class="cp">#define mmMC_DEBUG             0x01A0</span>
<span class="cp">#define mmMC_BIST_CTRL         0x01A4</span>
<span class="cp">#define mmMC_BIST_COLLAR_READ  0x01A8</span>
<span class="cp">#define mmTC_MISMATCH          0x01AC</span>
<span class="cp">#define mmMC_PERF_MON_CNTL     0x01B0</span>
<span class="cp">#define mmMC_PERF_COUNTERS     0x01B4</span>
<span class="cm">/* Block MC End: */</span>

<span class="cm">/* Block BM Start: */</span>
<span class="cp">#define mmBM_EXT_MEM_BANDWIDTH    0x0A00</span>
<span class="cp">#define mmBM_OFFSET               0x0A04</span>
<span class="cp">#define mmBM_MEM_EXT_TIMING_CNTL  0x0A08</span>
<span class="cp">#define mmBM_MEM_EXT_CNTL         0x0A0C</span>
<span class="cp">#define mmBM_MEM_MODE_REG         0x0A10</span>
<span class="cp">#define mmBM_MEM_IO_CNTL          0x0A18</span>
<span class="cp">#define mmBM_CONFIG               0x0A1C</span>
<span class="cp">#define mmBM_STATUS               0x0A20</span>
<span class="cp">#define mmBM_DEBUG                0x0A24</span>
<span class="cp">#define mmBM_PERF_MON_CNTL        0x0A28</span>
<span class="cp">#define mmBM_PERF_COUNTERS        0x0A2C</span>
<span class="cp">#define mmBM_PERF2_MON_CNTL       0x0A30</span>
<span class="cp">#define mmBM_PERF2_COUNTERS       0x0A34</span>
<span class="cm">/* Block BM End: */</span>

<span class="cm">/* Block RBBM Start: */</span>
<span class="cp">#define mmWAIT_UNTIL        0x1400</span>
<span class="cp">#define mmISYNC_CNTL        0x1404</span>
<span class="cp">#define mmRBBM_STATUS       0x0140</span>
<span class="cp">#define mmRBBM_CNTL         0x0144</span>
<span class="cp">#define mmNQWAIT_UNTIL      0x0150</span>
<span class="cm">/* Block RBBM End: */</span>

<span class="cm">/* Block CG Start: */</span>
<span class="cp">#define mmCLK_PIN_CNTL      0x0080</span>
<span class="cp">#define mmPLL_REF_FB_DIV    0x0084</span>
<span class="cp">#define mmPLL_CNTL          0x0088</span>
<span class="cp">#define mmSCLK_CNTL         0x008C</span>
<span class="cp">#define mmPCLK_CNTL         0x0090</span>
<span class="cp">#define mmCLK_TEST_CNTL     0x0094</span>
<span class="cp">#define mmPWRMGT_CNTL       0x0098</span>
<span class="cp">#define mmPWRMGT_STATUS     0x009C</span>
<span class="cm">/* Block CG End: */</span>

<span class="cm">/* default value definitions */</span>
<span class="cp">#define defWRAP_TOP_DIR        0x00000000</span>
<span class="cp">#define defWRAP_START_DIR      0x00000000</span>
<span class="cp">#define defCFGREG_BASE         0x00000000</span>
<span class="cp">#define defCIF_IO              0x000C0902</span>
<span class="cp">#define defINTF_CNTL           0x00000011</span>
<span class="cp">#define defCPU_DEFAULTS        0x00000006</span>
<span class="cp">#define defHW_INT              0x00000000</span>
<span class="cp">#define defMC_EXT_MEM_LOCATION 0x07ff0000</span>
<span class="cp">#define defTC_MISMATCH         0x00000000</span>

<span class="cp">#define W100_CFG_BASE          0x0</span>
<span class="cp">#define W100_CFG_LEN           0x10</span>
<span class="cp">#define W100_REG_BASE          0x10000</span>
<span class="cp">#define W100_REG_LEN           0x2000</span>
<span class="cp">#define MEM_INT_BASE_VALUE     0x100000</span>
<span class="cp">#define MEM_EXT_BASE_VALUE     0x800000</span>
<span class="cp">#define MEM_INT_SIZE           0x05ffff</span>
<span class="cp">#define MEM_WINDOW_BASE        0x100000</span>
<span class="cp">#define MEM_WINDOW_SIZE        0xf00000</span>

<span class="cp">#define WRAP_BUF_BASE_VALUE    0x80000</span>
<span class="cp">#define WRAP_BUF_TOP_VALUE     0xbffff</span>

<span class="cp">#define CHIP_ID_W100           0x57411002</span>
<span class="cp">#define CHIP_ID_W3200          0x56441002</span>
<span class="cp">#define CHIP_ID_W3220          0x57441002</span>

<span class="cm">/* Register structure definitions */</span>

<span class="k">struct</span> <span class="n">wrap_top_dir_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">top_addr</span>  <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
	<span class="n">u32</span>           <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">wrap_top_dir_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wrap_top_dir_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">wrap_start_dir_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">start_addr</span> <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
	<span class="n">u32</span>            <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">wrap_start_dir_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wrap_start_dir_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">cif_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">swap_reg</span>                 <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">swap_fbuf_1</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">swap_fbuf_2</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">swap_fbuf_3</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pmi_int_disable</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pmi_schmen_disable</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intb_oe</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_wait_to_compensate_dq_prop_dly</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">compensate_wait_rd_size</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">wait_asserted_timeout_val</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">wait_masked_val</span>          <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_wait_timeout</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_one_clk_setup_before_wait</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">interrupt_active_high</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_overwrite_straps</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">strap_wait_active_hi</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lat_busy_count</span>           <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lat_rd_pm4_sclk_busy</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_system_bits</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_mr</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cif_spare_1</span>              <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">cif_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cif_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">cfgreg_base_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cfgreg_base</span>  <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">u32</span>              <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">cfgreg_base_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cfgreg_base_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">cif_io_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dq_srp</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dq_srn</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dq_sp</span>      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dq_sn</span>      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">waitb_srp</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">waitb_srn</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">waitb_sp</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">waitb_sn</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intb_srp</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intb_srn</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intb_sp</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intb_sn</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>            <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">cif_io_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cif_io_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">cif_read_dbg_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">unpacker_pre_fetch_trig_gen</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dly_second_rd_fetch_trig</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rst_rd_burst_id</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_rd_burst_id</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_block_rd_when_packer_is_not_emp</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_pre_fetch_cntl_sm</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rbbm_chrncy_dis</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rbbm_rd_after_wr_lat</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_be_during_rd</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">one_clk_invalidate_pulse</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_chnl_priority</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rst_read_path_a_pls</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rst_read_path_b_pls</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_reg_rd_fetch_trig</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_rd_fetch_trig_from_ind_addr</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_rd_same_byte_to_trig_fetch</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_dir_wrap</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_ring_buf_to_force_dec</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_addr_comp_in_16bit</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clr_w</span>                        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_rd_tag_is_3</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_load_when_ful_a</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_load_when_ful_b</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                              <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">cif_read_dbg_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cif_read_dbg_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">cif_write_dbg_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">packer_timeout_count</span>          <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_upper_load_cond</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_chnl_change_cond</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_addr_comp_cond</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_load_same_byte_addr_cond</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_timeout_cond</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_timeout_during_rbbm</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_packer_ful_during_rbbm_timeout</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_dword_split_to_rbbm</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_dummy_val</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dummy_val_sel</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask_pm4_wrptr_dec</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_mc_clean_cond</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_two_reqi_during_ful</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_reqi_during_idle_clk</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_global</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_wr_buf_dbg_load</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_wr_buf_dbg_path</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sel_wr_buf_byte</span>               <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_rd_flush_wr</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_packer_ful_cond</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_invalidate_by_ops_chnl</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_halt_when_reqi_err</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cif_spare_2</span>                   <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span>                               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">cif_write_dbg_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cif_write_dbg_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>


<span class="k">struct</span> <span class="n">intf_cntl_t</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ad_inc_a</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ring_buf_a</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rd_fetch_trigger_a</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rd_data_rdy_a</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ad_inc_b</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ring_buf_b</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rd_fetch_trigger_b</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rd_data_rdy_b</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">intf_cntl_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intf_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">cpu_defaults_t</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">unpack_rd_data</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">access_ind_addr_a</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">access_ind_addr_b</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">access_scratch_reg</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">pack_wr_data</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">transition_size</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">en_read_buf_mode</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rd_fetch_scratch</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">cpu_defaults_u</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_defaults_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">crtc_total_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">crtc_h_total</span> <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>              <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtc_v_total</span> <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>              <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">crtc_total_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">crtc_total_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">crtc_ss_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ss_start</span>    <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>             <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ss_end</span>      <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>             <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ss_align</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ss_pol</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ss_run_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ss_en</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">crtc_ss_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">crtc_ss_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">active_h_disp_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">active_h_start</span>  <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">active_h_end</span>    <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">active_h_disp_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">active_h_disp_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">active_v_disp_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">active_v_start</span>  <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">active_v_end</span>    <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">active_v_disp_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">active_v_disp_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">graphic_h_disp_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">graphic_h_start</span> <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">graphic_h_end</span>   <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">graphic_h_disp_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graphic_h_disp_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">graphic_v_disp_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">graphic_v_start</span> <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">graphic_v_end</span>   <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">graphic_v_disp_u</span><span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graphic_v_disp_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">graphic_ctrl_t_w100</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">color_depth</span>       <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">portrait_mode</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">low_power_on</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">req_freq</span>          <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_crtc</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_graphic_req</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_graphic_crtc</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">total_req_graphic</span> <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lcd_pclk_on</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lcd_sclk_on</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pclk_running</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_running</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                   <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">graphic_ctrl_t_w32xx</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">color_depth</span>       <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">portrait_mode</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">low_power_on</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">req_freq</span>          <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_crtc</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_graphic_req</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_graphic_crtc</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">total_req_graphic</span> <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lcd_pclk_on</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lcd_sclk_on</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pclk_running</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_running</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                   <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">graphic_ctrl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graphic_ctrl_t_w100</span> <span class="n">f_w100</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graphic_ctrl_t_w32xx</span> <span class="n">f_w32xx</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">video_ctrl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">video_mode</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">keyer_en</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_video_req</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_graphic_req_video</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_video_crtc</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">video_hor_exp</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">video_ver_exp</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">uv_combine</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">total_req_video</span>  <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">video_ch_sel</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">video_portrait</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">yuv2rgb_en</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">yuv2rgb_option</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">video_inv_hor</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">video_inv_ver</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gamma_sel</span>        <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_limit</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_uv_hblend</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rgb_gamma_sel</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">video_ctrl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">video_ctrl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">disp_db_buf_cntl_rd_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">en_db_buf</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">update_db_buf_done</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">db_buf_cntl</span>         <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>                     <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">disp_db_buf_cntl_rd_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">disp_db_buf_cntl_rd_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">disp_db_buf_cntl_wr_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">en_db_buf</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">update_db_buf</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">db_buf_cntl</span>    <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>                <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">disp_db_buf_cntl_wr_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">disp_db_buf_cntl_wr_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">gamma_value1_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">gamma1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gamma2</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gamma3</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gamma4</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">gamma_value1_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gamma_value1_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">gamma_value2_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">gamma5</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gamma6</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gamma7</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gamma8</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">gamma_value2_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gamma_value2_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">gamma_slope_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">slope1</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slope2</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slope3</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slope4</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slope5</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slope6</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slope7</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slope8</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>          <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">gamma_slope_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gamma_slope_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">mc_ext_mem_location_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">mc_ext_mem_start</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_ext_mem_top</span>   <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">mc_ext_mem_location_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mc_ext_mem_location_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">mc_fb_location_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">mc_fb_start</span>      <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_fb_top</span>        <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">mc_fb_location_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mc_fb_location_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">clk_pin_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">osc_en</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">osc_gain</span>         <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dont_use_xtalin</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">xtalin_pm_en</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">xtalin_dbl_en</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cg_debug</span>         <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">clk_pin_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_pin_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">pll_ref_fb_div_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pll_ref_div</span>      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_fb_div_int</span>   <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_fb_div_frac</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_reset_time</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_lock_time</span>    <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">pll_ref_fb_div_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_ref_fb_div_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">pll_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pll_pwdn</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_reset</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_pm_en</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_mode</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_refclk_sel</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_fbclk_sel</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_tcpoff</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_pcp</span>         <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_pvg</span>         <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_vcofr</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_ioffset</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_pecc_mode</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_pecc_scon</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_dactal</span>      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_cp_clip</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_conf</span>        <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_mbctrl</span>      <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_ring_off</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">pll_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">sclk_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">sclk_src_sel</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>                      <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_post_div_fast</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_clkon_hys</span>       <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_post_div_slow</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_cg_ok2switch_en</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_reg</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_disp</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_mc</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_extmc</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_cp</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_e2</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_e3</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_idct</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk_force_bist</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">busy_extend_cp</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">busy_extend_e2</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">busy_extend_e3</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">busy_extend_idct</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                      <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">sclk_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sclk_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">pclk_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pclk_src_sel</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pclk_post_div</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pclk_force_disp</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">pclk_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pclk_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>


<span class="cp">#define TESTCLK_SRC_PLL   0x01</span>
<span class="cp">#define TESTCLK_SRC_SCLK  0x02</span>
<span class="cp">#define TESTCLK_SRC_PCLK  0x03</span>
<span class="cm">/* 4 and 5 seem to by XTAL/M */</span>
<span class="cp">#define TESTCLK_SRC_XTAL  0x06</span>

<span class="k">struct</span> <span class="n">clk_test_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">testclk_sel</span>      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">start_check_freq</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tstcount_rst</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                  <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">test_count</span>       <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">clk_test_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_test_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">pwrmgt_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pwm_enable</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_mode_req</span>         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_wakeup_cond</span>      <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_fast_noml_hw_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_noml_fast_hw_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_fast_noml_cond</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_noml_fast_cond</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_idle_timer</span>       <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_busy_timer</span>       <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">pwrmgt_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pwrmgt_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cp">#define SRC_DATATYPE_EQU_DST	3</span>

<span class="cp">#define ROP3_SRCCOPY	0xcc</span>
<span class="cp">#define ROP3_PATCOPY	0xf0</span>

<span class="cp">#define GMC_BRUSH_SOLID_COLOR	13</span>
<span class="cp">#define GMC_BRUSH_NONE			15</span>

<span class="cp">#define DP_SRC_MEM_RECTANGULAR	2</span>

<span class="cp">#define DP_OP_ROP	0</span>

<span class="k">struct</span> <span class="n">dp_gui_master_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">gmc_src_pitch_offset_cntl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_dst_pitch_offset_cntl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_src_clipping</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_dst_clipping</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_brush_datatype</span>        <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_dst_datatype</span>          <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_src_datatype</span>          <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_byte_pix_order</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_default_sel</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_rop3</span>                  <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_dp_src_source</span>         <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_clr_cmp_fcn_dis</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_wr_msk_dis</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmc_dp_op</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">dp_gui_master_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dp_gui_master_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">rbbm_status_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cmdfifo_avail</span>   <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hirq_on_rbb</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cprq_on_rbb</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cfrq_on_rbb</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hirq_in_rtbuf</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cprq_in_rtbuf</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cfrq_in_rtbuf</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cf_pipe_busy</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eng_ev_busy</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cp_cmdstrm_busy</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">e2_busy</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rb2d_busy</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rb3d_busy</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">se_busy</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">re_busy</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tam_busy</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tdm_busy</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pb_busy</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                 <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gui_active</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">rbbm_status_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rbbm_status_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">dp_datatype_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dp_dst_datatype</span>   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>                   <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_brush_datatype</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_src2_type</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_src2_datatype</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_src_datatype</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>                   <span class="o">:</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_byte_pix_order</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">dp_datatype_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dp_datatype_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">dp_mix_t</span> <span class="p">{</span>
	<span class="n">u32</span>                <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_src_source</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_src2_source</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>                <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_rop3</span>        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_op</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">dp_mix_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dp_mix_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">eng_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">erc_reg_rd_ws</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">erc_reg_wr_ws</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">erc_idle_reg_wr</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_engine_triggers</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_rop_src_uses_dst_w_h</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dis_src_uses_dst_dirmaj</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                          <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">force_3dclk_when_2dclk</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>                          <span class="o">:</span> <span class="mi">19</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">eng_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">eng_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">dp_cntl_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dst_x_dir</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_y_dir</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_x_dir</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_y_dir</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_major_x</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_major_x</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>             <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">dp_cntl_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dp_cntl_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">dp_cntl_dst_dir_t</span> <span class="p">{</span>
	<span class="n">u32</span>           <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_y_dir</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>           <span class="o">:</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_x_dir</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">dp_cntl_dst_dir_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dp_cntl_dst_dir_t</span> <span class="n">f</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
