
*** Running vivado
    with args -log lab8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/lab8_template/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top lab8 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31248 
WARNING: [Synth 8-992] op_rst is already implicitly declared earlier [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1289]
WARNING: [Synth 8-992] key_down is already implicitly declared earlier [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1304]
WARNING: [Synth 8-992] last_change is already implicitly declared earlier [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1305]
WARNING: [Synth 8-992] key_valid is already implicitly declared earlier [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1306]
WARNING: [Synth 8-6901] identifier 'op_rst' is used before its declaration [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1166]
WARNING: [Synth 8-6901] identifier 'op_rst' is used before its declaration [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1168]
WARNING: [Synth 8-6901] identifier 'key_down' is used before its declaration [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1179]
WARNING: [Synth 8-6901] identifier 'KEY_CODES' is used before its declaration [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1179]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 850.047 ; gain = 239.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1113]
	Parameter KEY_CODES bound to: 72'b000011100000011011000100011000101011000110100000110011000111011000101101 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/clock_divider.v:1]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_control' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:95]
	Parameter LEN bound to: 512 - type: integer 
	Parameter KEY_CODES bound to: 72'b000011100000011011000100011000101011000110100000110011000111011000101101 
INFO: [Synth 8-6155] done synthesizing module 'player_control' (2#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:95]
INFO: [Synth 8-6157] synthesizing module 'music_example' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:254]
	Parameter KEY_CODES bound to: 72'b000011100000011011000100011000101011000110100000110011000111011000101101 
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:683]
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1034]
INFO: [Synth 8-6155] done synthesizing module 'music_example' (3#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:254]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:16]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (4#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:16]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/speaker_control.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/speaker_control.v:56]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (5#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/speaker_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (6#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (7#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/onepulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/user/lab8_v2/lab8_v2.runs/synth_1/.Xil/Vivado-23784-LAPTOP-799OM31Q/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (8#1) [C:/Users/user/lab8_v2/lab8_v2.runs/synth_1/.Xil/Vivado-23784-LAPTOP-799OM31Q/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (9#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1049]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (10#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1049]
INFO: [Synth 8-6155] done synthesizing module 'lab8' (11#1) [C:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/imports/lab8_template/lab8.v:1113]
WARNING: [Synth 8-3917] design lab8 has port _led[12] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[11] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[10] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[9] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[8] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[7] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[6] driven by constant 0
WARNING: [Synth 8-3331] design music_example has unconnected port rdNum[11]
WARNING: [Synth 8-3331] design music_example has unconnected port rdNum[10]
WARNING: [Synth 8-3331] design music_example has unconnected port rdNum[9]
WARNING: [Synth 8-3331] design music_example has unconnected port rdNum[8]
WARNING: [Synth 8-3331] design music_example has unconnected port key_valid
WARNING: [Synth 8-3331] design player_control has unconnected port key_valid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 994.922 ; gain = 384.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 994.922 ; gain = 384.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 994.922 ; gain = 384.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 994.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kb/inst'
Finished Parsing XDC File [c:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kb/inst'
Parsing XDC File [C:/Users/user/lab8_v2/lab8_v2.srcs/constrs_1/imports/lab8_template/lab8_constrain.xdc]
Finished Parsing XDC File [C:/Users/user/lab8_v2/lab8_v2.srcs/constrs_1/imports/lab8_template/lab8_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/lab8_v2/lab8_v2.srcs/constrs_1/imports/lab8_template/lab8_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1130.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1130.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1130.625 ; gain = 520.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1130.625 ; gain = 520.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/user/lab8_v2/lab8_v2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for kb/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1130.625 ; gain = 520.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_press" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_record" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'SevenSegment'
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             1111
*
                  iSTATE |                              001 |                             1110
                 iSTATE0 |                              010 |                             1101
                 iSTATE1 |                              011 |                             1011
                 iSTATE2 |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_reg' using encoding 'sequential' in module 'SevenSegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1130.625 ; gain = 520.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lab8__GB0     |           1|     27542|
|2     |lab8__GB1     |           1|     13281|
|3     |lab8__GB2     |           1|     10229|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 258   
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	 514 Input     26 Bit        Muxes := 2     
	   9 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 282   
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module player_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module music_example 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 257   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	 514 Input     26 Bit        Muxes := 2     
	   9 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 257   
Module debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onepulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module SevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
Module note_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP audio_left2, operation Mode is: (C:0x2000)+A*(B:0x900).
DSP Report: operator audio_left2 is absorbed into DSP audio_left2.
DSP Report: operator audio_left3 is absorbed into DSP audio_left2.
DSP Report: Generating DSP audio_left3, operation Mode is: A*(B:0x900).
DSP Report: operator audio_left3 is absorbed into DSP audio_left3.
WARNING: [Synth 8-3917] design lab8 has port _led[12] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[11] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[10] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[9] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[8] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[7] driven by constant 0
WARNING: [Synth 8-3917] design lab8 has port _led[6] driven by constant 0
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[5]' (FDP) to 'i_0/nums_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[9]' (FDP) to 'i_0/nums_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[13]' (FDP) to 'i_0/nums_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[4]' (FDC) to 'i_0/nums_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[8]' (FDC) to 'i_0/nums_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[12]' (FDC) to 'i_0/nums_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[6]' (FDC) to 'i_0/nums_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[10]' (FDC) to 'i_0/nums_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nums_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[7]' (FDP) to 'i_0/nums_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/nums_reg[11]' (FDP) to 'i_0/nums_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nums_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[255][9]' (FDCE) to 'i_0/music_00/record_reg[255][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[254][9]' (FDCE) to 'i_0/music_00/record_reg[254][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[253][9]' (FDCE) to 'i_0/music_00/record_reg[253][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[252][9]' (FDCE) to 'i_0/music_00/record_reg[252][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[251][9]' (FDCE) to 'i_0/music_00/record_reg[251][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[250][9]' (FDCE) to 'i_0/music_00/record_reg[250][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[249][9]' (FDCE) to 'i_0/music_00/record_reg[249][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[248][9]' (FDCE) to 'i_0/music_00/record_reg[248][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[247][9]' (FDCE) to 'i_0/music_00/record_reg[247][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[246][9]' (FDCE) to 'i_0/music_00/record_reg[246][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[245][9]' (FDCE) to 'i_0/music_00/record_reg[245][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[244][9]' (FDCE) to 'i_0/music_00/record_reg[244][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[243][9]' (FDCE) to 'i_0/music_00/record_reg[243][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[242][9]' (FDCE) to 'i_0/music_00/record_reg[242][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[241][9]' (FDCE) to 'i_0/music_00/record_reg[241][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[240][9]' (FDCE) to 'i_0/music_00/record_reg[240][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[239][9]' (FDCE) to 'i_0/music_00/record_reg[239][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[238][9]' (FDCE) to 'i_0/music_00/record_reg[238][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[237][9]' (FDCE) to 'i_0/music_00/record_reg[237][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[236][9]' (FDCE) to 'i_0/music_00/record_reg[236][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[235][9]' (FDCE) to 'i_0/music_00/record_reg[235][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[234][9]' (FDCE) to 'i_0/music_00/record_reg[234][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[233][9]' (FDCE) to 'i_0/music_00/record_reg[233][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[232][9]' (FDCE) to 'i_0/music_00/record_reg[232][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[231][9]' (FDCE) to 'i_0/music_00/record_reg[231][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[230][9]' (FDCE) to 'i_0/music_00/record_reg[230][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[229][9]' (FDCE) to 'i_0/music_00/record_reg[229][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[228][9]' (FDCE) to 'i_0/music_00/record_reg[228][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[227][9]' (FDCE) to 'i_0/music_00/record_reg[227][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[226][9]' (FDCE) to 'i_0/music_00/record_reg[226][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[225][9]' (FDCE) to 'i_0/music_00/record_reg[225][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[224][9]' (FDCE) to 'i_0/music_00/record_reg[224][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[223][9]' (FDCE) to 'i_0/music_00/record_reg[223][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[222][9]' (FDCE) to 'i_0/music_00/record_reg[222][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[221][9]' (FDCE) to 'i_0/music_00/record_reg[221][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[220][9]' (FDCE) to 'i_0/music_00/record_reg[220][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[219][9]' (FDCE) to 'i_0/music_00/record_reg[219][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[218][9]' (FDCE) to 'i_0/music_00/record_reg[218][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[217][9]' (FDCE) to 'i_0/music_00/record_reg[217][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[216][9]' (FDCE) to 'i_0/music_00/record_reg[216][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[215][9]' (FDCE) to 'i_0/music_00/record_reg[215][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[214][9]' (FDCE) to 'i_0/music_00/record_reg[214][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[213][9]' (FDCE) to 'i_0/music_00/record_reg[213][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[212][9]' (FDCE) to 'i_0/music_00/record_reg[212][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[211][9]' (FDCE) to 'i_0/music_00/record_reg[211][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[210][9]' (FDCE) to 'i_0/music_00/record_reg[210][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[209][9]' (FDCE) to 'i_0/music_00/record_reg[209][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[208][9]' (FDCE) to 'i_0/music_00/record_reg[208][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[207][9]' (FDCE) to 'i_0/music_00/record_reg[207][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[206][9]' (FDCE) to 'i_0/music_00/record_reg[206][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[205][9]' (FDCE) to 'i_0/music_00/record_reg[205][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[204][9]' (FDCE) to 'i_0/music_00/record_reg[204][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[203][9]' (FDCE) to 'i_0/music_00/record_reg[203][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[202][9]' (FDCE) to 'i_0/music_00/record_reg[202][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[201][9]' (FDCE) to 'i_0/music_00/record_reg[201][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[200][9]' (FDCE) to 'i_0/music_00/record_reg[200][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[199][9]' (FDCE) to 'i_0/music_00/record_reg[199][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[198][9]' (FDCE) to 'i_0/music_00/record_reg[198][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[197][9]' (FDCE) to 'i_0/music_00/record_reg[197][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[196][9]' (FDCE) to 'i_0/music_00/record_reg[196][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[195][9]' (FDCE) to 'i_0/music_00/record_reg[195][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[194][9]' (FDCE) to 'i_0/music_00/record_reg[194][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[193][9]' (FDCE) to 'i_0/music_00/record_reg[193][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[192][9]' (FDCE) to 'i_0/music_00/record_reg[192][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[191][9]' (FDCE) to 'i_0/music_00/record_reg[191][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[190][9]' (FDCE) to 'i_0/music_00/record_reg[190][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[189][9]' (FDCE) to 'i_0/music_00/record_reg[189][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[188][9]' (FDCE) to 'i_0/music_00/record_reg[188][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[187][9]' (FDCE) to 'i_0/music_00/record_reg[187][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[186][9]' (FDCE) to 'i_0/music_00/record_reg[186][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[185][9]' (FDCE) to 'i_0/music_00/record_reg[185][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[184][9]' (FDCE) to 'i_0/music_00/record_reg[184][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[183][9]' (FDCE) to 'i_0/music_00/record_reg[183][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[182][9]' (FDCE) to 'i_0/music_00/record_reg[182][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[181][9]' (FDCE) to 'i_0/music_00/record_reg[181][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[180][9]' (FDCE) to 'i_0/music_00/record_reg[180][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[179][9]' (FDCE) to 'i_0/music_00/record_reg[179][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[178][9]' (FDCE) to 'i_0/music_00/record_reg[178][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[177][9]' (FDCE) to 'i_0/music_00/record_reg[177][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[176][9]' (FDCE) to 'i_0/music_00/record_reg[176][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[175][9]' (FDCE) to 'i_0/music_00/record_reg[175][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[174][9]' (FDCE) to 'i_0/music_00/record_reg[174][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[173][9]' (FDCE) to 'i_0/music_00/record_reg[173][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[172][9]' (FDCE) to 'i_0/music_00/record_reg[172][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[171][9]' (FDCE) to 'i_0/music_00/record_reg[171][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[170][9]' (FDCE) to 'i_0/music_00/record_reg[170][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[169][9]' (FDCE) to 'i_0/music_00/record_reg[169][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[168][9]' (FDCE) to 'i_0/music_00/record_reg[168][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[167][9]' (FDCE) to 'i_0/music_00/record_reg[167][31]'
INFO: [Synth 8-3886] merging instance 'i_0/music_00/record_reg[166][9]' (FDCE) to 'i_0/music_00/record_reg[166][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[255][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[254][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[253][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[252][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[251][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[250][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[249][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[248][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[247][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[246][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[245][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[244][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[243][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[242][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[241][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[240][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[239][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[238][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[237][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[236][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[235][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[234][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[233][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[232][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[231][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[230][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[229][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[228][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[227][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[226][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[225][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[224][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[223][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[222][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[221][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[220][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[219][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[218][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[217][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[216][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[215][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[214][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[213][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[212][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[211][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[210][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[209][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[208][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[207][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[206][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[205][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[204][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[203][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[202][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[201][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[200][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[199][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[198][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[197][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[196][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[195][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[194][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[193][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[192][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[191][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[190][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[189][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[188][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[187][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[186][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[185][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[184][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[183][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[182][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[181][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[180][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[179][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[178][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[177][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[176][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[175][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[174][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[173][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[172][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[171][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[170][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[169][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[168][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[167][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[166][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[165][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[164][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[163][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[162][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[161][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[160][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[159][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/music_00/\record_reg[158][31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1130.625 ; gain = 520.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|note_gen    | (C:0x2000)+A*(B:0x900) | 16     | 12     | 14     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|note_gen    | A*(B:0x900)            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lab8__GB0     |           1|     10177|
|2     |lab8__GB1     |           1|      4668|
|3     |lab8__GB2     |           1|      3861|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1130.625 ; gain = 520.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1130.625 ; gain = 520.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |lab8__GB0     |           1|     10177|
|2     |lab8__GB1     |           1|      4668|
|3     |lab8__GB2     |           1|      3861|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1170.434 ; gain = 559.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1174.996 ; gain = 564.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1174.996 ; gain = 564.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1174.996 ; gain = 564.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1174.996 ; gain = 564.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1174.996 ; gain = 564.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1174.996 ; gain = 564.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |BUFG           |     3|
|3     |CARRY4         |  1350|
|4     |DSP48E1        |     1|
|5     |DSP48E1_1      |     1|
|6     |LUT1           |   212|
|7     |LUT2           |  2765|
|8     |LUT3           |  2149|
|9     |LUT4           |   632|
|10    |LUT5           |   326|
|11    |LUT6           |  1283|
|12    |MUXF7          |   420|
|13    |MUXF8          |   204|
|14    |FDCE           |  2810|
|15    |FDPE           |   519|
|16    |FDRE           |    69|
|17    |IBUF           |    11|
|18    |OBUF           |    31|
+------+---------------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                | 12798|
|2     |  clock_22         |clock_divider   |    29|
|3     |  db1              |debounce        |    10|
|4     |  db2              |debounce_0      |    10|
|5     |  db3              |debounce_1      |    10|
|6     |  db4              |debounce_2      |    10|
|7     |  db5              |debounce_3      |    10|
|8     |  kb               |KeyboardDecoder |  1465|
|9     |    op             |onepulse_8      |     4|
|10    |  music_00         |music_example   |  4130|
|11    |  nolabel_line1332 |SevenSegment    |    46|
|12    |  noteGen_00       |note_gen        |   223|
|13    |  op1              |onepulse        |     2|
|14    |  op2              |onepulse_4      |     7|
|15    |  op3              |onepulse_5      |     2|
|16    |  op4              |onepulse_6      |     5|
|17    |  op5              |onepulse_7      |     2|
|18    |  playerCtrl_00    |player_control  |  5986|
|19    |  sc               |speaker_control |   123|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1174.996 ; gain = 564.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1174.996 ; gain = 428.707
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1174.996 ; gain = 564.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1181.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1976 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1181.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1181.312 ; gain = 843.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1181.312 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/lab8_v2/lab8_v2.runs/synth_1/lab8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_utilization_synth.rpt -pb lab8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 17:56:43 2022...
