* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Jun 12 2021 20:10:06

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart_rx.M_state_q_RNIRDQO7_0Z0Z_0
T_22_2_wire_logic_cluster/lc_7/out
T_20_2_sp4_h_l_11
T_23_0_span4_vert_22
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_wire_logic_cluster/lc_5/s_r

T_22_2_wire_logic_cluster/lc_7/out
T_20_2_sp4_h_l_11
T_23_0_span4_vert_22
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_wire_logic_cluster/lc_5/s_r

T_22_2_wire_logic_cluster/lc_7/out
T_20_2_sp4_h_l_11
T_23_0_span4_vert_22
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_wire_logic_cluster/lc_5/s_r

T_22_2_wire_logic_cluster/lc_7/out
T_20_2_sp4_h_l_11
T_23_0_span4_vert_22
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_wire_logic_cluster/lc_5/s_r

T_22_2_wire_logic_cluster/lc_7/out
T_20_2_sp4_h_l_11
T_23_0_span4_vert_22
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_wire_logic_cluster/lc_5/s_r

T_22_2_wire_logic_cluster/lc_7/out
T_20_2_sp4_h_l_11
T_23_0_span4_vert_22
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_wire_logic_cluster/lc_5/s_r

T_22_2_wire_logic_cluster/lc_7/out
T_20_2_sp4_h_l_11
T_23_0_span4_vert_22
T_20_2_sp4_h_l_4
T_21_2_lc_trk_g2_4
T_21_2_wire_logic_cluster/lc_5/s_r

End 

Net : uart_rx.M_ctr_q_RNIBJBV1Z0Z_1
T_22_2_wire_logic_cluster/lc_5/out
T_22_2_lc_trk_g2_5
T_22_2_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.m19_0_o2
T_22_2_wire_logic_cluster/lc_2/out
T_22_2_lc_trk_g2_2
T_22_2_wire_logic_cluster/lc_7/in_3

T_22_2_wire_logic_cluster/lc_2/out
T_21_2_lc_trk_g2_2
T_21_2_wire_logic_cluster/lc_1/in_1

T_22_2_wire_logic_cluster/lc_2/out
T_23_1_lc_trk_g3_2
T_23_1_wire_logic_cluster/lc_4/in_3

T_22_2_wire_logic_cluster/lc_2/out
T_23_3_lc_trk_g2_2
T_23_3_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.M_ctr_qZ0Z_5
T_21_2_wire_logic_cluster/lc_3/out
T_22_2_lc_trk_g1_3
T_22_2_wire_logic_cluster/lc_5/in_1

T_21_2_wire_logic_cluster/lc_3/out
T_21_2_lc_trk_g1_3
T_21_2_wire_logic_cluster/lc_4/in_0

T_21_2_wire_logic_cluster/lc_3/out
T_21_2_lc_trk_g1_3
T_21_2_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.M_ctr_qZ0Z_3
T_21_2_wire_logic_cluster/lc_6/out
T_22_2_lc_trk_g1_6
T_22_2_wire_logic_cluster/lc_5/in_0

T_21_2_wire_logic_cluster/lc_6/out
T_21_1_lc_trk_g1_6
T_21_1_wire_logic_cluster/lc_4/in_1

T_21_2_wire_logic_cluster/lc_6/out
T_21_2_lc_trk_g3_6
T_21_2_wire_logic_cluster/lc_6/in_3

End 

Net : uart_rx.M_ctr_qZ0Z_2
T_21_2_wire_logic_cluster/lc_5/out
T_20_2_sp4_h_l_2
T_22_2_lc_trk_g2_7
T_22_2_input_2_5
T_22_2_wire_logic_cluster/lc_5/in_2

T_21_2_wire_logic_cluster/lc_5/out
T_21_1_lc_trk_g0_5
T_21_1_wire_logic_cluster/lc_4/in_3

T_21_2_wire_logic_cluster/lc_5/out
T_21_2_lc_trk_g3_5
T_21_2_wire_logic_cluster/lc_6/in_0

T_21_2_wire_logic_cluster/lc_5/out
T_21_2_lc_trk_g3_5
T_21_2_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.M_ctr_qZ0Z_1
T_21_2_wire_logic_cluster/lc_2/out
T_22_2_lc_trk_g0_2
T_22_2_wire_logic_cluster/lc_5/in_3

T_21_2_wire_logic_cluster/lc_2/out
T_22_2_lc_trk_g0_2
T_22_2_wire_logic_cluster/lc_1/in_3

T_21_2_wire_logic_cluster/lc_2/out
T_21_2_lc_trk_g3_2
T_21_2_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.M_ctr_q_RNILBSE3Z0Z_6
T_22_2_wire_logic_cluster/lc_6/out
T_23_1_lc_trk_g3_6
T_23_1_wire_logic_cluster/lc_6/in_3

T_22_2_wire_logic_cluster/lc_6/out
T_22_2_lc_trk_g2_6
T_22_2_wire_logic_cluster/lc_3/in_3

T_22_2_wire_logic_cluster/lc_6/out
T_21_2_lc_trk_g2_6
T_21_2_wire_logic_cluster/lc_1/in_3

T_22_2_wire_logic_cluster/lc_6/out
T_23_2_lc_trk_g1_6
T_23_2_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.N_25_i
T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_25_1_sp4_v_t_43
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_3/cen

T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_25_1_sp4_v_t_43
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_3/cen

T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_25_1_sp4_v_t_43
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_3/cen

T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_25_1_sp4_v_t_43
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_3/cen

T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_25_1_sp4_v_t_43
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_3/cen

T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_25_1_sp4_v_t_43
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_3/cen

T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_25_1_sp4_v_t_43
T_24_2_lc_trk_g3_3
T_24_2_wire_logic_cluster/lc_3/cen

T_23_1_wire_logic_cluster/lc_6/out
T_22_1_sp4_h_l_4
T_25_0_span4_vert_10
T_24_1_lc_trk_g2_2
T_24_1_wire_logic_cluster/lc_1/cen

End 

Net : uart_rx.M_ctr_q_RNIBJBV1Z0Z_1_cascade_
T_22_2_wire_logic_cluster/lc_5/ltout
T_22_2_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.M_ctr_qZ0Z_6
T_21_2_wire_logic_cluster/lc_4/out
T_22_2_lc_trk_g0_4
T_22_2_wire_logic_cluster/lc_6/in_0

T_21_2_wire_logic_cluster/lc_4/out
T_22_2_lc_trk_g0_4
T_22_2_input_2_2
T_22_2_wire_logic_cluster/lc_2/in_2

T_21_2_wire_logic_cluster/lc_4/out
T_20_2_sp4_h_l_0
T_21_2_lc_trk_g2_0
T_21_2_input_2_4
T_21_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.M_ctr_qZ0Z_4
T_21_2_wire_logic_cluster/lc_7/out
T_22_2_lc_trk_g0_7
T_22_2_wire_logic_cluster/lc_6/in_1

T_21_2_wire_logic_cluster/lc_7/out
T_22_2_lc_trk_g1_7
T_22_2_wire_logic_cluster/lc_2/in_0

T_21_2_wire_logic_cluster/lc_7/out
T_21_1_lc_trk_g1_7
T_21_1_wire_logic_cluster/lc_5/in_3

T_21_2_wire_logic_cluster/lc_7/out
T_21_2_lc_trk_g0_7
T_21_2_input_2_7
T_21_2_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.N_102_0
T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g2_1
T_21_2_wire_logic_cluster/lc_5/in_0

T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g2_1
T_21_2_wire_logic_cluster/lc_7/in_0

T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g2_1
T_21_2_wire_logic_cluster/lc_3/in_0

T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g2_1
T_21_2_wire_logic_cluster/lc_6/in_1

T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g2_1
T_21_2_wire_logic_cluster/lc_0/in_3

T_21_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g2_1
T_21_2_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx.M_state_qZ0Z_1
T_21_3_wire_logic_cluster/lc_2/out
T_21_3_lc_trk_g3_2
T_21_3_wire_logic_cluster/lc_0/in_3

T_21_3_wire_logic_cluster/lc_2/out
T_22_3_lc_trk_g0_2
T_22_3_wire_logic_cluster/lc_1/in_3

T_21_3_wire_logic_cluster/lc_2/out
T_22_3_lc_trk_g1_2
T_22_3_wire_logic_cluster/lc_6/in_3

T_21_3_wire_logic_cluster/lc_2/out
T_22_4_lc_trk_g3_2
T_22_4_wire_logic_cluster/lc_2/in_3

T_21_3_wire_logic_cluster/lc_2/out
T_21_3_lc_trk_g3_2
T_21_3_wire_logic_cluster/lc_1/in_0

T_21_3_wire_logic_cluster/lc_2/out
T_21_3_lc_trk_g3_2
T_21_3_wire_logic_cluster/lc_6/in_3

T_21_3_wire_logic_cluster/lc_2/out
T_22_0_span4_vert_45
T_22_1_lc_trk_g2_5
T_22_1_wire_logic_cluster/lc_2/in_3

T_21_3_wire_logic_cluster/lc_2/out
T_22_3_lc_trk_g1_2
T_22_3_wire_logic_cluster/lc_5/in_0

T_21_3_wire_logic_cluster/lc_2/out
T_21_3_lc_trk_g0_2
T_21_3_input_2_2
T_21_3_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx.un1_M_ctr_q_3_cry_4
T_21_4_wire_logic_cluster/lc_4/cout
T_21_4_wire_logic_cluster/lc_5/in_3

Net : uart_tx.M_ctr_q_RNO_0Z0Z_5
T_21_4_wire_logic_cluster/lc_5/out
T_22_4_lc_trk_g1_5
T_22_4_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.N_187_1_i
T_21_3_wire_logic_cluster/lc_0/out
T_21_4_lc_trk_g0_0
T_21_4_input_2_0
T_21_4_wire_logic_cluster/lc_0/in_2

T_21_3_wire_logic_cluster/lc_0/out
T_21_4_lc_trk_g1_0
T_21_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.M_ctr_qZ0Z_0
T_21_2_wire_logic_cluster/lc_0/out
T_22_2_lc_trk_g1_0
T_22_2_wire_logic_cluster/lc_6/in_3

T_21_2_wire_logic_cluster/lc_0/out
T_22_2_lc_trk_g1_0
T_22_2_wire_logic_cluster/lc_2/in_1

T_21_2_wire_logic_cluster/lc_0/out
T_22_2_lc_trk_g1_0
T_22_2_wire_logic_cluster/lc_1/in_0

T_21_2_wire_logic_cluster/lc_0/out
T_21_2_lc_trk_g1_0
T_21_2_wire_logic_cluster/lc_0/in_1

T_21_2_wire_logic_cluster/lc_0/out
T_21_2_lc_trk_g1_0
T_21_2_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.M_state_qZ0Z_0
T_21_3_wire_logic_cluster/lc_7/out
T_21_3_lc_trk_g2_7
T_21_3_wire_logic_cluster/lc_0/in_1

T_21_3_wire_logic_cluster/lc_7/out
T_22_3_lc_trk_g1_7
T_22_3_wire_logic_cluster/lc_1/in_1

T_21_3_wire_logic_cluster/lc_7/out
T_22_3_lc_trk_g1_7
T_22_3_input_2_6
T_22_3_wire_logic_cluster/lc_6/in_2

T_21_3_wire_logic_cluster/lc_7/out
T_21_3_lc_trk_g2_7
T_21_3_input_2_1
T_21_3_wire_logic_cluster/lc_1/in_2

T_21_3_wire_logic_cluster/lc_7/out
T_21_3_lc_trk_g2_7
T_21_3_wire_logic_cluster/lc_6/in_1

T_21_3_wire_logic_cluster/lc_7/out
T_21_3_lc_trk_g2_7
T_21_3_wire_logic_cluster/lc_2/in_1

T_21_3_wire_logic_cluster/lc_7/out
T_22_3_lc_trk_g0_7
T_22_3_input_2_5
T_22_3_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx.un1_M_ctr_q_3_cry_1
T_21_4_wire_logic_cluster/lc_1/cout
T_21_4_wire_logic_cluster/lc_2/in_3

Net : uart_tx.M_ctr_q_RNO_0Z0Z_2
T_21_4_wire_logic_cluster/lc_2/out
T_22_4_lc_trk_g0_2
T_22_4_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_5
T_21_4_wire_logic_cluster/lc_5/cout
T_21_4_wire_logic_cluster/lc_6/in_3

End 

Net : uart_tx.M_ctr_q_RNO_0Z0Z_6_cascade_
T_21_4_wire_logic_cluster/lc_6/ltout
T_21_4_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.M_bitCtr_q_RNI578A4Z0Z_0_cascade_
T_22_2_wire_logic_cluster/lc_3/ltout
T_22_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.M_state_d_0_sqmuxa_1
T_22_2_wire_logic_cluster/lc_4/out
T_23_3_lc_trk_g3_4
T_23_3_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx.M_savedData_qZ0Z_0
T_22_3_wire_logic_cluster/lc_0/out
T_22_3_lc_trk_g1_0
T_22_3_wire_logic_cluster/lc_3/in_0

T_22_3_wire_logic_cluster/lc_0/out
T_22_3_lc_trk_g1_0
T_22_3_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.N_66
T_22_3_wire_logic_cluster/lc_4/out
T_22_2_lc_trk_g1_4
T_22_2_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.M_txReg_d_0_iv_0_1
T_22_2_wire_logic_cluster/lc_0/out
T_22_1_lc_trk_g1_0
T_22_1_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.M_txReg_d_3_3_i_m4_ns_1_cascade_
T_22_3_wire_logic_cluster/lc_3/ltout
T_22_3_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.M_bitCtr_qZ0Z_2
T_22_3_wire_logic_cluster/lc_2/out
T_22_3_lc_trk_g2_2
T_22_3_wire_logic_cluster/lc_3/in_1

T_22_3_wire_logic_cluster/lc_2/out
T_23_3_lc_trk_g1_2
T_23_3_wire_logic_cluster/lc_0/in_3

T_22_3_wire_logic_cluster/lc_2/out
T_22_4_lc_trk_g1_2
T_22_4_wire_logic_cluster/lc_3/in_0

T_22_3_wire_logic_cluster/lc_2/out
T_22_3_lc_trk_g2_2
T_22_3_wire_logic_cluster/lc_2/in_0

T_22_3_wire_logic_cluster/lc_2/out
T_21_3_lc_trk_g2_2
T_21_3_wire_logic_cluster/lc_7/in_1

End 

Net : uart_tx.M_savedData_qZ0Z_4
T_23_4_wire_logic_cluster/lc_7/out
T_22_3_lc_trk_g2_7
T_22_3_input_2_3
T_22_3_wire_logic_cluster/lc_3/in_2

T_23_4_wire_logic_cluster/lc_7/out
T_23_4_lc_trk_g1_7
T_23_4_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.M_savedData_qZ0Z_2
T_23_3_wire_logic_cluster/lc_7/out
T_23_3_sp4_h_l_3
T_22_3_lc_trk_g0_3
T_22_3_wire_logic_cluster/lc_4/in_3

T_23_3_wire_logic_cluster/lc_7/out
T_23_3_sp4_h_l_3
T_23_3_lc_trk_g0_6
T_23_3_wire_logic_cluster/lc_7/in_1

End 

Net : uart_tx_N_187_1
T_22_3_wire_logic_cluster/lc_1/out
T_22_1_sp4_v_t_47
T_22_0_span4_vert_10
T_23_1_sp4_h_l_4
T_22_1_lc_trk_g0_4
T_22_1_wire_logic_cluster/lc_5/s_r

T_22_3_wire_logic_cluster/lc_1/out
T_23_4_lc_trk_g3_1
T_23_4_input_2_0
T_23_4_wire_logic_cluster/lc_0/in_2

T_22_3_wire_logic_cluster/lc_1/out
T_23_2_lc_trk_g3_1
T_23_2_wire_logic_cluster/lc_5/in_3

T_22_3_wire_logic_cluster/lc_1/out
T_22_3_sp4_h_l_7
T_24_3_lc_trk_g2_2
T_24_3_wire_logic_cluster/lc_5/in_3

T_22_3_wire_logic_cluster/lc_1/out
T_22_3_sp4_h_l_7
T_24_3_lc_trk_g2_2
T_24_3_wire_logic_cluster/lc_3/in_3

T_22_3_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g1_1
T_21_4_wire_logic_cluster/lc_0/in_0

T_22_3_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g0_1
T_21_4_wire_logic_cluster/lc_3/in_0

T_22_3_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g1_1
T_21_4_wire_logic_cluster/lc_4/in_0

T_22_3_wire_logic_cluster/lc_1/out
T_22_3_lc_trk_g0_1
T_22_3_wire_logic_cluster/lc_7/in_0

T_22_3_wire_logic_cluster/lc_1/out
T_22_4_lc_trk_g0_1
T_22_4_wire_logic_cluster/lc_5/in_0

T_22_3_wire_logic_cluster/lc_1/out
T_22_4_lc_trk_g0_1
T_22_4_wire_logic_cluster/lc_7/in_0

T_22_3_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g1_1
T_21_4_wire_logic_cluster/lc_7/in_1

T_22_3_wire_logic_cluster/lc_1/out
T_22_3_lc_trk_g0_1
T_22_3_wire_logic_cluster/lc_0/in_1

T_22_3_wire_logic_cluster/lc_1/out
T_22_4_lc_trk_g0_1
T_22_4_wire_logic_cluster/lc_0/in_1

T_22_3_wire_logic_cluster/lc_1/out
T_23_4_lc_trk_g3_1
T_23_4_wire_logic_cluster/lc_7/in_1

T_22_3_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g0_1
T_21_4_wire_logic_cluster/lc_1/in_0

T_22_3_wire_logic_cluster/lc_1/out
T_22_3_sp4_h_l_7
T_23_3_lc_trk_g3_7
T_23_3_wire_logic_cluster/lc_7/in_3

T_22_3_wire_logic_cluster/lc_1/out
T_22_3_sp4_h_l_7
T_23_3_lc_trk_g3_7
T_23_3_wire_logic_cluster/lc_5/in_3

T_22_3_wire_logic_cluster/lc_1/out
T_23_4_lc_trk_g2_1
T_23_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.M_bitCtr_qZ0Z_1
T_22_3_wire_logic_cluster/lc_7/out
T_22_3_lc_trk_g3_7
T_22_3_wire_logic_cluster/lc_3/in_3

T_22_3_wire_logic_cluster/lc_7/out
T_22_3_lc_trk_g3_7
T_22_3_wire_logic_cluster/lc_4/in_0

T_22_3_wire_logic_cluster/lc_7/out
T_22_4_lc_trk_g1_7
T_22_4_wire_logic_cluster/lc_3/in_3

T_22_3_wire_logic_cluster/lc_7/out
T_22_1_sp4_v_t_43
T_22_2_lc_trk_g2_3
T_22_2_wire_logic_cluster/lc_0/in_3

T_22_3_wire_logic_cluster/lc_7/out
T_21_3_lc_trk_g3_7
T_21_3_wire_logic_cluster/lc_5/in_3

T_22_3_wire_logic_cluster/lc_7/out
T_22_3_lc_trk_g3_7
T_22_3_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.M_bitCtr_q_RNI578A4Z0Z_0
T_22_2_wire_logic_cluster/lc_3/out
T_23_2_lc_trk_g1_3
T_23_2_wire_logic_cluster/lc_0/in_0

T_22_2_wire_logic_cluster/lc_3/out
T_23_2_lc_trk_g1_3
T_23_2_wire_logic_cluster/lc_3/in_3

T_22_2_wire_logic_cluster/lc_3/out
T_23_2_lc_trk_g1_3
T_23_2_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx.M_state_qZ0Z_0
T_23_3_wire_logic_cluster/lc_2/out
T_23_0_span4_vert_28
T_23_1_lc_trk_g3_4
T_23_1_wire_logic_cluster/lc_6/in_1

T_23_3_wire_logic_cluster/lc_2/out
T_23_3_sp4_h_l_9
T_22_0_span4_vert_33
T_21_2_lc_trk_g3_4
T_21_2_wire_logic_cluster/lc_1/in_0

T_23_3_wire_logic_cluster/lc_2/out
T_23_0_span4_vert_28
T_22_2_lc_trk_g3_1
T_22_2_wire_logic_cluster/lc_7/in_1

T_23_3_wire_logic_cluster/lc_2/out
T_22_2_lc_trk_g3_2
T_22_2_wire_logic_cluster/lc_3/in_0

T_23_3_wire_logic_cluster/lc_2/out
T_23_2_lc_trk_g1_2
T_23_2_wire_logic_cluster/lc_2/in_3

T_23_3_wire_logic_cluster/lc_2/out
T_23_0_span4_vert_28
T_23_1_lc_trk_g3_4
T_23_1_wire_logic_cluster/lc_4/in_1

T_23_3_wire_logic_cluster/lc_2/out
T_23_3_sp4_h_l_9
T_23_3_lc_trk_g0_4
T_23_3_wire_logic_cluster/lc_1/in_1

T_23_3_wire_logic_cluster/lc_2/out
T_23_2_lc_trk_g0_2
T_23_2_wire_logic_cluster/lc_4/in_0

End 

Net : uart_rx.N_102_0_cascade_
T_21_2_wire_logic_cluster/lc_1/ltout
T_21_2_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.M_ctr_q_RNILBSE3Z0Z_6_cascade_
T_22_2_wire_logic_cluster/lc_6/ltout
T_22_2_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.M_state_q_ns_1_cascade_
T_23_1_wire_logic_cluster/lc_4/ltout
T_23_1_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx.m19_0_0_cascade_
T_23_3_wire_logic_cluster/lc_1/ltout
T_23_3_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx.N_183_0
T_21_3_wire_logic_cluster/lc_4/out
T_21_3_lc_trk_g2_4
T_21_3_wire_logic_cluster/lc_6/in_0

T_21_3_wire_logic_cluster/lc_4/out
T_21_3_lc_trk_g2_4
T_21_3_wire_logic_cluster/lc_2/in_0

T_21_3_wire_logic_cluster/lc_4/out
T_22_3_lc_trk_g0_4
T_22_3_wire_logic_cluster/lc_7/in_1

T_21_3_wire_logic_cluster/lc_4/out
T_22_3_lc_trk_g0_4
T_22_3_wire_logic_cluster/lc_5/in_1

T_21_3_wire_logic_cluster/lc_4/out
T_22_4_lc_trk_g2_4
T_22_4_wire_logic_cluster/lc_5/in_1

T_21_3_wire_logic_cluster/lc_4/out
T_22_4_lc_trk_g2_4
T_22_4_wire_logic_cluster/lc_7/in_1

T_21_3_wire_logic_cluster/lc_4/out
T_21_4_lc_trk_g0_4
T_21_4_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.M_state_q_ns_0_i_0_0_0_cascade_
T_21_3_wire_logic_cluster/lc_6/ltout
T_21_3_wire_logic_cluster/lc_7/in_2

End 

Net : uart_tx.M_state_q_ns_0_o2_4_0_cascade_
T_21_3_wire_logic_cluster/lc_3/ltout
T_21_3_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.M_ctr_qZ0Z_5
T_22_4_wire_logic_cluster/lc_7/out
T_22_1_sp4_v_t_38
T_21_3_lc_trk_g0_3
T_21_3_wire_logic_cluster/lc_3/in_0

T_22_4_wire_logic_cluster/lc_7/out
T_21_4_lc_trk_g3_7
T_21_4_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx.un1_M_ctr_q_5_ac0_7_0
T_21_1_wire_logic_cluster/lc_5/out
T_21_2_lc_trk_g0_5
T_21_2_wire_logic_cluster/lc_4/in_1

T_21_1_wire_logic_cluster/lc_5/out
T_21_2_lc_trk_g0_5
T_21_2_input_2_3
T_21_2_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx.un1_M_ctr_q_5_ac0_1_out
T_22_2_wire_logic_cluster/lc_1/out
T_21_1_lc_trk_g3_1
T_21_1_wire_logic_cluster/lc_5/in_1

T_22_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g3_1
T_21_2_wire_logic_cluster/lc_5/in_1

T_22_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g3_1
T_21_2_wire_logic_cluster/lc_7/in_1

T_22_2_wire_logic_cluster/lc_1/out
T_21_2_lc_trk_g3_1
T_21_2_input_2_6
T_21_2_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.N_65
T_23_3_wire_logic_cluster/lc_0/out
T_22_2_lc_trk_g2_0
T_22_2_input_2_0
T_22_2_wire_logic_cluster/lc_0/in_2

End 

Net : uart_tx.M_savedData_qZ0Z_5
T_24_3_wire_logic_cluster/lc_3/out
T_23_3_lc_trk_g3_3
T_23_3_wire_logic_cluster/lc_0/in_0

T_24_3_wire_logic_cluster/lc_3/out
T_24_3_lc_trk_g1_3
T_24_3_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx.M_savedData_qZ0Z_6
T_23_3_wire_logic_cluster/lc_5/out
T_22_3_lc_trk_g2_5
T_22_3_wire_logic_cluster/lc_4/in_1

T_23_3_wire_logic_cluster/lc_5/out
T_23_3_lc_trk_g3_5
T_23_3_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.M_savedData_qZ1Z_1
T_24_3_wire_logic_cluster/lc_5/out
T_23_3_lc_trk_g2_5
T_23_3_wire_logic_cluster/lc_0/in_1

T_24_3_wire_logic_cluster/lc_5/out
T_24_3_lc_trk_g3_5
T_24_3_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.N_183_0_cascade_
T_21_3_wire_logic_cluster/lc_4/ltout
T_21_3_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx.N_58
T_21_3_wire_logic_cluster/lc_5/out
T_22_3_lc_trk_g0_5
T_22_3_wire_logic_cluster/lc_2/in_3

T_21_3_wire_logic_cluster/lc_5/out
T_21_3_lc_trk_g1_5
T_21_3_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.SUM_i_i_o4_1_1
T_22_3_wire_logic_cluster/lc_6/out
T_21_3_lc_trk_g2_6
T_21_3_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.M_bitCtr_qZ0Z_0
T_22_3_wire_logic_cluster/lc_5/out
T_22_3_lc_trk_g1_5
T_22_3_wire_logic_cluster/lc_6/in_0

T_22_3_wire_logic_cluster/lc_5/out
T_22_4_lc_trk_g0_5
T_22_4_wire_logic_cluster/lc_2/in_1

T_22_3_wire_logic_cluster/lc_5/out
T_22_1_sp4_v_t_39
T_22_2_lc_trk_g3_7
T_22_2_wire_logic_cluster/lc_0/in_0

T_22_3_wire_logic_cluster/lc_5/out
T_22_3_lc_trk_g1_5
T_22_3_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.M_state_qZ0Z_1
T_23_1_wire_logic_cluster/lc_5/out
T_23_1_lc_trk_g3_5
T_23_1_wire_logic_cluster/lc_6/in_0

T_23_1_wire_logic_cluster/lc_5/out
T_22_1_sp4_h_l_2
T_21_1_sp4_v_t_39
T_21_2_lc_trk_g2_7
T_21_2_input_2_1
T_21_2_wire_logic_cluster/lc_1/in_2

T_23_1_wire_logic_cluster/lc_5/out
T_22_2_lc_trk_g0_5
T_22_2_wire_logic_cluster/lc_7/in_0

T_23_1_wire_logic_cluster/lc_5/out
T_22_2_lc_trk_g0_5
T_22_2_input_2_3
T_22_2_wire_logic_cluster/lc_3/in_2

T_23_1_wire_logic_cluster/lc_5/out
T_23_2_lc_trk_g0_5
T_23_2_wire_logic_cluster/lc_2/in_1

T_23_1_wire_logic_cluster/lc_5/out
T_23_0_span12_vert_10
T_23_3_lc_trk_g3_6
T_23_3_wire_logic_cluster/lc_1/in_0

T_23_1_wire_logic_cluster/lc_5/out
T_23_1_lc_trk_g3_5
T_23_1_wire_logic_cluster/lc_4/in_0

T_23_1_wire_logic_cluster/lc_5/out
T_23_2_lc_trk_g1_5
T_23_2_input_2_4
T_23_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.M_ctr_qZ0Z_0
T_21_4_wire_logic_cluster/lc_0/out
T_21_4_lc_trk_g3_0
T_21_4_wire_logic_cluster/lc_0/in_1

T_21_4_wire_logic_cluster/lc_0/out
T_21_3_lc_trk_g1_0
T_21_3_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_3
T_21_4_wire_logic_cluster/lc_3/cout
T_21_4_wire_logic_cluster/lc_4/in_3

Net : uart_tx.N_81
T_22_4_wire_logic_cluster/lc_3/out
T_22_0_span4_vert_43
T_22_1_lc_trk_g3_3
T_22_1_wire_logic_cluster/lc_2/in_0

End 

Net : uart_tx.M_txReg_d_0_iv_0_a2_1_1_cascade_
T_22_4_wire_logic_cluster/lc_2/ltout
T_22_4_wire_logic_cluster/lc_3/in_2

End 

Net : greeter.M_count_qZ1Z_2
T_23_4_wire_logic_cluster/lc_2/out
T_24_1_sp4_v_t_45
T_24_3_lc_trk_g2_0
T_24_3_wire_logic_cluster/lc_6/in_0

T_23_4_wire_logic_cluster/lc_2/out
T_23_3_lc_trk_g0_2
T_23_3_wire_logic_cluster/lc_3/in_3

T_23_4_wire_logic_cluster/lc_2/out
T_23_4_lc_trk_g3_2
T_23_4_wire_logic_cluster/lc_5/in_0

T_23_4_wire_logic_cluster/lc_2/out
T_24_1_sp4_v_t_45
T_24_3_lc_trk_g2_0
T_24_3_wire_logic_cluster/lc_2/in_0

T_23_4_wire_logic_cluster/lc_2/out
T_24_1_sp4_v_t_45
T_24_3_lc_trk_g2_0
T_24_3_wire_logic_cluster/lc_4/in_0

T_23_4_wire_logic_cluster/lc_2/out
T_23_4_lc_trk_g3_2
T_23_4_wire_logic_cluster/lc_2/in_1

T_23_4_wire_logic_cluster/lc_2/out
T_23_3_lc_trk_g0_2
T_23_3_input_2_6
T_23_3_wire_logic_cluster/lc_6/in_2

T_23_4_wire_logic_cluster/lc_2/out
T_23_3_lc_trk_g0_2
T_23_3_input_2_4
T_23_3_wire_logic_cluster/lc_4/in_2

T_23_4_wire_logic_cluster/lc_2/out
T_23_4_lc_trk_g3_2
T_23_4_wire_logic_cluster/lc_6/in_3

End 

Net : greeter.M_state_q_0_cascade_
T_23_2_wire_logic_cluster/lc_5/ltout
T_23_2_wire_logic_cluster/lc_6/in_2

End 

Net : greeter.un1_M_state_d_0_sqmuxa_1_0_a2_0_0
T_24_3_wire_logic_cluster/lc_6/out
T_23_2_lc_trk_g2_6
T_23_2_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.M_ctr_qZ0Z_4
T_21_4_wire_logic_cluster/lc_4/out
T_21_3_lc_trk_g0_4
T_21_3_wire_logic_cluster/lc_3/in_1

T_21_4_wire_logic_cluster/lc_4/out
T_21_4_lc_trk_g3_4
T_21_4_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx.M_ctr_qZ0Z_1
T_21_4_wire_logic_cluster/lc_1/out
T_21_4_lc_trk_g3_1
T_21_4_wire_logic_cluster/lc_1/in_1

T_21_4_wire_logic_cluster/lc_1/out
T_21_3_lc_trk_g1_1
T_21_3_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx.N_52_i
T_21_3_wire_logic_cluster/lc_1/out
T_21_1_sp4_v_t_47
T_22_1_sp4_h_l_10
T_22_1_lc_trk_g1_7
T_22_1_input_2_2
T_22_1_wire_logic_cluster/lc_2/in_2

T_21_3_wire_logic_cluster/lc_1/out
T_21_1_sp4_v_t_47
T_21_4_lc_trk_g0_7
T_21_4_wire_logic_cluster/lc_7/in_0

T_21_3_wire_logic_cluster/lc_1/out
T_22_4_lc_trk_g2_1
T_22_4_input_2_5
T_22_4_wire_logic_cluster/lc_5/in_2

T_21_3_wire_logic_cluster/lc_1/out
T_22_4_lc_trk_g2_1
T_22_4_input_2_7
T_22_4_wire_logic_cluster/lc_7/in_2

End 

Net : uart_tx.un1_M_ctr_q_3_cry_2
T_21_4_wire_logic_cluster/lc_2/cout
T_21_4_wire_logic_cluster/lc_3/in_3

Net : greeter.un1_M_count_q_1_cry_2
T_23_4_wire_logic_cluster/lc_2/cout
T_23_4_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx.M_ctr_qZ0Z_6
T_21_4_wire_logic_cluster/lc_7/out
T_21_3_lc_trk_g0_7
T_21_3_input_2_3
T_21_3_wire_logic_cluster/lc_3/in_2

T_21_4_wire_logic_cluster/lc_7/out
T_21_4_lc_trk_g2_7
T_21_4_wire_logic_cluster/lc_6/in_1

End 

Net : M_uart_rx_data_5
T_24_2_wire_logic_cluster/lc_3/out
T_23_1_lc_trk_g2_3
T_23_1_wire_logic_cluster/lc_1/in_0

T_24_2_wire_logic_cluster/lc_3/out
T_24_2_lc_trk_g0_3
T_24_2_wire_logic_cluster/lc_6/in_3

End 

Net : greeter.M_state_d_0_sqmuxa_1_7
T_23_1_wire_logic_cluster/lc_2/out
T_23_0_span4_vert_36
T_23_2_lc_trk_g2_1
T_23_2_wire_logic_cluster/lc_6/in_3

End 

Net : greeter.M_state_d_0_sqmuxa_1_5_cascade_
T_23_1_wire_logic_cluster/lc_1/ltout
T_23_1_wire_logic_cluster/lc_2/in_2

End 

Net : M_uart_rx_data_4
T_24_2_wire_logic_cluster/lc_6/out
T_23_1_lc_trk_g2_6
T_23_1_wire_logic_cluster/lc_1/in_1

T_24_2_wire_logic_cluster/lc_6/out
T_24_2_lc_trk_g2_6
T_24_2_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.M_ctr_qZ0Z_2
T_22_4_wire_logic_cluster/lc_5/out
T_21_4_lc_trk_g2_5
T_21_4_wire_logic_cluster/lc_2/in_1

T_22_4_wire_logic_cluster/lc_5/out
T_21_3_lc_trk_g2_5
T_21_3_wire_logic_cluster/lc_4/in_1

End 

Net : M_uart_rx_data_7
T_24_2_wire_logic_cluster/lc_1/out
T_23_1_lc_trk_g2_1
T_23_1_input_2_1
T_23_1_wire_logic_cluster/lc_1/in_2

T_24_2_wire_logic_cluster/lc_1/out
T_24_1_lc_trk_g0_1
T_24_1_wire_logic_cluster/lc_0/in_1

End 

Net : greeter.un1_M_count_q_1_cry_1
T_23_4_wire_logic_cluster/lc_1/cout
T_23_4_wire_logic_cluster/lc_2/in_3

Net : M_uart_rx_data_3
T_24_2_wire_logic_cluster/lc_7/out
T_23_1_lc_trk_g3_7
T_23_1_wire_logic_cluster/lc_1/in_3

T_24_2_wire_logic_cluster/lc_7/out
T_24_2_lc_trk_g2_7
T_24_2_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx.M_ctr_qZ0Z_3
T_21_4_wire_logic_cluster/lc_3/out
T_21_4_lc_trk_g1_3
T_21_4_wire_logic_cluster/lc_3/in_1

T_21_4_wire_logic_cluster/lc_3/out
T_21_3_lc_trk_g1_3
T_21_3_wire_logic_cluster/lc_4/in_0

End 

Net : uart_tx.M_savedData_qZ0Z_3
T_22_4_wire_logic_cluster/lc_0/out
T_22_4_lc_trk_g0_0
T_22_4_wire_logic_cluster/lc_3/in_1

T_22_4_wire_logic_cluster/lc_0/out
T_22_4_lc_trk_g0_0
T_22_4_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.un1_M_ctr_q_3_cry_0
T_21_4_wire_logic_cluster/lc_0/cout
T_21_4_wire_logic_cluster/lc_1/in_3

Net : greeter.un1_M_count_q_1_cry_0
T_23_4_wire_logic_cluster/lc_0/cout
T_23_4_wire_logic_cluster/lc_1/in_3

Net : uart_rx.un1_M_ctr_q_5_ac0_5_s_0_0_cascade_
T_21_1_wire_logic_cluster/lc_4/ltout
T_21_1_wire_logic_cluster/lc_5/in_2

End 

Net : greeter.M_count_qZ0Z_1
T_23_4_wire_logic_cluster/lc_1/out
T_24_3_lc_trk_g2_1
T_24_3_wire_logic_cluster/lc_6/in_1

T_23_4_wire_logic_cluster/lc_1/out
T_23_3_lc_trk_g0_1
T_23_3_wire_logic_cluster/lc_3/in_0

T_23_4_wire_logic_cluster/lc_1/out
T_23_4_lc_trk_g1_1
T_23_4_wire_logic_cluster/lc_5/in_1

T_23_4_wire_logic_cluster/lc_1/out
T_23_4_lc_trk_g1_1
T_23_4_wire_logic_cluster/lc_1/in_1

T_23_4_wire_logic_cluster/lc_1/out
T_23_3_lc_trk_g0_1
T_23_3_wire_logic_cluster/lc_6/in_1

T_23_4_wire_logic_cluster/lc_1/out
T_23_3_lc_trk_g0_1
T_23_3_wire_logic_cluster/lc_4/in_1

T_23_4_wire_logic_cluster/lc_1/out
T_24_3_lc_trk_g2_1
T_24_3_wire_logic_cluster/lc_2/in_1

T_23_4_wire_logic_cluster/lc_1/out
T_24_3_lc_trk_g2_1
T_24_3_wire_logic_cluster/lc_4/in_1

T_23_4_wire_logic_cluster/lc_1/out
T_23_4_lc_trk_g1_1
T_23_4_input_2_6
T_23_4_wire_logic_cluster/lc_6/in_2

End 

Net : greeter.M_count_qZ0Z_3
T_23_4_wire_logic_cluster/lc_3/out
T_24_3_lc_trk_g3_3
T_24_3_input_2_6
T_24_3_wire_logic_cluster/lc_6/in_2

T_23_4_wire_logic_cluster/lc_3/out
T_23_3_lc_trk_g0_3
T_23_3_input_2_3
T_23_3_wire_logic_cluster/lc_3/in_2

T_23_4_wire_logic_cluster/lc_3/out
T_23_4_lc_trk_g0_3
T_23_4_input_2_5
T_23_4_wire_logic_cluster/lc_5/in_2

T_23_4_wire_logic_cluster/lc_3/out
T_23_4_lc_trk_g0_3
T_23_4_wire_logic_cluster/lc_6/in_1

T_23_4_wire_logic_cluster/lc_3/out
T_24_3_lc_trk_g3_3
T_24_3_input_2_2
T_24_3_wire_logic_cluster/lc_2/in_2

T_23_4_wire_logic_cluster/lc_3/out
T_24_3_lc_trk_g3_3
T_24_3_input_2_4
T_24_3_wire_logic_cluster/lc_4/in_2

T_23_4_wire_logic_cluster/lc_3/out
T_23_3_lc_trk_g0_3
T_23_3_wire_logic_cluster/lc_6/in_3

T_23_4_wire_logic_cluster/lc_3/out
T_23_3_lc_trk_g0_3
T_23_3_wire_logic_cluster/lc_4/in_3

T_23_4_wire_logic_cluster/lc_3/out
T_23_4_lc_trk_g0_3
T_23_4_wire_logic_cluster/lc_3/in_0

End 

Net : M_uart_rx_data_0
T_24_2_wire_logic_cluster/lc_4/out
T_23_1_lc_trk_g2_4
T_23_1_wire_logic_cluster/lc_2/in_0

End 

Net : uart_rx.M_bitCtr_qZ0Z_0
T_23_2_wire_logic_cluster/lc_4/out
T_22_2_lc_trk_g2_4
T_22_2_wire_logic_cluster/lc_3/in_1

T_23_2_wire_logic_cluster/lc_4/out
T_23_2_lc_trk_g1_4
T_23_2_wire_logic_cluster/lc_4/in_1

End 

Net : greeter.M_count_qZ0Z_0
T_23_4_wire_logic_cluster/lc_0/out
T_24_3_lc_trk_g3_0
T_24_3_wire_logic_cluster/lc_6/in_3

T_23_4_wire_logic_cluster/lc_0/out
T_23_3_lc_trk_g0_0
T_23_3_wire_logic_cluster/lc_3/in_1

T_23_4_wire_logic_cluster/lc_0/out
T_23_4_lc_trk_g2_0
T_23_4_wire_logic_cluster/lc_5/in_3

T_23_4_wire_logic_cluster/lc_0/out
T_23_4_lc_trk_g1_0
T_23_4_wire_logic_cluster/lc_0/in_1

T_23_4_wire_logic_cluster/lc_0/out
T_23_4_lc_trk_g2_0
T_23_4_wire_logic_cluster/lc_6/in_0

T_23_4_wire_logic_cluster/lc_0/out
T_23_3_lc_trk_g0_0
T_23_3_wire_logic_cluster/lc_6/in_0

T_23_4_wire_logic_cluster/lc_0/out
T_23_3_lc_trk_g0_0
T_23_3_wire_logic_cluster/lc_4/in_0

T_23_4_wire_logic_cluster/lc_0/out
T_24_3_lc_trk_g3_0
T_24_3_wire_logic_cluster/lc_2/in_3

T_23_4_wire_logic_cluster/lc_0/out
T_24_3_lc_trk_g3_0
T_24_3_wire_logic_cluster/lc_4/in_3

End 

Net : greeter_M_state_q
T_23_2_wire_logic_cluster/lc_6/out
T_23_1_lc_trk_g1_6
T_23_1_wire_logic_cluster/lc_2/in_3

T_23_2_wire_logic_cluster/lc_6/out
T_23_0_span4_vert_25
T_20_3_sp4_h_l_1
T_21_3_lc_trk_g3_1
T_21_3_input_2_6
T_21_3_wire_logic_cluster/lc_6/in_2

T_23_2_wire_logic_cluster/lc_6/out
T_23_0_span4_vert_25
T_23_3_sp4_v_t_41
T_22_4_lc_trk_g3_1
T_22_4_input_2_0
T_22_4_wire_logic_cluster/lc_0/in_2

T_23_2_wire_logic_cluster/lc_6/out
T_23_1_sp4_v_t_44
T_23_4_lc_trk_g0_4
T_23_4_wire_logic_cluster/lc_0/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_23_1_sp4_v_t_44
T_23_4_lc_trk_g1_4
T_23_4_wire_logic_cluster/lc_1/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_23_1_sp4_v_t_44
T_23_4_lc_trk_g0_4
T_23_4_wire_logic_cluster/lc_2/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_23_1_sp4_v_t_44
T_23_4_lc_trk_g1_4
T_23_4_wire_logic_cluster/lc_7/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_23_1_sp4_v_t_44
T_23_4_lc_trk_g0_4
T_23_4_wire_logic_cluster/lc_3/in_1

T_23_2_wire_logic_cluster/lc_6/out
T_23_2_lc_trk_g3_6
T_23_2_wire_logic_cluster/lc_5/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_23_3_lc_trk_g1_6
T_23_3_wire_logic_cluster/lc_7/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_23_3_lc_trk_g1_6
T_23_3_wire_logic_cluster/lc_5/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_24_3_lc_trk_g3_6
T_24_3_wire_logic_cluster/lc_5/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_24_3_lc_trk_g3_6
T_24_3_wire_logic_cluster/lc_3/in_0

T_23_2_wire_logic_cluster/lc_6/out
T_22_3_lc_trk_g0_6
T_22_3_input_2_0
T_22_3_wire_logic_cluster/lc_0/in_2

End 

Net : M_greeter_tx_data_0
T_23_3_wire_logic_cluster/lc_3/out
T_22_3_lc_trk_g3_3
T_22_3_wire_logic_cluster/lc_0/in_0

End 

Net : uart_rx.M_state_q_37_d
T_23_2_wire_logic_cluster/lc_2/out
T_23_2_lc_trk_g3_2
T_23_2_wire_logic_cluster/lc_0/in_1

End 

Net : greeter.M_state_d_0_sqmuxa_1_6
T_23_2_wire_logic_cluster/lc_7/out
T_23_2_lc_trk_g2_7
T_23_2_wire_logic_cluster/lc_6/in_1

End 

Net : M_uart_rx_data_6
T_24_1_wire_logic_cluster/lc_0/out
T_23_2_lc_trk_g1_0
T_23_2_wire_logic_cluster/lc_7/in_0

T_24_1_wire_logic_cluster/lc_0/out
T_24_2_lc_trk_g0_0
T_24_2_wire_logic_cluster/lc_3/in_1

End 

Net : M_uart_rx_data_2
T_24_2_wire_logic_cluster/lc_2/out
T_23_2_lc_trk_g2_2
T_23_2_wire_logic_cluster/lc_7/in_1

T_24_2_wire_logic_cluster/lc_2/out
T_24_2_lc_trk_g0_2
T_24_2_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.M_rxd_qZ0
T_26_1_wire_logic_cluster/lc_2/out
T_24_1_sp4_h_l_1
T_23_1_sp4_v_t_42
T_23_3_lc_trk_g2_7
T_23_3_input_2_1
T_23_3_wire_logic_cluster/lc_1/in_2

T_26_1_wire_logic_cluster/lc_2/out
T_24_1_sp4_h_l_1
T_23_1_lc_trk_g1_1
T_23_1_input_2_4
T_23_1_wire_logic_cluster/lc_4/in_2

T_26_1_wire_logic_cluster/lc_2/out
T_26_0_span4_vert_20
T_23_2_sp4_h_l_2
T_24_2_lc_trk_g2_2
T_24_2_wire_logic_cluster/lc_1/in_3

End 

Net : M_uart_rx_new_data_0
T_23_2_wire_logic_cluster/lc_1/out
T_23_2_lc_trk_g0_1
T_23_2_input_2_7
T_23_2_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.un1_M_ctr_q_5_ac0_5_s_0_0
T_21_1_wire_logic_cluster/lc_4/out
T_21_2_lc_trk_g0_4
T_21_2_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.M_bitCtr_qZ0Z_1
T_23_2_wire_logic_cluster/lc_3/out
T_22_2_lc_trk_g3_3
T_22_2_wire_logic_cluster/lc_4/in_0

T_23_2_wire_logic_cluster/lc_3/out
T_23_2_lc_trk_g3_3
T_23_2_wire_logic_cluster/lc_3/in_1

T_23_2_wire_logic_cluster/lc_3/out
T_23_2_lc_trk_g3_3
T_23_2_wire_logic_cluster/lc_1/in_1

T_23_2_wire_logic_cluster/lc_3/out
T_23_2_lc_trk_g3_3
T_23_2_input_2_0
T_23_2_wire_logic_cluster/lc_0/in_2

End 

Net : m14_0
T_23_4_wire_logic_cluster/lc_5/out
T_22_4_lc_trk_g2_5
T_22_4_wire_logic_cluster/lc_0/in_3

End 

Net : M_uart_rx_data_1
T_24_2_wire_logic_cluster/lc_5/out
T_23_2_lc_trk_g3_5
T_23_2_wire_logic_cluster/lc_7/in_3

T_24_2_wire_logic_cluster/lc_5/out
T_24_2_lc_trk_g2_5
T_24_2_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.M_bitCtr_qZ0Z_2
T_23_2_wire_logic_cluster/lc_0/out
T_22_2_lc_trk_g3_0
T_22_2_wire_logic_cluster/lc_4/in_3

T_23_2_wire_logic_cluster/lc_0/out
T_23_2_lc_trk_g3_0
T_23_2_wire_logic_cluster/lc_1/in_0

T_23_2_wire_logic_cluster/lc_0/out
T_23_2_lc_trk_g3_0
T_23_2_wire_logic_cluster/lc_0/in_3

End 

Net : M_reset_cond_out_0
T_20_2_wire_logic_cluster/lc_5/out
T_21_2_sp4_h_l_10
T_24_2_sp4_v_t_38
T_23_3_lc_trk_g2_6
T_23_3_wire_logic_cluster/lc_2/in_0

T_20_2_wire_logic_cluster/lc_5/out
T_21_2_sp4_h_l_10
T_24_0_span4_vert_17
T_23_1_lc_trk_g3_1
T_23_1_wire_logic_cluster/lc_5/in_3

T_20_2_wire_logic_cluster/lc_5/out
T_21_1_sp4_v_t_43
T_21_3_lc_trk_g3_6
T_21_3_wire_logic_cluster/lc_7/in_0

T_20_2_wire_logic_cluster/lc_5/out
T_21_2_sp4_h_l_10
T_23_2_lc_trk_g3_7
T_23_2_wire_logic_cluster/lc_6/in_0

T_20_2_wire_logic_cluster/lc_5/out
T_21_1_sp4_v_t_43
T_21_3_lc_trk_g3_6
T_21_3_wire_logic_cluster/lc_2/in_3

End 

Net : N_37_cascade_
T_24_3_wire_logic_cluster/lc_2/ltout
T_24_3_wire_logic_cluster/lc_3/in_2

End 

Net : M_greeter_tx_data_1_cascade_
T_24_3_wire_logic_cluster/lc_4/ltout
T_24_3_wire_logic_cluster/lc_5/in_2

End 

Net : N_35_cascade_
T_23_3_wire_logic_cluster/lc_4/ltout
T_23_3_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx.M_state_q_37_d_cascade_
T_23_2_wire_logic_cluster/lc_2/ltout
T_23_2_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx_N_187_1_cascade_
T_22_3_wire_logic_cluster/lc_1/ltout
T_22_3_wire_logic_cluster/lc_2/in_2

End 

Net : N_41_cascade_
T_23_3_wire_logic_cluster/lc_6/ltout
T_23_3_wire_logic_cluster/lc_7/in_2

End 

Net : M_greeter_tx_data_4_cascade_
T_23_4_wire_logic_cluster/lc_6/ltout
T_23_4_wire_logic_cluster/lc_7/in_2

End 

Net : uart_tx.SUM_i_i_o4_1_1_cascade_
T_22_3_wire_logic_cluster/lc_6/ltout
T_22_3_wire_logic_cluster/lc_7/in_2

End 

Net : reset_cond.M_stage_qZ0Z_2
T_20_2_wire_logic_cluster/lc_3/out
T_20_2_lc_trk_g1_3
T_20_2_wire_logic_cluster/lc_5/in_3

End 

Net : reset_cond.M_stage_qZ0Z_1
T_20_2_wire_logic_cluster/lc_0/out
T_20_2_lc_trk_g2_0
T_20_2_wire_logic_cluster/lc_3/in_3

End 

Net : reset_cond.M_stage_qZ0Z_0
T_20_2_wire_logic_cluster/lc_7/out
T_20_2_lc_trk_g2_7
T_20_2_wire_logic_cluster/lc_0/in_3

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_16_0_span4_horz_r_0
T_20_0_span4_vert_25
T_20_2_lc_trk_g0_4
T_20_2_wire_logic_cluster/lc_7/in_3

T_16_0_wire_pll/outcoreb
T_16_0_span4_horz_r_0
T_20_0_span4_vert_25
T_20_2_lc_trk_g0_4
T_20_2_wire_logic_cluster/lc_0/in_0

T_16_0_wire_pll/outcoreb
T_16_0_span4_horz_r_0
T_20_0_span4_vert_25
T_20_2_lc_trk_g0_4
T_20_2_wire_logic_cluster/lc_3/in_1

T_16_0_wire_pll/outcoreb
T_16_0_span4_horz_r_0
T_20_0_span4_vert_25
T_20_2_lc_trk_g0_4
T_20_2_wire_logic_cluster/lc_5/in_1

End 

Net : clk_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_1_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_2_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_4_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_3_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_1_wire_logic_cluster/lc_3/clk

End 

Net : usb_rx_c
T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_lc_trk_g1_0
T_26_1_wire_logic_cluster/lc_2/in_3

End 

Net : usb_tx_c
T_22_1_wire_logic_cluster/lc_2/out
T_22_0_lc_trk_g1_2
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

