Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 05:24:42 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_65_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.978ns (28.935%)  route 2.402ns (71.065%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 6.981 - 4.000 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.722ns (routing 1.357ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.233ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=61446, routed)       2.722     3.673    Delay1No23_instance/clk
    SLICE_X135Y363       FDCE                                         r  Delay1No23_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y363       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.752 r  Delay1No23_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.950     4.702    Delay1No22_instance/Y_reg[33]_0[26]
    SLICE_X144Y297       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.825 r  Delay1No22_instance/geqOp_carry__0_i_11__4/O
                         net (fo=1, routed)           0.011     4.836    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X144Y297       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.991 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.017    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X144Y298       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.069 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.301     5.370    Delay1No22_instance/CO[0]
    SLICE_X142Y298       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     5.436 r  Delay1No22_instance/shiftedFracY_d1[49]_i_8__4/O
                         net (fo=2, routed)           0.284     5.720    Delay1No22_instance/shiftedFracY_d1[49]_i_8__4_n_0
    SLICE_X144Y299       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     5.755 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.104     5.859    Delay1No22_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X144Y299       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.956 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=33, routed)          0.199     6.155    Delay1No23_instance/shiftVal__5[0]
    SLICE_X145Y295       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     6.280 r  Delay1No23_instance/shiftedFracY_d1[9]_i_2__4/O
                         net (fo=4, routed)           0.262     6.542    Delay1No23_instance/level2__0[10]
    SLICE_X147Y298       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     6.665 r  Delay1No23_instance/shiftedFracY_d1[9]_i_1__4/O
                         net (fo=2, routed)           0.199     6.864    Delay1No22_instance/Y_reg[26]_0[3]
    SLICE_X145Y297       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     6.987 r  Delay1No22_instance/shiftedFracY_d1[25]_i_1__4/O
                         net (fo=1, routed)           0.066     7.053    Sum10_1_impl_instance/FPAddSubOp_instance/D[14]
    SLICE_X145Y297       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=61446, routed)       2.321     6.981    Sum10_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X145Y297       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.415     7.396    
                         clock uncertainty           -0.035     7.360    
    SLICE_X145Y297       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.385    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  0.333    




