Analysis & Synthesis report for DE2_NET
Tue Mar 04 22:14:17 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: AES_decypher:Aes_decypher_inst|Reg:Reg_inst
 13. Parameter Settings for User Entity Instance: AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|Reg:reg_inst
 14. Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:0:reg_input_x
 15. Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:1:reg_input_x
 16. Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:2:reg_input_x
 17. Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:3:reg_input_x
 18. Parameter Settings for User Entity Instance: Reg:\generate_key_regs:0:reg_key_x
 19. Parameter Settings for User Entity Instance: Reg:\generate_key_regs:1:reg_key_x
 20. Parameter Settings for User Entity Instance: Reg:\generate_key_regs:2:reg_key_x
 21. Parameter Settings for User Entity Instance: Reg:\generate_key_regs:3:reg_key_x
 22. Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:0:reg_output_x
 23. Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:1:reg_output_x
 24. Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:2:reg_output_x
 25. Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:3:reg_output_x
 26. Parameter Settings for User Entity Instance: Reg:reg_finished
 27. Parameter Settings for User Entity Instance: Reg:reg_start
 28. Parameter Settings for Inferred Entity Instance: AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0
 29. Port Connectivity Checks: "Reg:reg_start"
 30. Port Connectivity Checks: "Reg:reg_finished"
 31. Port Connectivity Checks: "Reg:\generate_key_regs:3:reg_key_x"
 32. Port Connectivity Checks: "Reg:\generate_key_regs:2:reg_key_x"
 33. Port Connectivity Checks: "Reg:\generate_key_regs:1:reg_key_x"
 34. Port Connectivity Checks: "Reg:\generate_key_regs:0:reg_key_x"
 35. Port Connectivity Checks: "Reg:\generate_input_text_regs:3:reg_input_x"
 36. Port Connectivity Checks: "Reg:\generate_input_text_regs:2:reg_input_x"
 37. Port Connectivity Checks: "Reg:\generate_input_text_regs:1:reg_input_x"
 38. Port Connectivity Checks: "Reg:\generate_input_text_regs:0:reg_input_x"
 39. Port Connectivity Checks: "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|Reg:reg_inst"
 40. Port Connectivity Checks: "AES_decypher:Aes_decypher_inst|Reg:Reg_inst"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 04 22:14:17 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_NET                                         ;
; Top-level Entity Name              ; AES_decypher_avalon                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,606                                           ;
;     Total combinational functions  ; 5,062                                           ;
;     Dedicated logic registers      ; 967                                             ;
; Total registers                    ; 967                                             ;
; Total pins                         ; 75                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                     ; Setting             ; Default Value      ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                     ; EP2C35F672C6        ;                    ;
; Top-level entity name                                                      ; AES_decypher_avalon ; DE2_NET            ;
; Family name                                                                ; Cyclone II          ; Stratix            ;
; Use smart compilation                                                      ; Off                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                   ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                                ; Off                 ; Off                ;
; Restructure Multiplexers                                                   ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                ;
; Preserve fewer node names                                                  ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                ; Auto               ;
; Safe State Machine                                                         ; Off                 ; Off                ;
; Extract Verilog State Machines                                             ; On                  ; On                 ;
; Extract VHDL State Machines                                                ; On                  ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                 ;
; Parallel Synthesis                                                         ; On                  ; On                 ;
; DSP Block Balancing                                                        ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                         ; On                  ; On                 ;
; Power-Up Don't Care                                                        ; On                  ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                ;
; Remove Duplicate Registers                                                 ; On                  ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                        ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                ;
; Optimization Technique                                                     ; Balanced            ; Balanced           ;
; Carry Chain Length                                                         ; 70                  ; 70                 ;
; Auto Carry Chains                                                          ; On                  ; On                 ;
; Auto Open-Drain Pins                                                       ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                ;
; Auto ROM Replacement                                                       ; On                  ; On                 ;
; Auto RAM Replacement                                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                  ; On                 ;
; Strict RAM Replacement                                                     ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                          ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                      ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                ;
; Report Parameter Settings                                                  ; On                  ; On                 ;
; Report Source Assignments                                                  ; On                  ; On                 ;
; Report Connectivity Checks                                                 ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation ;
; HDL message level                                                          ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                 ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                ;
; Clock MUX Protection                                                       ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                ;
; Block Design Naming                                                        ; Auto                ; Auto               ;
; SDC constraint protection                                                  ; Off                 ; Off                ;
; Synthesis Effort                                                           ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                 ;
; Synthesis Seed                                                             ; 1                   ; 1                  ;
+----------------------------------------------------------------------------+---------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library  ;
+------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+----------+
; system_0/synthesis/submodules/Reg.vhd                      ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/Reg.vhd                      ; system_0 ;
; system_0/synthesis/submodules/Sbox.vhd                     ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/Sbox.vhd                     ; system_0 ;
; system_0/synthesis/submodules/inv_Sbox.vhd                 ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd                 ; system_0 ;
; system_0/synthesis/submodules/Gf_mult_2.vhd                ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/Gf_mult_2.vhd                ; system_0 ;
; system_0/synthesis/submodules/inv_Sub_bytes.vhd            ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sub_bytes.vhd            ; system_0 ;
; system_0/synthesis/submodules/inv_Shift_rows.vhd           ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Shift_rows.vhd           ; system_0 ;
; system_0/synthesis/submodules/Column_operator.vhd          ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/Column_operator.vhd          ; system_0 ;
; system_0/synthesis/submodules/inv_Column_operator.vhd      ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Column_operator.vhd      ; system_0 ;
; system_0/synthesis/submodules/inv_Mix_columns.vhd          ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Mix_columns.vhd          ; system_0 ;
; system_0/synthesis/submodules/Round_key_adder.vhd          ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/Round_key_adder.vhd          ; system_0 ;
; system_0/synthesis/submodules/inv_Round_key_calculator.vhd ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Round_key_calculator.vhd ; system_0 ;
; system_0/synthesis/submodules/Key_scheduler.vhd            ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/Key_scheduler.vhd            ; system_0 ;
; system_0/synthesis/submodules/Controller.vhd               ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/Controller.vhd               ; system_0 ;
; system_0/synthesis/submodules/AES_decypher.vhd             ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd             ; system_0 ;
; system_0/synthesis/submodules/AES_decypher_avalon.vhd      ; yes             ; User VHDL File               ; C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher_avalon.vhd      ; system_0 ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf             ;          ;
; abs_divider.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc            ;          ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc        ;          ;
; aglobal130.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc             ;          ;
; db/lpm_divide_25m.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/logica/DE2_NET/db/lpm_divide_25m.tdf                                      ;          ;
; db/sign_div_unsign_9kh.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/logica/DE2_NET/db/sign_div_unsign_9kh.tdf                                 ;          ;
; db/alt_u_div_kve.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/logica/DE2_NET/db/alt_u_div_kve.tdf                                       ;          ;
; db/add_sub_lkc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/logica/DE2_NET/db/add_sub_lkc.tdf                                         ;          ;
; db/add_sub_mkc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/logica/DE2_NET/db/add_sub_mkc.tdf                                         ;          ;
+------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+----------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 5,606 ;
;                                             ;       ;
; Total combinational functions               ; 5062  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 4671  ;
;     -- 3 input functions                    ; 104   ;
;     -- <=2 input functions                  ; 287   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 5053  ;
;     -- arithmetic mode                      ; 9     ;
;                                             ;       ;
; Total registers                             ; 967   ;
;     -- Dedicated logic registers            ; 967   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 75    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 967   ;
; Total fan-out                               ; 22464 ;
; Average fan-out                             ; 3.68  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                              ; Library Name ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |AES_decypher_avalon                                                              ; 5062 (91)         ; 967 (321)    ; 0           ; 0            ; 0       ; 0         ; 75   ; 0            ; |AES_decypher_avalon                                                                                                                                                                             ; system_0     ;
;    |AES_decypher:Aes_decypher_inst|                                               ; 4970 (173)        ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst                                                                                                                                              ; system_0     ;
;       |Reg:Reg_inst|                                                              ; 0 (0)             ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|Reg:Reg_inst                                                                                                                                 ; system_0     ;
;       |Round_key_adder:Round_key_adder_inst|                                      ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|Round_key_adder:Round_key_adder_inst                                                                                                         ; system_0     ;
;       |inv_Controller:inv_Controller_inst|                                        ; 34 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst                                                                                                           ; system_0     ;
;          |lpm_divide:Mod0|                                                        ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0                                                                                           ; work         ;
;             |lpm_divide_25m:auto_generated|                                       ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                             ; work         ;
;                |sign_div_unsign_9kh:divider|                                      ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                                 ; work         ;
;                   |alt_u_div_kve:divider|                                         ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider           ; work         ;
;       |inv_Key_scheduler:inv_Key_scheduler_inst|                                  ; 992 (32)          ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst                                                                                                     ; system_0     ;
;          |Reg:reg_inst|                                                           ; 0 (0)             ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|Reg:reg_inst                                                                                        ; system_0     ;
;          |inv_Round_key_calculator:inv_round_key_calculator_inst|                 ; 960 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst                                              ; system_0     ;
;             |Sbox:\generate_sboxes:0:sbox_x|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:0:sbox_x               ; system_0     ;
;             |Sbox:\generate_sboxes:1:sbox_x|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:1:sbox_x               ; system_0     ;
;             |Sbox:\generate_sboxes:2:sbox_x|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:2:sbox_x               ; system_0     ;
;             |Sbox:\generate_sboxes:3:sbox_x|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:3:sbox_x               ; system_0     ;
;       |inv_Mix_columns:mix_columns_inst|                                          ; 315 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst                                                                                                             ; system_0     ;
;          |inv_Column_operator:\generate_column_operators:0:inv_column_operator_x| ; 78 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:0:inv_column_operator_x                                      ; system_0     ;
;             |Column_operator:Column_operator_inst|                                ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:0:inv_column_operator_x|Column_operator:Column_operator_inst ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst2|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:0:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst2            ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst3|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:0:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst3            ; system_0     ;
;          |inv_Column_operator:\generate_column_operators:1:inv_column_operator_x| ; 79 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:1:inv_column_operator_x                                      ; system_0     ;
;             |Column_operator:Column_operator_inst|                                ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:1:inv_column_operator_x|Column_operator:Column_operator_inst ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst2|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:1:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst2            ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst3|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:1:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst3            ; system_0     ;
;          |inv_Column_operator:\generate_column_operators:2:inv_column_operator_x| ; 78 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:2:inv_column_operator_x                                      ; system_0     ;
;             |Column_operator:Column_operator_inst|                                ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:2:inv_column_operator_x|Column_operator:Column_operator_inst ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst2|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:2:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst2            ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst3|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:2:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst3            ; system_0     ;
;          |inv_Column_operator:\generate_column_operators:3:inv_column_operator_x| ; 80 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:3:inv_column_operator_x                                      ; system_0     ;
;             |Column_operator:Column_operator_inst|                                ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:3:inv_column_operator_x|Column_operator:Column_operator_inst ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst2|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:3:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst2            ; system_0     ;
;             |Gf_mult_2:Gf_mult_2_inst3|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:3:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst3            ; system_0     ;
;       |inv_Sub_bytes:sub_bytes_inst|                                              ; 3328 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst                                                                                                                 ; system_0     ;
;          |inv_Sbox:\generate_sboxes:0:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:0:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:10:sbox_x|                                    ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:10:sbox_x                                                                             ; system_0     ;
;          |inv_Sbox:\generate_sboxes:11:sbox_x|                                    ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:11:sbox_x                                                                             ; system_0     ;
;          |inv_Sbox:\generate_sboxes:12:sbox_x|                                    ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:12:sbox_x                                                                             ; system_0     ;
;          |inv_Sbox:\generate_sboxes:13:sbox_x|                                    ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:13:sbox_x                                                                             ; system_0     ;
;          |inv_Sbox:\generate_sboxes:14:sbox_x|                                    ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:14:sbox_x                                                                             ; system_0     ;
;          |inv_Sbox:\generate_sboxes:15:sbox_x|                                    ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:15:sbox_x                                                                             ; system_0     ;
;          |inv_Sbox:\generate_sboxes:1:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:1:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:2:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:2:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:3:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:3:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:4:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:4:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:5:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:5:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:6:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:6:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:7:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:7:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:8:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:8:sbox_x                                                                              ; system_0     ;
;          |inv_Sbox:\generate_sboxes:9:sbox_x|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:9:sbox_x                                                                              ; system_0     ;
;    |Reg:\generate_input_text_regs:0:reg_input_x|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_input_text_regs:0:reg_input_x                                                                                                                                 ; system_0     ;
;    |Reg:\generate_input_text_regs:1:reg_input_x|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_input_text_regs:1:reg_input_x                                                                                                                                 ; system_0     ;
;    |Reg:\generate_input_text_regs:2:reg_input_x|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_input_text_regs:2:reg_input_x                                                                                                                                 ; system_0     ;
;    |Reg:\generate_input_text_regs:3:reg_input_x|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_input_text_regs:3:reg_input_x                                                                                                                                 ; system_0     ;
;    |Reg:\generate_key_regs:0:reg_key_x|                                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_key_regs:0:reg_key_x                                                                                                                                          ; system_0     ;
;    |Reg:\generate_key_regs:1:reg_key_x|                                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_key_regs:1:reg_key_x                                                                                                                                          ; system_0     ;
;    |Reg:\generate_key_regs:2:reg_key_x|                                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_key_regs:2:reg_key_x                                                                                                                                          ; system_0     ;
;    |Reg:\generate_key_regs:3:reg_key_x|                                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_key_regs:3:reg_key_x                                                                                                                                          ; system_0     ;
;    |Reg:\generate_output_text_regs:0:reg_output_x|                                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_output_text_regs:0:reg_output_x                                                                                                                               ; system_0     ;
;    |Reg:\generate_output_text_regs:1:reg_output_x|                                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_output_text_regs:1:reg_output_x                                                                                                                               ; system_0     ;
;    |Reg:\generate_output_text_regs:2:reg_output_x|                                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_output_text_regs:2:reg_output_x                                                                                                                               ; system_0     ;
;    |Reg:\generate_output_text_regs:3:reg_output_x|                                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:\generate_output_text_regs:3:reg_output_x                                                                                                                               ; system_0     ;
;    |Reg:reg_finished|                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:reg_finished                                                                                                                                                            ; system_0     ;
;    |Reg:reg_start|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AES_decypher_avalon|Reg:reg_start                                                                                                                                                               ; system_0     ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+------------------------------------+-------------+--------------+--------------+----------------------+----------------------------------------+
; Vendor ; IP Core Name                       ; Version     ; Release Date ; License Type ; Entity Instance      ; IP Include File                        ;
+--------+------------------------------------+-------------+--------------+--------------+----------------------+----------------------------------------+
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1.99.2 ; N/A          ; N/A          ; |AES_decypher_avalon ; system_0/synthesis/../../system_0.qsys ;
+--------+------------------------------------+-------------+--------------+--------------+----------------------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; Reg:reg_finished|content[1..31]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 967   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 224   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 448   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |AES_decypher_avalon|READDATA[2]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AES_decypher:Aes_decypher_inst|Reg:Reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; size           ; 128   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|Reg:reg_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; size           ; 128   ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:0:reg_input_x ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:1:reg_input_x ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:2:reg_input_x ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_input_text_regs:3:reg_input_x ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_key_regs:0:reg_key_x ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_key_regs:1:reg_key_x ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_key_regs:2:reg_key_x ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_key_regs:3:reg_key_x ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:0:reg_output_x ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:1:reg_output_x ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:2:reg_output_x ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:\generate_output_text_regs:3:reg_output_x ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:reg_finished ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:reg_start ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                           ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------+
; Port Connectivity Checks: "Reg:reg_start" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; enable ; Input ; Info     ; Stuck at VCC  ;
+--------+-------+----------+---------------+


+------------------------------------------------+
; Port Connectivity Checks: "Reg:reg_finished"   ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; input[31..1] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_key_regs:3:reg_key_x" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_key_regs:2:reg_key_x" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_key_regs:1:reg_key_x" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_key_regs:0:reg_key_x" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_input_text_regs:3:reg_input_x" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_input_text_regs:2:reg_input_x" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_input_text_regs:1:reg_input_x" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg:\generate_input_text_regs:0:reg_input_x" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|Reg:reg_inst" ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_decypher:Aes_decypher_inst|Reg:Reg_inst" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:49     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 04 22:13:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/system_0.v
    Info (12023): Found entity 1: system_0
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_irq_mapper.sv
    Info (12023): Found entity 1: system_0_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: system_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: system_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv
    Info (12023): Found entity 1: system_0_rsp_xbar_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: system_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: system_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: system_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: system_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_023.sv
    Info (12023): Found entity 1: system_0_id_router_023_default_decode
    Info (12023): Found entity 2: system_0_id_router_023
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_005.sv
    Info (12023): Found entity 1: system_0_id_router_005_default_decode
    Info (12023): Found entity 2: system_0_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_003.sv
    Info (12023): Found entity 1: system_0_id_router_003_default_decode
    Info (12023): Found entity 2: system_0_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_001.sv
    Info (12023): Found entity 1: system_0_id_router_001_default_decode
    Info (12023): Found entity 2: system_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router.sv
    Info (12023): Found entity 1: system_0_id_router_default_decode
    Info (12023): Found entity 2: system_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router_001.sv
    Info (12023): Found entity 1: system_0_addr_router_001_default_decode
    Info (12023): Found entity 2: system_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router.sv
    Info (12023): Found entity 1: system_0_addr_router_default_decode
    Info (12023): Found entity 2: system_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/reg.vhd
    Info (12022): Found design unit 1: Reg-a_Reg
    Info (12023): Found entity 1: Reg
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/sbox.vhd
    Info (12022): Found design unit 1: Sbox-a_Sbox
    Info (12023): Found entity 1: Sbox
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_sbox.vhd
    Info (12022): Found design unit 1: inv_Sbox-a_inv_Sbox
    Info (12023): Found entity 1: inv_Sbox
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/gf_mult_2.vhd
    Info (12022): Found design unit 1: Gf_mult_2-a_Gf_mult_2
    Info (12023): Found entity 1: Gf_mult_2
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_sub_bytes.vhd
    Info (12022): Found design unit 1: inv_Sub_bytes-a_inv_Sub_bytes
    Info (12023): Found entity 1: inv_Sub_bytes
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_shift_rows.vhd
    Info (12022): Found design unit 1: inv_Shift_rows-a_inv_Shift_rows
    Info (12023): Found entity 1: inv_Shift_rows
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/column_operator.vhd
    Info (12022): Found design unit 1: Column_operator-a_Column_operator
    Info (12023): Found entity 1: Column_operator
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_column_operator.vhd
    Info (12022): Found design unit 1: inv_Column_operator-a_inv_Column_operator
    Info (12023): Found entity 1: inv_Column_operator
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_mix_columns.vhd
    Info (12022): Found design unit 1: inv_Mix_columns-a_inv_Mix_columns
    Info (12023): Found entity 1: inv_Mix_columns
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/round_key_adder.vhd
    Info (12022): Found design unit 1: Round_key_adder-a_Round_key_adder
    Info (12023): Found entity 1: Round_key_adder
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_round_key_calculator.vhd
    Info (12022): Found design unit 1: inv_Round_key_calculator-a_inv_Round_key_calculator
    Info (12023): Found entity 1: inv_Round_key_calculator
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/key_scheduler.vhd
    Info (12022): Found design unit 1: inv_Key_scheduler-a_inv_Key_scheduler
    Info (12023): Found entity 1: inv_Key_scheduler
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/controller.vhd
    Info (12022): Found design unit 1: inv_Controller-a_inv_Controller
    Info (12023): Found entity 1: inv_Controller
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/aes_decypher.vhd
    Info (12022): Found design unit 1: AES_decypher-a_AES_decypher
    Info (12023): Found entity 1: AES_decypher
Info (12021): Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/aes_decypher_avalon.vhd
    Info (12022): Found design unit 1: AES_decypher_avalon-a_AES_decypher_avalon
    Info (12023): Found entity 1: AES_decypher_avalon
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/sram_16bit_512k.v
    Info (12023): Found entity 1: SRAM_16Bit_512K
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/dm9000a_if.v
    Info (12023): Found entity 1: DM9000A_IF
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/img_ram.v
    Info (12023): Found entity 1: Img_RAM
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_nios_ctrl.v
    Info (12023): Found entity 1: VGA_NIOS_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_osd_ram.v
    Info (12023): Found entity 1: VGA_OSD_RAM
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/audio_dac_fifo.v
    Info (12023): Found entity 1: AUDIO_DAC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/fifo_16_256.v
    Info (12023): Found entity 1: FIFO_16_256
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sysid_qsys_0.v
    Info (12023): Found entity 1: system_0_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cfi_flash_0.v
    Info (12023): Found entity 1: system_0_cfi_flash_0
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv
    Info (12023): Found entity 1: altera_tristate_controller_aggregator
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_translator.sv
    Info (12023): Found entity 1: altera_tristate_controller_translator
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0.v
    Info (12023): Found entity 1: system_0_tri_state_bridge_0_pinSharer_0
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv
    Info (12023): Found entity 1: altera_merlin_std_arbitrator_core
    Info (12023): Found entity 2: altera_merlin_std_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_arbiter.sv
    Info (12023): Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_pin_sharer.sv
    Info (12023): Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_pin_sharer
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv
    Info (12023): Found entity 1: system_0_tri_state_bridge_0_bridge_0
Info (12021): Found 26 design units, including 26 entities, in source file system_0/synthesis/submodules/system_0_cpu_0.v
    Info (12023): Found entity 1: system_0_cpu_0_ic_data_module
    Info (12023): Found entity 2: system_0_cpu_0_ic_tag_module
    Info (12023): Found entity 3: system_0_cpu_0_bht_module
    Info (12023): Found entity 4: system_0_cpu_0_register_bank_a_module
    Info (12023): Found entity 5: system_0_cpu_0_register_bank_b_module
    Info (12023): Found entity 6: system_0_cpu_0_dc_tag_module
    Info (12023): Found entity 7: system_0_cpu_0_dc_data_module
    Info (12023): Found entity 8: system_0_cpu_0_nios2_oci_debug
    Info (12023): Found entity 9: system_0_cpu_0_ociram_sp_ram_module
    Info (12023): Found entity 10: system_0_cpu_0_nios2_ocimem
    Info (12023): Found entity 11: system_0_cpu_0_nios2_avalon_reg
    Info (12023): Found entity 12: system_0_cpu_0_nios2_oci_break
    Info (12023): Found entity 13: system_0_cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 14: system_0_cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 15: system_0_cpu_0_nios2_oci_itrace
    Info (12023): Found entity 16: system_0_cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 17: system_0_cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 18: system_0_cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 19: system_0_cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 20: system_0_cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 21: system_0_cpu_0_nios2_oci_fifo
    Info (12023): Found entity 22: system_0_cpu_0_nios2_oci_pib
    Info (12023): Found entity 23: system_0_cpu_0_nios2_oci_im
    Info (12023): Found entity 24: system_0_cpu_0_nios2_performance_monitors
    Info (12023): Found entity 25: system_0_cpu_0_nios2_oci
    Info (12023): Found entity 26: system_0_cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: system_0_cpu_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: system_0_cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: system_0_cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v
    Info (12023): Found entity 1: system_0_cpu_0_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: system_0_cpu_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_test_bench.v
    Info (12023): Found entity 1: system_0_cpu_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/isp1362_if.v
    Info (12023): Found entity 1: ISP1362_IF
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_clk.v
    Info (12023): Found entity 1: system_0_SD_CLK
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_dat.v
    Info (12023): Found entity 1: system_0_SD_DAT
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_switch_pio.v
    Info (12023): Found entity 1: system_0_switch_pio
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_button_pio.v
    Info (12023): Found entity 1: system_0_button_pio
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_green.v
    Info (12023): Found entity 1: system_0_led_green
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_red.v
    Info (12023): Found entity 1: system_0_led_red
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_lcd_16207_0.v
    Info (12023): Found entity 1: system_0_lcd_16207_0
Info (12021): Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_timer_0.v
    Info (12023): Found entity 1: system_0_timer_0
Info (12021): Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_uart_0.v
    Info (12023): Found entity 1: system_0_uart_0_tx
    Info (12023): Found entity 2: system_0_uart_0_rx_stimulus_source
    Info (12023): Found entity 3: system_0_uart_0_rx
    Info (12023): Found entity 4: system_0_uart_0_regs
    Info (12023): Found entity 5: system_0_uart_0
Info (12021): Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_jtag_uart_0.v
    Info (12023): Found entity 1: system_0_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: system_0_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: system_0_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: system_0_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: system_0_jtag_uart_0
Info (12021): Found 3 design units, including 3 entities, in source file system_0/synthesis/submodules/system_0_epcs_controller.v
    Info (12023): Found entity 1: system_0_epcs_controller_sub
    Info (12023): Found entity 2: tornado_system_0_epcs_controller_atom
    Info (12023): Found entity 3: system_0_epcs_controller
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0.v
    Info (12023): Found entity 1: system_0_sdram_0_input_efifo_module
    Info (12023): Found entity 2: system_0_sdram_0
Info (12021): Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0_test_component.v
    Info (12023): Found entity 1: system_0_sdram_0_test_component_ram_module
    Info (12023): Found entity 2: system_0_sdram_0_test_component
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: SDRAM_PLL
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll.v
    Info (12023): Found entity 1: Audio_PLL
Warning (10037): Verilog HDL or VHDL warning at system_0_sdram_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_sdram_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_sdram_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_sdram_0.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_epcs_controller.v(401): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_cpu_0.v(2058): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_cpu_0.v(2060): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_cpu_0.v(2216): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_0_cpu_0.v(3044): conditional expression evaluates to a constant
Info (12127): Elaborating entity "AES_decypher_avalon" for the top level hierarchy
Info (12128): Elaborating entity "AES_decypher" for hierarchy "AES_decypher:Aes_decypher_inst"
Info (12128): Elaborating entity "Reg" for hierarchy "AES_decypher:Aes_decypher_inst|Reg:Reg_inst"
Info (12128): Elaborating entity "Round_key_adder" for hierarchy "AES_decypher:Aes_decypher_inst|Round_key_adder:Round_key_adder_inst"
Info (12128): Elaborating entity "inv_Mix_columns" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst"
Info (12128): Elaborating entity "inv_Column_operator" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:0:inv_column_operator_x"
Info (12128): Elaborating entity "Gf_mult_2" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:0:inv_column_operator_x|Gf_mult_2:Gf_mult_2_inst0"
Info (12128): Elaborating entity "Column_operator" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Mix_columns:mix_columns_inst|inv_Column_operator:\generate_column_operators:0:inv_column_operator_x|Column_operator:Column_operator_inst"
Info (12128): Elaborating entity "inv_Shift_rows" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Shift_rows:shift_rows_inst"
Info (12128): Elaborating entity "inv_Sub_bytes" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst"
Info (12128): Elaborating entity "inv_Sbox" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:0:sbox_x"
Info (12128): Elaborating entity "inv_Key_scheduler" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst"
Info (12128): Elaborating entity "inv_Round_key_calculator" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst"
Info (12128): Elaborating entity "Sbox" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:0:sbox_x"
Info (12128): Elaborating entity "inv_Controller" for hierarchy "AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst"
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:\generate_input_text_regs:0:reg_input_x"
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:reg_start"
Info (276014): Found 20 instances of uninferred RAM logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:12:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:8:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:4:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:0:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:0:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:13:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:9:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:5:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:1:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:1:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:14:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:10:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:6:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:2:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:2:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:15:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:11:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:7:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Sub_bytes:sub_bytes_inst|inv_Sbox:\generate_sboxes:3:sbox_x|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "AES_decypher:Aes_decypher_inst|inv_Key_scheduler:inv_Key_scheduler_inst|inv_Round_key_calculator:inv_round_key_calculator_inst|Sbox:\generate_sboxes:3:sbox_x|Ram0" is uninferred due to asynchronous read logic
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|Mod0"
Info (12130): Elaborated megafunction instantiation "AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "AES_decypher:Aes_decypher_inst|inv_Controller:inv_Controller_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf
    Info (12023): Found entity 1: lpm_divide_25m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "Nios II Processor (6AF7_00A2)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_tristate_controller_aggregator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "altera_tristate_controller_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME system_0 HAS_SOPCINFO 1 GENERATION_ID 1741127362" -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_SD_CLK" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_SD_DAT" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_addr_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_addr_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_button_pio" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_cfi_flash_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_cmd_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_cmd_xbar_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_cmd_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_cpu_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_epcs_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_epcs_flash_controller -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_id_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_id_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_id_router_003" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_id_router_005" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_id_router_023" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_jtag_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_lcd_16207_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_led_green" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_led_red" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_rsp_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_rsp_xbar_demux_005" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_rsp_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_rsp_xbar_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_sdram_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_switch_pio" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_sysid_qsys_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_timer_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_tri_state_bridge_0_bridge_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_tri_state_bridge_0_pinSharer_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_tri_state_bridge_0_pinSharer_0_arbiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_tri_state_bridge_0_pinSharer_0_pin_sharer" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Warning (20013): Ignored assignments for entity "system_0_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored
Info (144001): Generated suppressed messages file C:/logica/DE2_NET/DE2_NET.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5810 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 5735 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 197 warnings
    Info: Peak virtual memory: 4690 megabytes
    Info: Processing ended: Tue Mar 04 22:14:17 2025
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/logica/DE2_NET/DE2_NET.map.smsg.


