/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth/finn_design_fifo_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/synth/finn_design_fifo_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/synth/finn_design_fifo_2.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/synth/finn_design_fifo_3.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_4_0/synth/finn_design_StreamingFIFO_rtl_1_4_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_5_0/synth/finn_design_StreamingFIFO_rtl_1_5_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_4s_16s_16_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0_sparsemux_51_5_8_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/abf3/hdl/verilog/MVAU_hls_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/synth/finn_design_fifo_4.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_1_0/synth/finn_design_StreamingFIFO_rtl_2_1_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth/finn_design_ConvolutionInputGenerator_rtl_1_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/synth/finn_design_fifo_5.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/synth/finn_design_fifo_6.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/synth/finn_design_fifo_7.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_1.vh
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/synth/finn_design_fifo_8.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_4_0/synth/finn_design_StreamingFIFO_rtl_3_4_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_15s_15_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1_sparsemux_601_9_4_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2811/hdl/verilog/MVAU_hls_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth/finn_design_ConvolutionInputGenerator_rtl_2_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0_0/synth/finn_design_StreamingFIFO_rtl_5_0_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_1_0/synth/finn_design_StreamingFIFO_rtl_5_1_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_15s_15_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2_sparsemux_901_9_4_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3a53/hdl/verilog/MVAU_hls_2.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/synth/finn_design_ConvolutionInputGenerator_rtl_3_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3_sparsemux_433_8_4_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e530/hdl/verilog/MVAU_hls_3.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth/finn_design_StreamingFIFO_rtl_8_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/synth/finn_design_ConvolutionInputGenerator_rtl_4_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth/finn_design_StreamingFIFO_rtl_9_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_mac_muladd_4ns_4s_15s_15_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4_sparsemux_577_9_4_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6bbb/hdl/verilog/MVAU_hls_4.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_0/synth/finn_design_MVAU_hls_4_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_wstrm_0/synth/finn_design_MVAU_hls_4_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth/finn_design_StreamingFIFO_rtl_10_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_mac_muladd_4ns_4s_12s_12_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5_sparsemux_65_5_4_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5e53/hdl/verilog/MVAU_hls_5.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_0/synth/finn_design_MVAU_hls_5_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_wstrm_0/synth/finn_design_MVAU_hls_5_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth/finn_design_StreamingFIFO_rtl_11_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6_sparsemux_101_6_4_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3544/hdl/verilog/MVAU_hls_6.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_0/synth/finn_design_MVAU_hls_6_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_wstrm_0/synth/finn_design_MVAU_hls_6_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth/finn_design_StreamingFIFO_rtl_12_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_regslice_both.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7_sparsemux_51_5_4_1_1.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/11e0/hdl/verilog/MVAU_hls_7.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/synth/finn_design_MVAU_hls_7_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_wstrm_0/synth/finn_design_MVAU_hls_7_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth/finn_design_StreamingFIFO_rtl_13_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth/finn_design_StreamingFIFO_rtl_14_0.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_6oncw52d/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_6oncw52d/StreamingFIFO_rtl_0.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_9ue28ch7/swg_pkg.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_9ue28ch7/ConvolutionInputGenerator_rtl_0_wrapper.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_9ue28ch7/ConvolutionInputGenerator_rtl_0_impl.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_9ue28ch7/swg_common.sv
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_4_8pcqgtdz/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_4_8pcqgtdz/StreamingFIFO_rtl_1_4.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_5_y2vvzh9v/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_5_y2vvzh9v/StreamingFIFO_rtl_1_5.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_1_0y8wxh5i/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_1_0y8wxh5i/StreamingFIFO_rtl_2_1.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_37dsiurb/swg_pkg.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_37dsiurb/ConvolutionInputGenerator_rtl_1_wrapper.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_37dsiurb/ConvolutionInputGenerator_rtl_1_impl.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_37dsiurb/swg_common.sv
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_4_6rkwbdlt/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_4_6rkwbdlt/StreamingFIFO_rtl_3_4.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_ip56qb54/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_ip56qb54/StreamingFIFO_rtl_4.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_z930jqzx/swg_pkg.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_z930jqzx/ConvolutionInputGenerator_rtl_2_wrapper.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_z930jqzx/ConvolutionInputGenerator_rtl_2_impl.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_z930jqzx/swg_common.sv
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_0_9nn8xc1s/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_0_9nn8xc1s/StreamingFIFO_rtl_5_0.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_1_f58d_l7s/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_1_f58d_l7s/StreamingFIFO_rtl_5_1.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_v7cg0zqn/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_v7cg0zqn/StreamingFIFO_rtl_6.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_k9ymzjjy/swg_pkg.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_k9ymzjjy/ConvolutionInputGenerator_rtl_3_wrapper.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_k9ymzjjy/ConvolutionInputGenerator_rtl_3_impl.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_k9ymzjjy/swg_common.sv
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_sp00r4m7/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_sp00r4m7/StreamingFIFO_rtl_7.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8__c8hfmk8/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8__c8hfmk8/StreamingFIFO_rtl_8.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_52uw0bzh/swg_pkg.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_52uw0bzh/ConvolutionInputGenerator_rtl_4_wrapper.v
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_52uw0bzh/ConvolutionInputGenerator_rtl_4_impl.sv
/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_52uw0bzh/swg_common.sv
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9__vo3ww3y/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9__vo3ww3y/StreamingFIFO_rtl_9.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_egvbypl6/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_egvbypl6/StreamingFIFO_rtl_10.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_dhav8tsd/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_dhav8tsd/StreamingFIFO_rtl_11.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_vpvgfggy/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_vpvgfggy/StreamingFIFO_rtl_12.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_jw6ncvct/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_jw6ncvct/StreamingFIFO_rtl_13.v
/tmp/finn_dev_root/code_gen_ipgen_MVAU_rtl_0_8lvb43ez/MVAU_rtl_0_wrapper.v
/home/petertso/Documents/finn/finn-rtllib/mvu/mvu_vvu_axi.sv
/home/petertso/Documents/finn/finn-rtllib/mvu/replay_buffer.sv
/home/petertso/Documents/finn/finn-rtllib/mvu/mvu_4sx4u.sv
/home/petertso/Documents/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv
/home/petertso/Documents/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_iwhfydh4/Q_srl.v
/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_iwhfydh4/StreamingFIFO_rtl_14.v
/tmp/finn_dev_root/vivado_stitch_proj_4g29v702/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
