
# ğŸ‘©â€ğŸ’» Harika Kumbham

ğŸš€ *"Bridging algorithmic innovation and real silicon design â€” one clock cycle at a time."*  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/harika-kumbham) â€¢ âœ‰ï¸ kumbhamharika9@gmail.com â€¢ ğŸ“ San Francisco

---

### ğŸ‘‹ Hello there!

I'm Harika, an Embedded Firmware & VLSI Design Engineer with 2+ years of hands-on industry experience, currently completing my Masterâ€™s in Electrical and Computer Engineering at San Francisco State University (GPA: 3.71).

With a strong foundation in **ADAS testing**, **FPGA design**, and **ASIC implementation**, Iâ€™m passionate about building scalable, real-time embedded solutions and pushing the limits of silicon performance. My journey spans **camera module testing for automotive OEMs**, **RFID train communication systems**, and **backend flows for NVDLA ASIC design**.

---

### âš¡ What I Do

- ğŸ§  **Embedded Systems**: Firmware development, real-time scheduling (FreeRTOS), board bring-up, hardware debugging.
- ğŸš˜ **Automotive**: ADAS testing, diagnostics, UDS, CAN-based system verification using Vector tools.
- ğŸ”¬ **VLSI/ASIC Design**: RTL-GDSII flow, Floorplanning, CTS, STA, and Power/Noise Analysis using Synopsys suite.
- ğŸ›  **Verification**: Functional verification using SystemVerilog + SVA, Constrained Random + Directed Testing.
- ğŸ“š **Academic Contributor**: Graduate Teaching Assistant for Nanoscale Circuits & Systems.

---

### ğŸ”§ Tech Toolbox

- **Languages**: C/C++, Python, Verilog, SystemVerilog, CAPL, TCL
- **Protocols**: CAN, UART, SPI, I2C, UDS, AUTOSAR (Basic)
- **MCUs/SoCs**: STM32, Arm Cortex-M3, Zynq-7000, Aurix TC27x, Altera MAX 10
- **Tools**: CANoe, Trace32, MATLAB, Vivado, Quartus, Synopsys DC/ICC2/PrimeTime, GitLab, DOORS
- **Hardware**: PCB Design (KiCAD), Board bring-up, Signal Integrity Debugging
- **Verification**: STA, QoR, DRC/LVS, Physical Design Automation

---

### ğŸ§ª Featured Projects

- ğŸŸ¡ **ASIC Implementation of NVIDIA Deep Learning Accelerator (NVDLA)**
  - Floorplanning, synthesis, and GDSII generation in SAED 14nm.
- ğŸ”µ **ADAS Camera Module Testing**
  - QA automation, ECU flashing, test case development for GM/Renault-Nissan.
- ğŸŸ¢ **Eurobalise Protocol Implementation**
  - MATLAB & FPGA-based telegram encoding/decoding for ERTMS/ETCS systems.
- ğŸ”´ **16x8 SRAM in 14nm CMOS**
  - Power-efficient memory block with STA and custom layout design.

---

### ğŸ‘£ Let's Connect!

If you're building solutions in automotive systems, chip design, or embedded software â€” or just want to talk tech, systems, or silicon â€” Iâ€™m always up for a conversation.  
Letâ€™s create, collaborate, and innovate â€” one byte at a time.

---

> ğŸ’¬ *â€œSuccess is not final, failure is not fatal: It is the courage to continue that counts.â€ â€“ Winston Churchill*
