Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system.qsys --block-symbol-file --output-directory=/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading SPI_project/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 24.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 24.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 24.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding msgdma_0 [altera_msgdma 24.1]
Progress: Parameterizing module msgdma_0
Progress: Adding my_iq_source_0 [my_iq_source 1.0]
Progress: Parameterizing module my_iq_source_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.my_iq_source_0.avalon_streaming_source/dc_fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: soc_system.dc_fifo_0.out/msgdma_0.st_sink: The source data signal is 32 bits, but the sink is 64 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.dc_fifo_0.out/msgdma_0.st_sink: The source empty signal is 2 bits, but the sink is 3 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.mm_bridge_0: mm_bridge_0.m0 must be connected to an Avalon-MM slave
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system.qsys --synthesis=VERILOG --output-directory=/home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading SPI_project/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 24.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 24.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 24.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding msgdma_0 [altera_msgdma 24.1]
Progress: Parameterizing module msgdma_0
Progress: Adding my_iq_source_0 [my_iq_source 1.0]
Progress: Parameterizing module my_iq_source_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.my_iq_source_0.avalon_streaming_source/dc_fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: soc_system.dc_fifo_0.out/msgdma_0.st_sink: The source data signal is 32 bits, but the sink is 64 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.dc_fifo_0.out/msgdma_0.st_sink: The source empty signal is 2 bits, but the sink is 3 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.mm_bridge_0: mm_bridge_0.m0 must be connected to an Avalon-MM slave
Info: soc_system: Generating "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master msgdma_0.mm_write and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 29 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: dc_fifo_0: "soc_system" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: msgdma_0: "soc_system" instantiated altera_msgdma "msgdma_0"
Info: my_iq_source_0: "soc_system" instantiated my_iq_source "my_iq_source_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: write_mstr_internal: "msgdma_0" instantiated dma_write_master "write_mstr_internal"
Info: mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: mm_bridge_0_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mm_bridge_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: msgdma_0_descriptor_slave_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "msgdma_0_descriptor_slave_rsp_width_adapter"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: msgdma_0_mm_write_translator: "mm_interconnect_2" instantiated altera_merlin_master_translator "msgdma_0_mm_write_translator"
Info: msgdma_0_mm_write_agent: "mm_interconnect_2" instantiated altera_merlin_master_agent "msgdma_0_mm_write_agent"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 54 modules, 126 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
