<stg><name>find_iris_high_accur</name>


<trans_list>

<trans id="306" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="8" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="14" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="25" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="27" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="30" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="31" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="34" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="37" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %points = alloca [804 x i32], align 16

]]></Node>
<StgValue><ssdm name="points"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3  %sums = alloca [37 x i32], align 16

]]></Node>
<StgValue><ssdm name="sums"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %x_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %x)

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %y_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %y)

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %x_out, i32 %x_read)

]]></Node>
<StgValue><ssdm name="write_ln211"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %y_out, i32 %y_read)

]]></Node>
<StgValue><ssdm name="write_ln211"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:12  %tmp_i = sitofp i32 %x_read to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %tmp_4_i = sitofp i32 %y_read to float

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:12  %tmp_i = sitofp i32 %x_read to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %tmp_4_i = sitofp i32 %y_read to float

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:12  %tmp_i = sitofp i32 %x_read to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %tmp_4_i = sitofp i32 %y_read to float

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:12  %tmp_i = sitofp i32 %x_read to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %tmp_4_i = sitofp i32 %y_read to float

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:12  %tmp_i = sitofp i32 %x_read to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %tmp_4_i = sitofp i32 %y_read to float

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str234, i32 0, i32 0, [1 x i8]* @p_str235, [1 x i8]* @p_str236, [1 x i8]* @p_str237, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str238, [1 x i8]* @p_str239)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str227, i32 0, i32 0, [1 x i8]* @p_str228, [1 x i8]* @p_str229, [1 x i8]* @p_str230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str231, [1 x i8]* @p_str232)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str412, i32 0, i32 0, [1 x i8]* @p_str413, [1 x i8]* @p_str414, [1 x i8]* @p_str415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str416, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str407, i32 0, i32 0, [1 x i8]* @p_str408, [1 x i8]* @p_str409, [1 x i8]* @p_str410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str411, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %x_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %y_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str422, i32 0, i32 0, [1 x i8]* @p_str423, [1 x i8]* @p_str424, [1 x i8]* @p_str425, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str426, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:12  %tmp_i = sitofp i32 %x_read to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %tmp_4_i = sitofp i32 %y_read to float

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:14  br label %0

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %r_0_i = phi i8 [ 84, %entry ], [ %r, %1 ]

]]></Node>
<StgValue><ssdm name="r_0_i"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %count1_0_i = phi i7 [ 0, %entry ], [ %count1, %1 ]

]]></Node>
<StgValue><ssdm name="count1_0_i"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
:2  %zext_ln220 = zext i8 %r_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln220 = icmp eq i8 %r_0_i, -105

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 67, i64 67, i64 67)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %count1 = add i7 %count1_0_i, 1

]]></Node>
<StgValue><ssdm name="count1"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln220, label %.preheader38.i.preheader, label %.preheader6.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i:0  %tmp_i_48 = sitofp i32 %zext_ln220 to float

]]></Node>
<StgValue><ssdm name="tmp_i_48"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.i.preheader:0  br label %.preheader38.i

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i:0  %tmp_i_48 = sitofp i32 %zext_ln220 to float

]]></Node>
<StgValue><ssdm name="tmp_i_48"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i:0  %tmp_i_48 = sitofp i32 %zext_ln220 to float

]]></Node>
<StgValue><ssdm name="tmp_i_48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i:0  %tmp_i_48 = sitofp i32 %zext_ln220 to float

]]></Node>
<StgValue><ssdm name="tmp_i_48"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i:0  %tmp_i_48 = sitofp i32 %zext_ln220 to float

]]></Node>
<StgValue><ssdm name="tmp_i_48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="76" st_id="13" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i:0  %tmp_i_48 = sitofp i32 %zext_ln220 to float

]]></Node>
<StgValue><ssdm name="tmp_i_48"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader6.preheader.i:1  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %count1_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="11">
<![CDATA[
.preheader6.preheader.i:2  %zext_ln227 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader6.preheader.i:3  %shl_ln227_1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %count1_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln227_1"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="9">
<![CDATA[
.preheader6.preheader.i:4  %zext_ln227_1 = zext i9 %shl_ln227_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader6.preheader.i:5  %sub_ln227 = sub i12 %zext_ln227, %zext_ln227_1

]]></Node>
<StgValue><ssdm name="sub_ln227"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.i:6  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader6.i:0  %val_assign = phi i9 [ %alpha, %_ifconv ], [ 0, %.preheader6.preheader.i ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6.i:1  %count2_0_i = phi i4 [ %count2, %_ifconv ], [ 0, %.preheader6.preheader.i ]

]]></Node>
<StgValue><ssdm name="count2_0_i"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6.i:2  %icmp_ln222 = icmp eq i4 %count2_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6.i:4  %count2 = add i4 %count2_0_i, 1

]]></Node>
<StgValue><ssdm name="count2"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i:5  br i1 %icmp_ln222, label %1, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:0  %icmp_ln15 = icmp eq i9 %val_assign, 0

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1  %icmp_ln16 = icmp eq i9 %val_assign, 45

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:2  %icmp_ln17 = icmp eq i9 %val_assign, 90

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:3  %icmp_ln18 = icmp eq i9 %val_assign, 135

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:4  %icmp_ln19 = icmp eq i9 %val_assign, 180

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:5  %or_ln16 = or i1 %icmp_ln15, %icmp_ln16

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %or_ln17 = or i1 %or_ln16, %icmp_ln17

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %or_ln18 = or i1 %or_ln17, %icmp_ln18

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:10  %icmp_ln20 = icmp ne i9 %val_assign, -197

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:11  %icmp_ln20_1 = icmp ne i9 %val_assign, 225

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %xor_ln15 = xor i1 %icmp_ln15, true

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %and_ln16 = and i1 %icmp_ln16, %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln16"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %xor_ln16 = xor i1 %or_ln16, true

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %and_ln17 = and i1 %icmp_ln17, %xor_ln16

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %xor_ln17 = xor i1 %or_ln17, true

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %and_ln18 = and i1 %icmp_ln18, %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %or_ln18_1 = or i1 %and_ln18, %and_ln17

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:29  %icmp_ln20_2 = icmp eq i9 %val_assign, -197

]]></Node>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:30  %icmp_ln20_3 = icmp eq i9 %val_assign, 225

]]></Node>
<StgValue><ssdm name="icmp_ln20_3"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:95  %shl_ln227 = shl i4 %count2_0_i, 1

]]></Node>
<StgValue><ssdm name="shl_ln227"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="4">
<![CDATA[
_ifconv:96  %zext_ln227_2 = zext i4 %shl_ln227 to i12

]]></Node>
<StgValue><ssdm name="zext_ln227_2"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:97  %add_ln227 = add i12 %zext_ln227_2, %sub_ln227

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:106  %alpha = add i9 45, %val_assign

]]></Node>
<StgValue><ssdm name="alpha"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %r = add i8 %r_0_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %or_ln19 = or i1 %or_ln18, %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %xor_ln19 = xor i1 %or_ln19, true

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %and_ln20 = and i1 %icmp_ln20_1, %xor_ln19

]]></Node>
<StgValue><ssdm name="and_ln20"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %and_ln20_1 = and i1 %and_ln20, %icmp_ln20

]]></Node>
<StgValue><ssdm name="and_ln20_1"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %select_ln20 = select i1 %and_ln20_1, float 4.200000e+01, float 0xBFE69FBE80000000

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %select_ln16 = select i1 %and_ln16, float 0x3FE69FBE80000000, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %or_ln16_1 = or i1 %and_ln16, %icmp_ln15

]]></Node>
<StgValue><ssdm name="or_ln16_1"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %select_ln16_1 = select i1 %or_ln16_1, float %select_ln16, float %select_ln20

]]></Node>
<StgValue><ssdm name="select_ln16_1"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %select_ln18 = select i1 %and_ln18, float 0x3FE69FBE80000000, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %select_ln18_1 = select i1 %or_ln18_1, float %select_ln18, float %select_ln16_1

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %xor_ln18 = xor i1 %or_ln18, true

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %and_ln19 = and i1 %icmp_ln19, %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %or_ln20 = or i1 %icmp_ln20_2, %icmp_ln20_3

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %sel_tmp53 = and i1 %or_ln20, %xor_ln19

]]></Node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %sel_tmp40 = select i1 %sel_tmp53, float 0xBFE69FBE80000000, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %empty = or i1 %sel_tmp53, %and_ln19

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %sinus = select i1 %empty, float %sel_tmp40, float %select_ln18_1

]]></Node>
<StgValue><ssdm name="sinus"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %select_ln10 = select i1 %icmp_ln20_2, float 0x3FE69FBE80000000, float 4.200000e+01

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %select_ln5 = select i1 %and_ln16, float 0x3FE69FBE80000000, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:38  %select_ln5_1 = select i1 %or_ln16_1, float %select_ln5, float %select_ln10

]]></Node>
<StgValue><ssdm name="select_ln5_1"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:39  %select_ln7 = select i1 %and_ln18, float 0xBFE69FBE80000000, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:40  %select_ln7_1 = select i1 %or_ln18_1, float %select_ln7, float %select_ln5_1

]]></Node>
<StgValue><ssdm name="select_ln7_1"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %and_ln9 = and i1 %icmp_ln20_3, %xor_ln19

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:42  %select_ln9 = select i1 %and_ln9, float 0xBFE69FBE80000000, float -1.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %or_ln9 = or i1 %and_ln9, %and_ln19

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44  %cosinus = select i1 %or_ln9, float %select_ln9, float %select_ln7_1

]]></Node>
<StgValue><ssdm name="cosinus"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_2_i = fmul float %tmp_i_48, %cosinus

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %tmp_5_i = fmul float %tmp_i_48, %sinus

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="142" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_2_i = fmul float %tmp_i_48, %cosinus

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %tmp_5_i = fmul float %tmp_i_48, %sinus

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="144" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_2_i = fmul float %tmp_i_48, %cosinus

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %tmp_5_i = fmul float %tmp_i_48, %sinus

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_2_i = fmul float %tmp_i_48, %cosinus

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %tmp_5_i = fmul float %tmp_i_48, %sinus

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="148" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %x_assign = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %x_assign_1 = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %x_assign = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %x_assign_1 = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %x_assign = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %x_assign_1 = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="154" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %x_assign = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %x_assign_1 = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="156" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %x_assign = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %x_assign_1 = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:47  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:48  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:50  %tmp_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:51  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:52  %zext_ln682 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:53  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:54  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:55  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:56  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:57  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:58  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:59  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:60  %sext_ln1311_4 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_4"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:61  %zext_ln1287 = zext i32 %sext_ln1311_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:62  %r_V = lshr i25 %mantissa_V, %sext_ln1311_4

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:63  %r_V_1 = shl i79 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:64  %tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:65  %zext_ln662 = zext i1 %tmp to i32

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:66  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:67  %p_Val2_10 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:72  %p_Val2_5 = bitcast float %x_assign_1 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_5, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:74  %tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:75  %tmp_V_3 = trunc i32 %p_Val2_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:76  %mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:77  %zext_ln682_1 = zext i25 %mantissa_V_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln682_1"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:78  %zext_ln339_1 = zext i8 %tmp_V_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_1"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:79  %add_ln339_1 = add i9 -127, %zext_ln339_1

]]></Node>
<StgValue><ssdm name="add_ln339_1"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:80  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:81  %sub_ln1311_1 = sub i8 127, %tmp_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:82  %sext_ln1311_2 = sext i8 %sub_ln1311_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:83  %ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_2, i9 %add_ln339_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:84  %sext_ln1311_3 = sext i9 %ush_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:85  %sext_ln1311_5 = sext i9 %ush_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_5"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:86  %zext_ln1287_1 = zext i32 %sext_ln1311_3 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287_1"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:87  %r_V_2 = lshr i25 %mantissa_V_1, %sext_ln1311_5

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:88  %r_V_3 = shl i79 %zext_ln682_1, %zext_ln1287_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:89  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:90  %zext_ln662_1 = zext i1 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_3, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:92  %p_Val2_12 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="200" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68  %result_V_1 = sub i32 0, %p_Val2_10

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:69  %p_Val2_11 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %result_V_3 = sub i32 0, %p_Val2_12

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:94  %p_Val2_13 = select i1 %p_Result_1, i32 %result_V_3, i32 %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:98  %sext_ln227 = sext i12 %add_ln227 to i32

]]></Node>
<StgValue><ssdm name="sext_ln227"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:99  %zext_ln227_3 = zext i32 %sext_ln227 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_3"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:100  %points_addr_2 = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln227_3

]]></Node>
<StgValue><ssdm name="points_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv:101  store i32 %p_Val2_11, i32* %points_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:102  %or_ln228 = or i32 %sext_ln227, 1

]]></Node>
<StgValue><ssdm name="or_ln228"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:103  %zext_ln228 = zext i32 %or_ln228 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:104  %points_addr_3 = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="points_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv:105  store i32 %p_Val2_13, i32* %points_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:107  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader38.i:0  %i_0_i = phi i6 [ %i, %2 ], [ 0, %.preheader38.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader38.i:1  %icmp_ln236 = icmp eq i6 %i_0_i, -27

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader38.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 37, i64 37, i64 37)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader38.i:3  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader38.i:4  br i1 %icmp_ln236, label %.preheader5.i.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln236 = zext i6 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sums_addr = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="sums_addr"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 0, i32* %sums_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader38.i

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.i.preheader:0  br label %.preheader5.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader5.i:0  %y1_0_i = phi i9 [ %y_1, %loopPixel_end ], [ 0, %.preheader5.i.preheader ]

]]></Node>
<StgValue><ssdm name="y1_0_i"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="9">
<![CDATA[
.preheader5.i:1  %zext_ln239 = zext i9 %y1_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.i:2  %icmp_ln239 = icmp eq i9 %y1_0_i, -232

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 280, i64 280, i64 280)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.i:4  %y_1 = add i9 %y1_0_i, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.i:5  br i1 %icmp_ln239, label %.preheader.i.preheader, label %loopPixel_begin

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loopPixel_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln239"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loopPixel_begin:1  %tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
loopPixel_begin:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:0  %x2_0_i = phi i9 [ 0, %loopPixel_begin ], [ %x_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="x2_0_i"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="9">
<![CDATA[
.loopexit:1  %zext_ln240 = zext i9 %x2_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:2  %icmp_ln240 = icmp eq i9 %x2_0_i, -192

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %x_1 = add i9 %x2_0_i, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln240, label %loopPixel_end, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_30_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str54)

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln676"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:2  %tmp_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str54, i32 %tmp_30_i)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:4  %tmp_31_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_3:5  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln700"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:6  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_img_data_stream_V, i8 %tmp_6)

]]></Node>
<StgValue><ssdm name="write_ln703"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:7  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp_31_i)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
hls_label_3:8  %zext_ln248 = zext i8 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loopPixel_end:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_29_i)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
loopPixel_end:1  br label %.preheader5.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %p_0_i = phi i9 [ 0, %hls_label_3 ], [ %p, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln245 = icmp ult i9 %p_0_i, -68

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 222, i64 222, i64 222)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln245, label %4, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln246 = zext i9 %p_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %points_addr = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="points_addr"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
:2  %points_load = load i32* %points_addr, align 8

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="259" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
:2  %points_load = load i32* %points_addr, align 8

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln246 = icmp eq i32 %points_load, %zext_ln240

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln246, label %5, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %or_ln246 = or i9 %p_0_i, 1

]]></Node>
<StgValue><ssdm name="or_ln246"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln246_1 = zext i9 %or_ln246 to i64

]]></Node>
<StgValue><ssdm name="zext_ln246_1"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %points_addr_1 = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln246_1

]]></Node>
<StgValue><ssdm name="points_addr_1"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
:3  %points_load_1 = load i32* %points_addr_1, align 4

]]></Node>
<StgValue><ssdm name="points_load_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="266" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
:3  %points_load_1 = load i32* %points_addr_1, align 4

]]></Node>
<StgValue><ssdm name="points_load_1"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln246_1 = icmp eq i32 %points_load_1, %zext_ln239

]]></Node>
<StgValue><ssdm name="icmp_ln246_1"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln246_1, label %6, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="20" op_0_bw="9">
<![CDATA[
:0  %zext_ln247 = zext i9 %p_0_i to i20

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %mul_ln247 = mul i20 %zext_ln247, 683

]]></Node>
<StgValue><ssdm name="mul_ln247"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_7 = call i7 @_ssdm_op_PartSelect.i7.i20.i32.i32(i20 %mul_ln247, i32 13, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="7">
<![CDATA[
:3  %sext_ln247 = sext i7 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="9">
<![CDATA[
:4  %zext_ln248_1 = zext i9 %sext_ln247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln248_1"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sums_addr_3 = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln248_1

]]></Node>
<StgValue><ssdm name="sums_addr_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="275" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="6">
<![CDATA[
:6  %sums_load = load i32* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="276" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="6">
<![CDATA[
:6  %sums_load = load i32* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_load"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln248 = add nsw i32 %sums_load, %zext_ln248

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="278" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:8  store i32 %add_ln248, i32* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="279" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
<literal name="icmp_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="280" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i:0  %p = add i9 %p_0_i, 2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="281" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="282" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i:0  %iris_radius_0_i = phi i32 [ %select_ln259, %7 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="iris_radius_0_i"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i:1  %i_max_0_i = phi i32 [ %select_ln259_1, %7 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_max_0_i"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.i:2  %iris_radius = phi i6 [ %r_1, %7 ], [ 1, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="iris_radius"/></StgValue>
</operation>

<operation id="285" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
.preheader.i:3  %zext_ln261 = zext i6 %iris_radius to i32

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i:4  %icmp_ln255 = icmp eq i6 %iris_radius, -27

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %icmp_ln255, label %.exit, label %7

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %r_1 = add i6 %iris_radius, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln256 = zext i6 %r_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sums_addr_1 = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln256

]]></Node>
<StgValue><ssdm name="sums_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
:3  %sum1 = load i32* %sums_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln257 = add i6 %iris_radius, -1

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="6">
<![CDATA[
:5  %zext_ln257 = zext i6 %add_ln257 to i64

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sums_addr_2 = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="sums_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
:7  %sum2 = load i32* %sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:0  %add_ln265 = add nsw i32 %iris_radius_0_i, 85

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32">
<![CDATA[
.exit:1  ret i32 %add_ln265

]]></Node>
<StgValue><ssdm name="ret_ln265"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="299" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
:3  %sum1 = load i32* %sums_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
:7  %sum2 = load i32* %sums_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %i_max = sub nsw i32 %sum1, %sum2

]]></Node>
<StgValue><ssdm name="i_max"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="302" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %icmp_ln259 = icmp sgt i32 %i_max, %i_max_0_i

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %select_ln259 = select i1 %icmp_ln259, i32 %zext_ln261, i32 %iris_radius_0_i

]]></Node>
<StgValue><ssdm name="select_ln259"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %select_ln259_1 = select i1 %icmp_ln259, i32 %i_max, i32 %i_max_0_i

]]></Node>
<StgValue><ssdm name="select_ln259_1"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
