# Reading pref.tcl
# do VerilogCam_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib vga
# ** Warning: (vlib-34) Library already exists at "vga".
# vmap vga vga
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap vga vga 
# Modifying modelsim.ini
# vlog -vlog01compat -work vga +incdir+C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules {C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/vga_video_scaler_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:04 on Oct 17,2024
# vlog -reportprogress 300 -vlog01compat -work vga "+incdir+C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules" C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/vga/synthesis/submodules/vga_video_scaler_0.v 
# -- Compiling module vga_video_scaler_0
# 
# Top level modules:
# 	vga_video_scaler_0
# End time: 16:44:04 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel {C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:04 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel" C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter.sv 
# -- Compiling module pixel_filter
# 
# Top level modules:
# 	pixel_filter
# End time: 16:44:04 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel {C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:04 on Oct 17,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel" C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter_tb.sv 
# -- Compiling module pixel_filter_tb
# 
# Top level modules:
# 	pixel_filter_tb
# End time: 16:44:04 on Oct 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L vga -voptargs="+acc"  pixel_filter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L vga -voptargs=""+acc"" pixel_filter_tb 
# Start time: 16:44:04 on Oct 17,2024
# Loading sv_std.std
# Loading work.pixel_filter_tb
# Loading work.pixel_filter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test Red Pixel: pixel_out = f00
# Test Green Pixel: pixel_out = 000
# Test Blue Pixel: pixel_out = 000
# Test Gray Pixel: pixel_out = 000
# Test Yellow Pixel: pixel_out = ff0
# ** Note: $stop    : C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter_tb.sv(66)
#    Time: 60 ps  Iteration: 0  Instance: /pixel_filter_tb
# Break in Module pixel_filter_tb at C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter_tb.sv line 66
add wave -position end  sim:/pixel_filter_tb/uut/Cb
add wave -position end  sim:/pixel_filter_tb/uut/Cr
add wave -position end  sim:/pixel_filter_tb/uut/Y
restart -f
run -all
# Test Red Pixel: pixel_out = f00
# Test Green Pixel: pixel_out = 000
# Test Blue Pixel: pixel_out = 000
# Test Gray Pixel: pixel_out = 000
# Test Yellow Pixel: pixel_out = ff0
# ** Note: $stop    : C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter_tb.sv(66)
#    Time: 60 ps  Iteration: 0  Instance: /pixel_filter_tb
# Break in Module pixel_filter_tb at C:/Users/Alienware/Documents/GitHub/MTRX3700_Assignment2/Pixel/pixel_filter_tb.sv line 66
