# RISC-V-SoC-Design
Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.


Use ncverilog
* ncverilog top_tb.sv +define+progX +access+r +sv +notimingcheck   (X is 0 to 4)
