xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Sep 26, 2025 at 05:13:46 EDT
xrun
	+xm64bit
	-sv
	-f ../02_sim/flist.f
		../00_src/adder_flex_no_carry.sv
		../00_src/compare_great_than.sv
		../00_src/lfsr.sv
		../00_src/phase_accummulator.sv
		../00_src/single_port_RAM.sv
		../00_src/wave_ecg.sv
		../00_src/wave_gen.sv
		../00_src/wave_sine.sv
		../00_src/wave_square.sv
		../00_src/wave_triangle.sv
		../01_tb/wave_gen_tb.sv
	-timescale 1ns/1ns
	+ntb_random_seed=automatic
	+access+rcw

   User defined plus("+") options:
	+ntb_random_seed=automatic

Loading snapshot worklib.wave_gen_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RMEMAR: $readmem warning: address incremented out of range. Too many data words read
	at line 257 of file "../04_fir_cof/sine_wave_0.1.txt". Current address: 256, address range: [0:255].
            File: ../00_src/single_port_RAM.sv, line = 16, pos = 34
           Scope: wave_gen_tb.dut.sine.sine_rom
            Time: 0 FS + 0

xmsim: *W,RMEMAR: $readmem warning: address incremented out of range. Too many data words read
	at line 257 of file "../04_fir_cof/sine_wave_0.1.txt". Current address: 256, address range: [0:255].
            File: ../00_src/single_port_RAM.sv, line = 16, pos = 34
           Scope: wave_gen_tb.dut.sine_noise.sine_rom
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 100040 NS + 0
../01_tb/wave_gen_tb.sv:63         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Sep 26, 2025 at 05:13:46 EDT  (total: 00:00:00)
