#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 23 12:23:04 2024
# Process ID: 17916
# Current directory: C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1
# Command line: vivado.exe -log GPIO_UART_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GPIO_UART_wrapper.tcl
# Log file: C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/GPIO_UART_wrapper.vds
# Journal file: C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source GPIO_UART_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 276.820 ; gain = 50.867
Command: synth_design -top GPIO_UART_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 386.262 ; gain = 102.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_wrapper' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/hdl/GPIO_UART_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:13]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_NOT_0_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_NOT_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_NOT_0_0' (1#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_NOT_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_axi_gpio_0_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_axi_gpio_0_0' (2#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_axi_gpio_1_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_axi_gpio_1_0' (3#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_axi_uartlite_0_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_axi_uartlite_0_0' (4#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'GPIO_UART_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:191]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_clk_wiz_0_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_clk_wiz_0_0' (5#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_mdm_1_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_mdm_1_0' (6#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_microblaze_0_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_microblaze_0_0' (7#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'GPIO_UART_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:231]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_microblaze_0_axi_periph_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:398]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_16K3VF9' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:992]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_16K3VF9' (8#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:992]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_LS55ZH' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1124]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_LS55ZH' (9#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1124]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1TZOOX0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1256]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1TZOOX0' (10#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1256]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_CUBUX' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1622]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_CUBUX' (11#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1622]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_xbar_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_xbar_0' (12#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'GPIO_UART_xbar_0' requires 40 connections, but only 38 given [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:951]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_microblaze_0_axi_periph_0' (13#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:398]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1SDLYBH' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1388]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_dlmb_bram_if_cntlr_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_dlmb_bram_if_cntlr_0' (14#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_dlmb_v10_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_dlmb_v10_0' (15#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'GPIO_UART_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1534]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_ilmb_bram_if_cntlr_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_ilmb_bram_if_cntlr_0' (16#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_ilmb_v10_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_ilmb_v10_0' (17#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'GPIO_UART_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1580]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_lmb_bram_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_lmb_bram_0' (18#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'GPIO_UART_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1605]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1SDLYBH' (19#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:1388]
INFO: [Synth 8-638] synthesizing module 'GPIO_UART_rst_mclk_100M_0' [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_rst_mclk_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_rst_mclk_100M_0' (20#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/realtime/GPIO_UART_rst_mclk_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mclk_100M' of module 'GPIO_UART_rst_mclk_100M_0' requires 10 connections, but only 9 given [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:386]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART' (21#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/synth/GPIO_UART.v:13]
INFO: [Synth 8-256] done synthesizing module 'GPIO_UART_wrapper' (22#1) [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/sources_1/bd/GPIO_UART/hdl/GPIO_UART_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_CUBUX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_CUBUX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_CUBUX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_CUBUX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1TZOOX0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1TZOOX0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1TZOOX0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1TZOOX0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LS55ZH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LS55ZH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LS55ZH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LS55ZH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_16K3VF9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_16K3VF9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_16K3VF9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_16K3VF9 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 438.711 ; gain = 154.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 438.711 ; gain = 154.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp14/GPIO_UART_microblaze_0_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp14/GPIO_UART_microblaze_0_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp15/GPIO_UART_axi_gpio_0_0_in_context.xdc] for cell 'GPIO_UART_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp15/GPIO_UART_axi_gpio_0_0_in_context.xdc] for cell 'GPIO_UART_i/axi_gpio_0'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp16/GPIO_UART_axi_uartlite_0_0_in_context.xdc] for cell 'GPIO_UART_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp16/GPIO_UART_axi_uartlite_0_0_in_context.xdc] for cell 'GPIO_UART_i/axi_uartlite_0'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp17/GPIO_UART_mdm_1_0_in_context.xdc] for cell 'GPIO_UART_i/mdm_1'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp17/GPIO_UART_mdm_1_0_in_context.xdc] for cell 'GPIO_UART_i/mdm_1'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp18/GPIO_UART_rst_mclk_100M_0_in_context.xdc] for cell 'GPIO_UART_i/rst_mclk_100M'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp18/GPIO_UART_rst_mclk_100M_0_in_context.xdc] for cell 'GPIO_UART_i/rst_mclk_100M'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp19/GPIO_UART_xbar_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp19/GPIO_UART_xbar_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp20/GPIO_UART_ilmb_v10_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp20/GPIO_UART_ilmb_v10_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp21/GPIO_UART_ilmb_v10_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp21/GPIO_UART_ilmb_v10_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp22/GPIO_UART_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp22/GPIO_UART_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp23/GPIO_UART_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp23/GPIO_UART_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp24/GPIO_UART_lmb_bram_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp24/GPIO_UART_lmb_bram_0_in_context.xdc] for cell 'GPIO_UART_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp25/GPIO_UART_clk_wiz_0_0_in_context.xdc] for cell 'GPIO_UART_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp25/GPIO_UART_clk_wiz_0_0_in_context.xdc] for cell 'GPIO_UART_i/clk_wiz_0'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp26/GPIO_UART_NOT_0_0_in_context.xdc] for cell 'GPIO_UART_i/NOT_0'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp26/GPIO_UART_NOT_0_0_in_context.xdc] for cell 'GPIO_UART_i/NOT_0'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp27/GPIO_UART_axi_gpio_1_0_in_context.xdc] for cell 'GPIO_UART_i/axi_gpio_1'
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp27/GPIO_UART_axi_gpio_1_0_in_context.xdc] for cell 'GPIO_UART_i/axi_gpio_1'
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/constrs_1/imports/Downloads/boolean.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'mclk' matched to 'port' objects. [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/constrs_1/imports/Downloads/boolean.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'mclk' already exists, overwriting the previous clock with the same name. [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/constrs_1/imports/Downloads/boolean.xdc:2]
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/constrs_1/imports/Downloads/boolean.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.srcs/constrs_1/imports/Downloads/boolean.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GPIO_UART_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GPIO_UART_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 735.852 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GPIO_UART_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 735.852 ; gain = 452.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 735.852 ; gain = 452.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mclk. (constraint file  C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp25/GPIO_UART_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mclk. (constraint file  C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/.Xil/Vivado-17916-Raunak-Thinkpad/dcp25/GPIO_UART_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for GPIO_UART_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/NOT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for GPIO_UART_i/rst_mclk_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 735.852 ; gain = 452.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 735.852 ; gain = 452.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design GPIO_UART_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 735.852 ; gain = 452.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'GPIO_UART_i/mdm_1/Dbg_Clk_0' to pin 'GPIO_UART_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GPIO_UART_i/mdm_1/Dbg_Update_0' to pin 'GPIO_UART_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GPIO_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'GPIO_UART_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GPIO_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'GPIO_UART_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GPIO_UART_i/clk_wiz_0/clk_out1' to pin 'GPIO_UART_i/clk_wiz_0/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'mclk'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 748.809 ; gain = 465.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 748.957 ; gain = 465.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |GPIO_UART_xbar_0               |         1|
|2     |GPIO_UART_NOT_0_0              |         1|
|3     |GPIO_UART_axi_gpio_0_0         |         1|
|4     |GPIO_UART_axi_gpio_1_0         |         1|
|5     |GPIO_UART_axi_uartlite_0_0     |         1|
|6     |GPIO_UART_clk_wiz_0_0          |         1|
|7     |GPIO_UART_mdm_1_0              |         1|
|8     |GPIO_UART_microblaze_0_0       |         1|
|9     |GPIO_UART_rst_mclk_100M_0      |         1|
|10    |GPIO_UART_dlmb_bram_if_cntlr_0 |         1|
|11    |GPIO_UART_dlmb_v10_0           |         1|
|12    |GPIO_UART_ilmb_bram_if_cntlr_0 |         1|
|13    |GPIO_UART_ilmb_v10_0           |         1|
|14    |GPIO_UART_lmb_bram_0           |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |GPIO_UART_NOT_0_0              |     1|
|2     |GPIO_UART_axi_gpio_0_0         |     1|
|3     |GPIO_UART_axi_gpio_1_0         |     1|
|4     |GPIO_UART_axi_uartlite_0_0     |     1|
|5     |GPIO_UART_clk_wiz_0_0          |     1|
|6     |GPIO_UART_dlmb_bram_if_cntlr_0 |     1|
|7     |GPIO_UART_dlmb_v10_0           |     1|
|8     |GPIO_UART_ilmb_bram_if_cntlr_0 |     1|
|9     |GPIO_UART_ilmb_v10_0           |     1|
|10    |GPIO_UART_lmb_bram_0           |     1|
|11    |GPIO_UART_mdm_1_0              |     1|
|12    |GPIO_UART_microblaze_0_0       |     1|
|13    |GPIO_UART_rst_mclk_100M_0      |     1|
|14    |GPIO_UART_xbar_0               |     1|
|15    |IBUF                           |     3|
|16    |OBUF                           |     5|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1250|
|2     |  GPIO_UART_i                 |GPIO_UART                             |  1242|
|3     |    microblaze_0_axi_periph   |GPIO_UART_microblaze_0_axi_periph_0   |   374|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1SDLYBH |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 759.383 ; gain = 178.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 759.383 ; gain = 475.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 768.062 ; gain = 491.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/PROJECT-20_GPIO_AND_UART_MICROBLAZE/PROJECT-20_GPIO_AND_UART_MICROBLAZE.runs/synth_1/GPIO_UART_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GPIO_UART_wrapper_utilization_synth.rpt -pb GPIO_UART_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 768.062 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 12:24:39 2024...
