#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 12 20:30:28 2024
# Process ID: 22096
# Current directory: D:/business/business7/RISC_QS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11192 D:\business\business7\RISC_QS\RISC_QS.xpr
# Log file: D:/business/business7/RISC_QS/vivado.log
# Journal file: D:/business/business7/RISC_QS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/business/business7/RISC_QS/RISC_QS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Software/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.953 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jan 12 20:44:26 2024] Launched synth_1...
Run output will be captured here: D:/business/business7/RISC_QS/RISC_QS.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1502.676 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1832.996 ; gain = 744.043
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: top_cpu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2644.625 ; gain = 277.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_cpu' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc_next' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_next' (2#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (3#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:8]
	Parameter SW_FUNC3 bound to: 3'b010 
	Parameter type_1 bound to: 7'b0010011 
	Parameter type_2 bound to: 7'b0110011 
	Parameter type_3 bound to: 7'b1101111 
	Parameter type_4 bound to: 7'b1100011 
	Parameter type_5 bound to: 7'b0000011 
	Parameter type_6 bound to: 7'b0100011 
	Parameter INST_ADDI bound to: 5'b00001 
	Parameter INST_ORI bound to: 5'b00010 
	Parameter INST_ANDI bound to: 5'b00011 
	Parameter INST_ADD bound to: 5'b00100 
	Parameter INST_SUB bound to: 5'b00101 
	Parameter INST_SLL bound to: 5'b00110 
	Parameter INST_SLTU bound to: 5'b00111 
	Parameter INST_XOR bound to: 5'b01000 
	Parameter INST_SRL bound to: 5'b01001 
	Parameter INST_OR bound to: 5'b01010 
	Parameter INST_AND bound to: 5'b01011 
	Parameter INST_JAL bound to: 5'b01100 
	Parameter INST_BEQ bound to: 5'b01101 
	Parameter INST_LW bound to: 5'b01110 
	Parameter INST_SW bound to: 5'b01111 
	Parameter INST_SLT bound to: 5'b10000 
	Parameter INST_XORI bound to: 5'b10001 
	Parameter INST_SLTI bound to: 5'b10010 
	Parameter INST_SRLI bound to: 5'b10011 
	Parameter INST_BGE bound to: 5'b10100 
	Parameter INST_BNE bound to: 5'b10101 
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0011 
	Parameter AND bound to: 4'b0100 
	Parameter OR bound to: 4'b0101 
	Parameter XOR bound to: 4'b0110 
	Parameter SLL bound to: 4'b1100 
	Parameter SLTU bound to: 4'b1000 
	Parameter SRL bound to: 4'b1101 
	Parameter COM bound to: 4'b1111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:231]
INFO: [Synth 8-6155] done synthesizing module 'id' (4#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:8]
INFO: [Synth 8-6157] synthesizing module 'imm_extender' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v:23]
	Parameter type_1 bound to: 7'b0010011 
	Parameter type_2 bound to: 7'b0110011 
	Parameter type_3 bound to: 7'b1101111 
	Parameter type_4 bound to: 7'b1100011 
	Parameter type_5 bound to: 7'b0000011 
	Parameter type_6 bound to: 7'b0100011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v:37]
INFO: [Synth 8-6155] done synthesizing module 'imm_extender' (5#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (6#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v:1]
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0011 
	Parameter AND bound to: 4'b0100 
	Parameter OR bound to: 4'b0101 
	Parameter XOR bound to: 4'b0110 
	Parameter SLL bound to: 4'b1100 
	Parameter SLTU bound to: 4'b1000 
	Parameter SRL bound to: 4'b1101 
	Parameter COM bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (8#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_cpu' (9#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.422 ; gain = 346.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.676 ; gain = 365.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.676 ; gain = 365.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2732.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2862.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2949.816 ; gain = 582.277
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2949.816 ; gain = 582.277
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jan 12 21:52:22 2024] Launched synth_1...
Run output will be captured here: D:/business/business7/RISC_QS/RISC_QS.runs/synth_1/runme.log
set_property top alu [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jan 12 21:55:15 2024] Launched synth_1...
Run output will be captured here: D:/business/business7/RISC_QS/RISC_QS.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3002.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
reset_project
launch_runs synth_1 -jobs 16
[Fri Jan 12 21:58:13 2024] Launched synth_1...
Run output will be captured here: D:/business/business7/RISC_QS/RISC_QS.runs/synth_1/runme.log
set_property top top_cpu [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3023.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_cpu' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc_next' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_next' (2#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (3#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:8]
	Parameter SW_FUNC3 bound to: 3'b010 
	Parameter type_1 bound to: 7'b0010011 
	Parameter type_2 bound to: 7'b0110011 
	Parameter type_3 bound to: 7'b1101111 
	Parameter type_4 bound to: 7'b1100011 
	Parameter type_5 bound to: 7'b0000011 
	Parameter type_6 bound to: 7'b0100011 
	Parameter INST_ADDI bound to: 5'b00001 
	Parameter INST_ORI bound to: 5'b00010 
	Parameter INST_ANDI bound to: 5'b00011 
	Parameter INST_ADD bound to: 5'b00100 
	Parameter INST_SUB bound to: 5'b00101 
	Parameter INST_SLL bound to: 5'b00110 
	Parameter INST_SLTU bound to: 5'b00111 
	Parameter INST_XOR bound to: 5'b01000 
	Parameter INST_SRL bound to: 5'b01001 
	Parameter INST_OR bound to: 5'b01010 
	Parameter INST_AND bound to: 5'b01011 
	Parameter INST_JAL bound to: 5'b01100 
	Parameter INST_BEQ bound to: 5'b01101 
	Parameter INST_LW bound to: 5'b01110 
	Parameter INST_SW bound to: 5'b01111 
	Parameter INST_SLT bound to: 5'b10000 
	Parameter INST_XORI bound to: 5'b10001 
	Parameter INST_SLTI bound to: 5'b10010 
	Parameter INST_SRLI bound to: 5'b10011 
	Parameter INST_BGE bound to: 5'b10100 
	Parameter INST_BNE bound to: 5'b10101 
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0011 
	Parameter AND bound to: 4'b0100 
	Parameter OR bound to: 4'b0101 
	Parameter XOR bound to: 4'b0110 
	Parameter SLL bound to: 4'b1100 
	Parameter SLTU bound to: 4'b1000 
	Parameter SRL bound to: 4'b1101 
	Parameter COM bound to: 4'b1111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:231]
INFO: [Synth 8-6155] done synthesizing module 'id' (4#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v:8]
INFO: [Synth 8-6157] synthesizing module 'imm_extender' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v:23]
	Parameter type_1 bound to: 7'b0010011 
	Parameter type_2 bound to: 7'b0110011 
	Parameter type_3 bound to: 7'b1101111 
	Parameter type_4 bound to: 7'b1100011 
	Parameter type_5 bound to: 7'b0000011 
	Parameter type_6 bound to: 7'b0100011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v:37]
INFO: [Synth 8-6155] done synthesizing module 'imm_extender' (5#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (6#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v:1]
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0011 
	Parameter AND bound to: 4'b0100 
	Parameter OR bound to: 4'b0101 
	Parameter XOR bound to: 4'b0110 
	Parameter SLL bound to: 4'b1100 
	Parameter SLTU bound to: 4'b1000 
	Parameter SRL bound to: 4'b1101 
	Parameter COM bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (8#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_cpu' (9#1) [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3052.895 ; gain = 29.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3071.809 ; gain = 48.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3071.809 ; gain = 48.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3089.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3089.156 ; gain = 65.633
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 22:00:22 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3089.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3118.043 ; gain = 28.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3134.461 ; gain = 0.793
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3137.133 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3473.109 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:94]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:94]
ERROR: [VRFC 10-2865] module 'inst_memory' ignored due to previous errors [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_project
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:94]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:94]
ERROR: [VRFC 10-2865] module 'inst_memory' ignored due to previous errors [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3473.109 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3473.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3473.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3473.109 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3473.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3473.109 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3473.109 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3473.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3473.109 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3473.109 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4416.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4416.000 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4416.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/imm_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/new/pc_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_next
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:86]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/top_cpu.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/business/business7/RISC_QS/RISC_QS.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/id.v" Line 8. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/business/business7/RISC_QS/RISC_QS.srcs/sources_1/imports/risc_v_QS/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.pc_next
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.imm_extender
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4416.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4416.000 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4416.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4416.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4416.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/business/business7/RISC_QS/RISC_QS.sim/sim_1/behav/xsim'
"xelab -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c7ebd465fce41a5809bf69a509d16ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4416.000 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 15:45:06 2024...
