

================================================================
== Vitis HLS Report for 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Thu Oct  2 21:26:37 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.208 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|      514|  12.000 ns|  2.056 us|    2|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_69_1  |        1|      512|         1|          1|          1|  1 ~ 512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       23|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       33|     -|
|Register             |        -|      -|       12|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       12|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_278_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln69_fu_288_p2  |      icmp|   0|  0|  13|          33|          33|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|          43|          34|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   1|          2|    1|          2|
    |ap_sig_allocacmp_t_7  |  16|          2|   10|         20|
    |t_fu_82               |  16|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  33|          6|   21|         42|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |t_fu_82      |  10|   0|   10|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1|  return value|
|select_ln69      |   in|   33|     ap_none|                                         select_ln69|        scalar|
|att_11_address0  |  out|    9|   ap_memory|                                              att_11|         array|
|att_11_ce0       |  out|    1|   ap_memory|                                              att_11|         array|
|att_11_we0       |  out|    1|   ap_memory|                                              att_11|         array|
|att_11_d0        |  out|   32|   ap_memory|                                              att_11|         array|
|att_10_address0  |  out|    9|   ap_memory|                                              att_10|         array|
|att_10_ce0       |  out|    1|   ap_memory|                                              att_10|         array|
|att_10_we0       |  out|    1|   ap_memory|                                              att_10|         array|
|att_10_d0        |  out|   32|   ap_memory|                                              att_10|         array|
|att_9_address0   |  out|    9|   ap_memory|                                               att_9|         array|
|att_9_ce0        |  out|    1|   ap_memory|                                               att_9|         array|
|att_9_we0        |  out|    1|   ap_memory|                                               att_9|         array|
|att_9_d0         |  out|   32|   ap_memory|                                               att_9|         array|
|att_8_address0   |  out|    9|   ap_memory|                                               att_8|         array|
|att_8_ce0        |  out|    1|   ap_memory|                                               att_8|         array|
|att_8_we0        |  out|    1|   ap_memory|                                               att_8|         array|
|att_8_d0         |  out|   32|   ap_memory|                                               att_8|         array|
|att_7_address0   |  out|    9|   ap_memory|                                               att_7|         array|
|att_7_ce0        |  out|    1|   ap_memory|                                               att_7|         array|
|att_7_we0        |  out|    1|   ap_memory|                                               att_7|         array|
|att_7_d0         |  out|   32|   ap_memory|                                               att_7|         array|
|att_6_address0   |  out|    9|   ap_memory|                                               att_6|         array|
|att_6_ce0        |  out|    1|   ap_memory|                                               att_6|         array|
|att_6_we0        |  out|    1|   ap_memory|                                               att_6|         array|
|att_6_d0         |  out|   32|   ap_memory|                                               att_6|         array|
|att_5_address0   |  out|    9|   ap_memory|                                               att_5|         array|
|att_5_ce0        |  out|    1|   ap_memory|                                               att_5|         array|
|att_5_we0        |  out|    1|   ap_memory|                                               att_5|         array|
|att_5_d0         |  out|   32|   ap_memory|                                               att_5|         array|
|att_4_address0   |  out|    9|   ap_memory|                                               att_4|         array|
|att_4_ce0        |  out|    1|   ap_memory|                                               att_4|         array|
|att_4_we0        |  out|    1|   ap_memory|                                               att_4|         array|
|att_4_d0         |  out|   32|   ap_memory|                                               att_4|         array|
|att_3_address0   |  out|    9|   ap_memory|                                               att_3|         array|
|att_3_ce0        |  out|    1|   ap_memory|                                               att_3|         array|
|att_3_we0        |  out|    1|   ap_memory|                                               att_3|         array|
|att_3_d0         |  out|   32|   ap_memory|                                               att_3|         array|
|att_2_address0   |  out|    9|   ap_memory|                                               att_2|         array|
|att_2_ce0        |  out|    1|   ap_memory|                                               att_2|         array|
|att_2_we0        |  out|    1|   ap_memory|                                               att_2|         array|
|att_2_d0         |  out|   32|   ap_memory|                                               att_2|         array|
|att_1_address0   |  out|    9|   ap_memory|                                               att_1|         array|
|att_1_ce0        |  out|    1|   ap_memory|                                               att_1|         array|
|att_1_we0        |  out|    1|   ap_memory|                                               att_1|         array|
|att_1_d0         |  out|   32|   ap_memory|                                               att_1|         array|
|att_0_address0   |  out|    9|   ap_memory|                                               att_0|         array|
|att_0_ce0        |  out|    1|   ap_memory|                                               att_0|         array|
|att_0_we0        |  out|    1|   ap_memory|                                               att_0|         array|
|att_0_d0         |  out|   32|   ap_memory|                                               att_0|         array|
|h                |   in|    4|     ap_none|                                                   h|        scalar|
+-----------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 4 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h"   --->   Operation 5 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln69_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln69"   --->   Operation 6 'read' 'select_ln69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.39ns)   --->   "%store_ln69 = store i10 0, i10 %t" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 7 'store' 'store_ln69' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t_7 = load i10 %t" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 9 'load' 't_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%add_ln69 = add i10 %t_7, i10 1" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 10 'add' 'add_ln69' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i10 %t_7" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 11 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%icmp_ln69 = icmp_eq  i33 %zext_ln69_1, i33 %select_ln69_read" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 12 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc33.split.i.i, void %for.inc36.i.i.loopexit.exitStub" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 13 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %t_7" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 14 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:70->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 15 'specpipeline' 'specpipeline_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256" [kernel_MHSA.cpp:71->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 17 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%att_0_addr = getelementptr i32 %att_0, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 18 'getelementptr' 'att_0_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 19 'getelementptr' 'att_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 20 'getelementptr' 'att_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 21 'getelementptr' 'att_3_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 22 'getelementptr' 'att_4_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 23 'getelementptr' 'att_5_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 24 'getelementptr' 'att_6_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 25 'getelementptr' 'att_7_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 26 'getelementptr' 'att_8_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 27 'getelementptr' 'att_9_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 28 'getelementptr' 'att_10_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 29 'getelementptr' 'att_11_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.43ns)   --->   "%switch_ln72 = switch i4 %h_read, void %arrayidx324.case.11.i.i, i4 0, void %arrayidx324.case.0.i.i, i4 1, void %arrayidx324.case.1.i.i, i4 2, void %arrayidx324.case.2.i.i, i4 3, void %arrayidx324.case.3.i.i, i4 4, void %arrayidx324.case.4.i.i, i4 5, void %arrayidx324.case.5.i.i, i4 6, void %arrayidx324.case.6.i.i, i4 7, void %arrayidx324.case.7.i.i, i4 8, void %arrayidx324.case.8.i.i, i4 9, void %arrayidx324.case.9.i.i, i4 10, void %arrayidx324.case.10.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 30 'switch' 'switch_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.43>
ST_1 : Operation 31 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 31 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.43>
ST_1 : Operation 32 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_10_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.43>
ST_1 : Operation 33 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_10_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 33 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 34 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 35 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.43>
ST_1 : Operation 36 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_9_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.43>
ST_1 : Operation 37 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_9_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 37 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 38 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 39 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.43>
ST_1 : Operation 40 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_8_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.43>
ST_1 : Operation 41 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_8_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 41 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 42 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 43 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.43>
ST_1 : Operation 44 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_7_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.43>
ST_1 : Operation 45 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_7_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 45 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 46 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 47 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.43>
ST_1 : Operation 48 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_6_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.43>
ST_1 : Operation 49 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_6_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 49 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 50 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 51 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.43>
ST_1 : Operation 52 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_5_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.43>
ST_1 : Operation 53 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_5_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 53 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 54 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 55 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.43>
ST_1 : Operation 56 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_4_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.43>
ST_1 : Operation 57 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_4_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 57 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 58 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 59 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.43>
ST_1 : Operation 60 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_3_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.43>
ST_1 : Operation 61 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_3_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 61 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 62 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 63 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.43>
ST_1 : Operation 64 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_2_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.43>
ST_1 : Operation 65 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_2_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 65 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 66 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 67 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.43>
ST_1 : Operation 68 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_1_addr"   --->   Operation 68 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.43>
ST_1 : Operation 69 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_1_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 69 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 70 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 71 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.43>
ST_1 : Operation 72 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_0_addr"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.43>
ST_1 : Operation 73 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_0_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 73 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 74 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 75 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.43>
ST_1 : Operation 76 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_11_addr"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.43>
ST_1 : Operation 77 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_11_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 77 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 78 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.39ns)   --->   "%store_ln69 = store i10 %add_ln69, i10 %t" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 79 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.39>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc33.i.i" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 80 'br' 'br_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln69]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ att_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ att_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                             (alloca           ) [ 01]
h_read                        (read             ) [ 01]
select_ln69_read              (read             ) [ 00]
store_ln69                    (store            ) [ 00]
br_ln0                        (br               ) [ 00]
t_7                           (load             ) [ 00]
add_ln69                      (add              ) [ 00]
zext_ln69_1                   (zext             ) [ 00]
icmp_ln69                     (icmp             ) [ 01]
br_ln69                       (br               ) [ 00]
zext_ln69                     (zext             ) [ 00]
specpipeline_ln70             (specpipeline     ) [ 00]
speclooptripcount_ln71        (speclooptripcount) [ 00]
specloopname_ln69             (specloopname     ) [ 00]
att_0_addr                    (getelementptr    ) [ 00]
att_1_addr                    (getelementptr    ) [ 00]
att_2_addr                    (getelementptr    ) [ 00]
att_3_addr                    (getelementptr    ) [ 00]
att_4_addr                    (getelementptr    ) [ 00]
att_5_addr                    (getelementptr    ) [ 00]
att_6_addr                    (getelementptr    ) [ 00]
att_7_addr                    (getelementptr    ) [ 00]
att_8_addr                    (getelementptr    ) [ 00]
att_9_addr                    (getelementptr    ) [ 00]
att_10_addr                   (getelementptr    ) [ 00]
att_11_addr                   (getelementptr    ) [ 00]
switch_ln72                   (switch           ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
muxLogicRAMData_to_store_ln72 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln72 (muxlogic         ) [ 00]
store_ln72                    (store            ) [ 00]
br_ln72                       (br               ) [ 00]
store_ln69                    (store            ) [ 00]
br_ln69                       (br               ) [ 00]
ret_ln0                       (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln69">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln69"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="att_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="att_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="att_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="att_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="att_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="att_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="att_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="att_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="att_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="att_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="att_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="att_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="h">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_91"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="t_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="h_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln69_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="33" slack="0"/>
<pin id="94" dir="0" index="1" bw="33" slack="0"/>
<pin id="95" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln69_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="att_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_0_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="att_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="att_2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_2_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="att_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_3_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="att_4_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_4_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="att_5_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_5_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="att_6_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_6_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="att_7_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_7_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="att_8_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_8_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="att_9_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_9_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="att_10_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_10_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="att_11_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="att_11_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln72_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln72_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln72_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln72_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln72_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln72_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln72_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln72_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln72_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln72_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln72_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln72_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 muxLogicRAMData_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln69_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="t_7_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_7/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln69_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln69_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln69_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="33" slack="0"/>
<pin id="290" dir="0" index="1" bw="33" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln69_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="switch_ln72_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="0" index="3" bw="3" slack="0"/>
<pin id="315" dir="0" index="4" bw="3" slack="0"/>
<pin id="316" dir="0" index="5" bw="4" slack="0"/>
<pin id="317" dir="0" index="6" bw="4" slack="0"/>
<pin id="318" dir="0" index="7" bw="4" slack="0"/>
<pin id="319" dir="0" index="8" bw="4" slack="0"/>
<pin id="320" dir="0" index="9" bw="4" slack="0"/>
<pin id="321" dir="0" index="10" bw="4" slack="0"/>
<pin id="322" dir="0" index="11" bw="4" slack="0"/>
<pin id="323" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln72/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="muxLogicRAMAddr_to_store_ln72_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln72/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln69_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="t_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="80" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="168" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="80" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="161" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="80" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="154" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="80" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="147" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="80" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="140" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="80" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="133" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="80" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="126" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="119" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="80" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="112" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="105" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="98" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="175" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="80" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="275" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="92" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="275" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="306"><net_src comp="294" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="308"><net_src comp="294" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="309"><net_src comp="294" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="324"><net_src comp="86" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="310" pin=4"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="310" pin=5"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="310" pin=6"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="310" pin=7"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="310" pin=8"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="310" pin=9"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="310" pin=10"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="310" pin=11"/></net>

<net id="339"><net_src comp="168" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="161" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="154" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="147" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="140" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="133" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="126" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="119" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="112" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="105" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="98" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="175" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="278" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="82" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="384" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: att_11 | {1 }
	Port: att_10 | {1 }
	Port: att_9 | {1 }
	Port: att_8 | {1 }
	Port: att_7 | {1 }
	Port: att_6 | {1 }
	Port: att_5 | {1 }
	Port: att_4 | {1 }
	Port: att_3 | {1 }
	Port: att_2 | {1 }
	Port: att_1 | {1 }
	Port: att_0 | {1 }
 - Input state : 
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : select_ln69 | {1 }
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_11 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_10 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_9 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_8 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_7 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_6 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_5 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_4 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_3 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_2 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_1 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : att_0 | {}
	Port: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 : h | {1 }
  - Chain level:
	State 1
		store_ln69 : 1
		t_7 : 1
		add_ln69 : 2
		zext_ln69_1 : 2
		icmp_ln69 : 3
		br_ln69 : 4
		zext_ln69 : 2
		att_0_addr : 3
		att_1_addr : 3
		att_2_addr : 3
		att_3_addr : 3
		att_4_addr : 3
		att_5_addr : 3
		att_6_addr : 3
		att_7_addr : 3
		att_8_addr : 3
		att_9_addr : 3
		att_10_addr : 3
		att_11_addr : 3
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		muxLogicRAMAddr_to_store_ln72 : 4
		store_ln72 : 4
		store_ln69 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln69_fu_288           |    0    |    13   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln69_fu_278           |    0    |    10   |
|----------|--------------------------------------|---------|---------|
|   read   |           h_read_read_fu_86          |    0    |    0    |
|          |      select_ln69_read_read_fu_92     |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |              grp_fu_266              |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_336 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_340 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_344 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_348 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_352 |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_store_ln72_fu_356 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_360 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_364 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_368 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_372 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_376 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln72_fu_380 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |          zext_ln69_1_fu_284          |    0    |    0    |
|          |           zext_ln69_fu_294           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|  switch  |          switch_ln72_fu_310          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    23   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|t_reg_389|   10   |
+---------+--------+
|  Total  |   10   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   23   |
+-----------+--------+--------+
