<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: Dspi_driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Dspi_driver</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__command__data__config.html">_dspi_command_data_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master command date configuration used for the SPIx_PUSHR.  <a href="struct__dspi__command__data__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__master__ctar__config.html">_dspi_master_ctar_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master ctar configuration structure.  <a href="struct__dspi__master__ctar__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__master__config.html">_dspi_master_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master configuration structure.  <a href="struct__dspi__master__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__slave__ctar__config.html">_dspi_slave_ctar_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave ctar configuration structure.  <a href="struct__dspi__slave__ctar__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__slave__config.html">_dspi_slave_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave configuration structure.  <a href="struct__dspi__slave__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__transfer.html">_dspi_transfer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master/slave transfer structure.  <a href="struct__dspi__transfer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__master__handle.html">_dspi_master_handle</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master transfer handle structure used for transactional API.  <a href="struct__dspi__master__handle.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dspi__slave__handle.html">_dspi_slave_handle</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave transfer handle structure used for the transactional API.  <a href="struct__dspi__slave__handle.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3af6268fdc846d553d23c82fd8c8668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gae3af6268fdc846d553d23c82fd8c8668">DSPI_DUMMY_DATA</a>&#160;&#160;&#160;(0x00U)</td></tr>
<tr class="memdesc:gae3af6268fdc846d553d23c82fd8c8668"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI dummy data if there is no Tx data.  <a href="#gae3af6268fdc846d553d23c82fd8c8668">More...</a><br /></td></tr>
<tr class="separator:gae3af6268fdc846d553d23c82fd8c8668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a272cf2546e7d51aa45d76b10dc174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac4a272cf2546e7d51aa45d76b10dc174">DSPI_MASTER_CTAR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4a272cf2546e7d51aa45d76b10dc174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e4a446e06e9964a77d20c00b7d3397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga15e4a446e06e9964a77d20c00b7d3397">DSPI_MASTER_CTAR_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="separator:ga15e4a446e06e9964a77d20c00b7d3397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082f0377ee21656002efecaeaf77034c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga082f0377ee21656002efecaeaf77034c">DSPI_MASTER_PCS_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga082f0377ee21656002efecaeaf77034c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b335dc840f0c1637ca37b0cf3f4f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga213b335dc840f0c1637ca37b0cf3f4f4">DSPI_MASTER_PCS_MASK</a>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga213b335dc840f0c1637ca37b0cf3f4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0819629aecb560192865e1850bff07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga5d0819629aecb560192865e1850bff07">DSPI_SLAVE_CTAR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5d0819629aecb560192865e1850bff07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf41a736795e34277fdb594a75754ab69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf41a736795e34277fdb594a75754ab69">DSPI_SLAVE_CTAR_MASK</a>&#160;&#160;&#160;(0x07U)</td></tr>
<tr class="separator:gaf41a736795e34277fdb594a75754ab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab8a31428154823fb3a47109f79f62269"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gab8a31428154823fb3a47109f79f62269">dspi_master_slave_mode_t</a></td></tr>
<tr class="memdesc:gab8a31428154823fb3a47109f79f62269"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave mode configuration.  <a href="#gab8a31428154823fb3a47109f79f62269">More...</a><br /></td></tr>
<tr class="separator:gab8a31428154823fb3a47109f79f62269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbea989c0426eb1d297b286589e453d1"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gacbea989c0426eb1d297b286589e453d1">dspi_master_sample_point_t</a></td></tr>
<tr class="memdesc:gacbea989c0426eb1d297b286589e453d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in the Modified Transfer Format. This field is valid only when the CPHA bit in the CTAR register is 0.  <a href="#gacbea989c0426eb1d297b286589e453d1">More...</a><br /></td></tr>
<tr class="separator:gacbea989c0426eb1d297b286589e453d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf974548849cdae6b2d5581100fead985"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf974548849cdae6b2d5581100fead985">dspi_which_pcs_t</a></td></tr>
<tr class="memdesc:gaf974548849cdae6b2d5581100fead985"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) configuration (which Pcs to configure).  <a href="#gaf974548849cdae6b2d5581100fead985">More...</a><br /></td></tr>
<tr class="separator:gaf974548849cdae6b2d5581100fead985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a></td></tr>
<tr class="memdesc:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) Polarity configuration.  <a href="#ga8e5abd30c155a0fa6cc651a6535e8aee">More...</a><br /></td></tr>
<tr class="separator:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959b683effa08cff187f755506526745"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga959b683effa08cff187f755506526745">dspi_clock_polarity_t</a></td></tr>
<tr class="memdesc:ga959b683effa08cff187f755506526745"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR.  <a href="#ga959b683effa08cff187f755506526745">More...</a><br /></td></tr>
<tr class="separator:ga959b683effa08cff187f755506526745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace26aa668a9601c9d79bdd5205f37b14"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gace26aa668a9601c9d79bdd5205f37b14">dspi_clock_phase_t</a></td></tr>
<tr class="memdesc:gace26aa668a9601c9d79bdd5205f37b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR.  <a href="#gace26aa668a9601c9d79bdd5205f37b14">More...</a><br /></td></tr>
<tr class="separator:gace26aa668a9601c9d79bdd5205f37b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536388ab9d8d1b88f7d112a83b769366"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga536388ab9d8d1b88f7d112a83b769366">dspi_shift_direction_t</a></td></tr>
<tr class="memdesc:ga536388ab9d8d1b88f7d112a83b769366"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR.  <a href="#ga536388ab9d8d1b88f7d112a83b769366">More...</a><br /></td></tr>
<tr class="separator:ga536388ab9d8d1b88f7d112a83b769366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf817b2c70ff1e28088181cd418f4528b"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a></td></tr>
<tr class="memdesc:gaf817b2c70ff1e28088181cd418f4528b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection.  <a href="#gaf817b2c70ff1e28088181cd418f4528b">More...</a><br /></td></tr>
<tr class="separator:gaf817b2c70ff1e28088181cd418f4528b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a></td></tr>
<tr class="memdesc:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection.  <a href="#ga8d2c04fe9fd119bdcc613f4c35095721">More...</a><br /></td></tr>
<tr class="separator:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb49bf5d18feef1cc14085dc694482a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__command__data__config.html">_dspi_command_data_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a></td></tr>
<tr class="memdesc:ga0eb49bf5d18feef1cc14085dc694482a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master command date configuration used for the SPIx_PUSHR.  <a href="#ga0eb49bf5d18feef1cc14085dc694482a">More...</a><br /></td></tr>
<tr class="separator:ga0eb49bf5d18feef1cc14085dc694482a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06445ad7ae380acd1d63b1680bf26886"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__master__ctar__config.html">_dspi_master_ctar_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga06445ad7ae380acd1d63b1680bf26886">dspi_master_ctar_config_t</a></td></tr>
<tr class="memdesc:ga06445ad7ae380acd1d63b1680bf26886"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master ctar configuration structure.  <a href="#ga06445ad7ae380acd1d63b1680bf26886">More...</a><br /></td></tr>
<tr class="separator:ga06445ad7ae380acd1d63b1680bf26886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4985a6a8c07cf9382d7481ad2bd8e61"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__master__config.html">_dspi_master_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a></td></tr>
<tr class="memdesc:gaa4985a6a8c07cf9382d7481ad2bd8e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master configuration structure.  <a href="#gaa4985a6a8c07cf9382d7481ad2bd8e61">More...</a><br /></td></tr>
<tr class="separator:gaa4985a6a8c07cf9382d7481ad2bd8e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7a224dc995f546fdfa94aeca578674"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__slave__ctar__config.html">_dspi_slave_ctar_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gabf7a224dc995f546fdfa94aeca578674">dspi_slave_ctar_config_t</a></td></tr>
<tr class="memdesc:gabf7a224dc995f546fdfa94aeca578674"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave ctar configuration structure.  <a href="#gabf7a224dc995f546fdfa94aeca578674">More...</a><br /></td></tr>
<tr class="separator:gabf7a224dc995f546fdfa94aeca578674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71baf85d9461513ce228c3325db691e4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__slave__config.html">_dspi_slave_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a></td></tr>
<tr class="memdesc:ga71baf85d9461513ce228c3325db691e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave configuration structure.  <a href="#ga71baf85d9461513ce228c3325db691e4">More...</a><br /></td></tr>
<tr class="separator:ga71baf85d9461513ce228c3325db691e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf099ad07783e86fb0f7806c4e7d62a92"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__master__handle.html">_dspi_master_handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a></td></tr>
<tr class="memdesc:gaf099ad07783e86fb0f7806c4e7d62a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward declaration of the <a class="el" href="struct__dspi__master__handle.html" title="DSPI master transfer handle structure used for transactional API. ">_dspi_master_handle</a> typedefs.  <a href="#gaf099ad07783e86fb0f7806c4e7d62a92">More...</a><br /></td></tr>
<tr class="separator:gaf099ad07783e86fb0f7806c4e7d62a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732be23fdf8a842c3e05db1f2f6d8fb9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__slave__handle.html">_dspi_slave_handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a></td></tr>
<tr class="memdesc:ga732be23fdf8a842c3e05db1f2f6d8fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward declaration of the <a class="el" href="struct__dspi__slave__handle.html" title="DSPI slave transfer handle structure used for the transactional API. ">_dspi_slave_handle</a> typedefs.  <a href="#ga732be23fdf8a842c3e05db1f2f6d8fb9">More...</a><br /></td></tr>
<tr class="separator:ga732be23fdf8a842c3e05db1f2f6d8fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d91a817bd68468037b7886ea710ffa"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga67d91a817bd68468037b7886ea710ffa">dspi_master_transfer_callback_t</a>) (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, <a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> <a class="el" href="serial_8cpp.html#a9611b3a00430a86619b5923de30f9fdb">status</a>, void *userData)</td></tr>
<tr class="memdesc:ga67d91a817bd68468037b7886ea710ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completion callback function pointer type.  <a href="#ga67d91a817bd68468037b7886ea710ffa">More...</a><br /></td></tr>
<tr class="separator:ga67d91a817bd68468037b7886ea710ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf928cd95fbb7eb5d5f306c9a4d4afce4"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf928cd95fbb7eb5d5f306c9a4d4afce4">dspi_slave_transfer_callback_t</a>) (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, <a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> <a class="el" href="serial_8cpp.html#a9611b3a00430a86619b5923de30f9fdb">status</a>, void *userData)</td></tr>
<tr class="memdesc:gaf928cd95fbb7eb5d5f306c9a4d4afce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completion callback function pointer type.  <a href="#gaf928cd95fbb7eb5d5f306c9a4d4afce4">More...</a><br /></td></tr>
<tr class="separator:gaf928cd95fbb7eb5d5f306c9a4d4afce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68059ccb0ed27afa06eb081c1c0a3ef"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct__dspi__transfer.html">_dspi_transfer</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a></td></tr>
<tr class="memdesc:gac68059ccb0ed27afa06eb081c1c0a3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master/slave transfer structure.  <a href="#gac68059ccb0ed27afa06eb081c1c0a3ef">More...</a><br /></td></tr>
<tr class="separator:gac68059ccb0ed27afa06eb081c1c0a3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a> { <a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40">kStatus_DSPI_Busy</a> = MAKE_STATUS(kStatusGroup_DSPI, 0), 
<a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaaaae2ba17a6a622142816b0ffec7b9f7a">kStatus_DSPI_Error</a> = MAKE_STATUS(kStatusGroup_DSPI, 1), 
<a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaa638dc0d050e7660225a46cc7cd6e38c7">kStatus_DSPI_Idle</a> = MAKE_STATUS(kStatusGroup_DSPI, 2), 
<a class="el" href="group__dspi__driver.html#gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd">kStatus_DSPI_OutOfRange</a> = MAKE_STATUS(kStatusGroup_DSPI, 3)
 }<tr class="memdesc:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status for the DSPI driver.  <a href="group__dspi__driver.html#ga06b41ab984bc03e6f1eb07988edcb3ea">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bfefaf6ba65ba464e764d1c918c904f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga2bfefaf6ba65ba464e764d1c918c904f">_dspi_flags</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904faffc8e8711d9083470cddb0db647b75b0">kDSPI_TxCompleteFlag</a> = SPI_SR_TCF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fae91c7a5cc2a90fa051c89f13bbb6d8ed">kDSPI_EndOfQueueFlag</a> = SPI_SR_EOQF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fae36215137d8ce7cf215349199db877b7">kDSPI_TxFifoUnderflowFlag</a> = SPI_SR_TFUF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fae9704d53b57758969f8ea5ea6c86f7f0">kDSPI_TxFifoFillRequestFlag</a> = SPI_SR_TFFF_MASK, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa30f039adca01f89dbbd02f70dff725ee">kDSPI_RxFifoOverflowFlag</a> = SPI_SR_RFOF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa092b7f39357ce8cb82ec825e93536605">kDSPI_RxFifoDrainRequestFlag</a> = SPI_SR_RFDF_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa58771b3977aef221dab6a67a6739f8d6">kDSPI_TxAndRxStatusFlag</a> = SPI_SR_TXRXS_MASK, 
<a class="el" href="group__dspi__driver.html#gga2bfefaf6ba65ba464e764d1c918c904fa4a742818251256d8fc35ab63a6af9c9e">kDSPI_AllStatusFlag</a>
<br />
 }<tr class="memdesc:ga2bfefaf6ba65ba464e764d1c918c904f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI status flags in SPIx_SR register.  <a href="group__dspi__driver.html#ga2bfefaf6ba65ba464e764d1c918c904f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga2bfefaf6ba65ba464e764d1c918c904f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb57298690a2f1a09d94d696c893c4b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaeb57298690a2f1a09d94d696c893c4b2">_dspi_interrupt_enable</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2ab2b1ba228fd75de23a2de7e56c1ee438">kDSPI_TxCompleteInterruptEnable</a> = SPI_RSER_TCF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2a069483b28469fcbfa5890b04cd6439b3">kDSPI_EndOfQueueInterruptEnable</a> = SPI_RSER_EOQF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2aa430e623e0bb240752381eaddda1a973">kDSPI_TxFifoUnderflowInterruptEnable</a> = SPI_RSER_TFUF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2ada57830661d523d12e49892060fde201">kDSPI_TxFifoFillRequestInterruptEnable</a> = SPI_RSER_TFFF_RE_MASK, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2a190746a0aeaa61db32c6c1a7b850d0ee">kDSPI_RxFifoOverflowInterruptEnable</a> = SPI_RSER_RFOF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2aa7d99e6ac31bd6c7d835d89f36cec1a6">kDSPI_RxFifoDrainRequestInterruptEnable</a> = SPI_RSER_RFDF_RE_MASK, 
<a class="el" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2a530d972d6cd16ab6e929d7ddaaf09b30">kDSPI_AllInterruptEnable</a>
<br />
 }<tr class="memdesc:gaeb57298690a2f1a09d94d696c893c4b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI interrupt source.  <a href="group__dspi__driver.html#gaeb57298690a2f1a09d94d696c893c4b2">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaeb57298690a2f1a09d94d696c893c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3359796dc0680797b1f74b83fc0c0d9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gae3359796dc0680797b1f74b83fc0c0d9">_dspi_dma_enable</a> { <a class="el" href="group__dspi__driver.html#ggae3359796dc0680797b1f74b83fc0c0d9ae772dc49e5a28df00b817f9c6dab0749">kDSPI_TxDmaEnable</a> = (SPI_RSER_TFFF_RE_MASK | SPI_RSER_TFFF_DIRS_MASK), 
<a class="el" href="group__dspi__driver.html#ggae3359796dc0680797b1f74b83fc0c0d9a15ec9c9897199d53a1b354ccce6d0445">kDSPI_RxDmaEnable</a> = (SPI_RSER_RFDF_RE_MASK | SPI_RSER_RFDF_DIRS_MASK)
 }<tr class="memdesc:gae3359796dc0680797b1f74b83fc0c0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI DMA source.  <a href="group__dspi__driver.html#gae3359796dc0680797b1f74b83fc0c0d9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gae3359796dc0680797b1f74b83fc0c0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d5d3420ce510463f61e41cbe1d1410"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a> { <a class="el" href="group__dspi__driver.html#gga22d5d3420ce510463f61e41cbe1d1410a8330c6ad827da3c783df5805244fa7d9">kDSPI_Master</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga22d5d3420ce510463f61e41cbe1d1410a2e075745386fd71bee2535606f29dd87">kDSPI_Slave</a> = 0U
 }<tr class="memdesc:ga22d5d3420ce510463f61e41cbe1d1410"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave mode configuration.  <a href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga22d5d3420ce510463f61e41cbe1d1410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a53597bff1469f0365b74ad7a20237"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a> { <a class="el" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237abbcf84bafbd94a63a9600647162b8d86">kDSPI_SckToSin0Clock</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237a61e5f5d7122c849c737513ae7c5c4c50">kDSPI_SckToSin1Clock</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237a305d68c9446ca0866da7a2ace743ae4d">kDSPI_SckToSin2Clock</a> = 2U
 }<tr class="memdesc:ga02a53597bff1469f0365b74ad7a20237"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in the Modified Transfer Format. This field is valid only when the CPHA bit in the CTAR register is 0.  <a href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga02a53597bff1469f0365b74ad7a20237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738d1c33c04047440e86e29fabbbba94"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a5c6297be9586ee874fa1a84a16d810b7">kDSPI_Pcs0</a> = 1U &lt;&lt; 0, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a62d3c43292cebeed478a36bff2cd033a">kDSPI_Pcs1</a> = 1U &lt;&lt; 1, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a625c90d5151e8458be6f89ace68f2fe2">kDSPI_Pcs2</a> = 1U &lt;&lt; 2, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a7fae848c0f775a86562b90ecfd171cc8">kDSPI_Pcs3</a> = 1U &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a0fd968cdbfd2e088987e309f49cb20f2">kDSPI_Pcs4</a> = 1U &lt;&lt; 4, 
<a class="el" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a67653d39cbd675c9141bb014d4576a0b">kDSPI_Pcs5</a> = 1U &lt;&lt; 5
<br />
 }<tr class="memdesc:ga738d1c33c04047440e86e29fabbbba94"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) configuration (which Pcs to configure).  <a href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga738d1c33c04047440e86e29fabbbba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a> { <a class="el" href="group__dspi__driver.html#gga1b2a1103a54ad51c35f2bdaa52ac7363a79a6807edd30a1230477ab26068060fd">kDSPI_PcsActiveHigh</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga1b2a1103a54ad51c35f2bdaa52ac7363aa678a5937bbb9975e3c014592c3d542c">kDSPI_PcsActiveLow</a> = 1U
 }<tr class="memdesc:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) Polarity configuration.  <a href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23a66cefb04826de83504ad485f19a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad23a66cefb04826de83504ad485f19a9">_dspi_pcs_polarity</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9ac731b21eefcc16342d2c606a12a00547">kDSPI_Pcs0ActiveLow</a> = 1U &lt;&lt; 0, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9aa6ee5dca40cbe9bf03623cf986adbadd">kDSPI_Pcs1ActiveLow</a> = 1U &lt;&lt; 1, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a6fd76d22cb6c8f943ae397bb91ba68f4">kDSPI_Pcs2ActiveLow</a> = 1U &lt;&lt; 2, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a57e33d7e4195864f89db11d2f5e6cc4b">kDSPI_Pcs3ActiveLow</a> = 1U &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a15c201d8e7bd0bab1dd7117b73a111ec">kDSPI_Pcs4ActiveLow</a> = 1U &lt;&lt; 4, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9a88e1e00a5a7755561358f004a5a1b1d4">kDSPI_Pcs5ActiveLow</a> = 1U &lt;&lt; 5, 
<a class="el" href="group__dspi__driver.html#ggad23a66cefb04826de83504ad485f19a9adb2bef5058b4bf00533cc89f1928e2d1">kDSPI_PcsAllActiveLow</a> = 0xFFU
<br />
 }<tr class="memdesc:gad23a66cefb04826de83504ad485f19a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (Pcs) Polarity.  <a href="group__dspi__driver.html#gad23a66cefb04826de83504ad485f19a9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad23a66cefb04826de83504ad485f19a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8324f34ea4af085c11052288fc94983e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a> { <a class="el" href="group__dspi__driver.html#gga8324f34ea4af085c11052288fc94983eab5279f36f0c6b1617aa937824806d71d">kDSPI_ClockPolarityActiveHigh</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga8324f34ea4af085c11052288fc94983eabcde58b8834e5cd1181b8b98aa4a10ef">kDSPI_ClockPolarityActiveLow</a> = 1U
 }<tr class="memdesc:ga8324f34ea4af085c11052288fc94983e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR.  <a href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga8324f34ea4af085c11052288fc94983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648d70d13ec12505a80c423841f53510"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a> { <a class="el" href="group__dspi__driver.html#gga648d70d13ec12505a80c423841f53510a996e921abbf325ee9978a42681aee0d5">kDSPI_ClockPhaseFirstEdge</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga648d70d13ec12505a80c423841f53510a43ee643e847b3118e38da0a9811d97f9">kDSPI_ClockPhaseSecondEdge</a> = 1U
 }<tr class="memdesc:ga648d70d13ec12505a80c423841f53510"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR.  <a href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga648d70d13ec12505a80c423841f53510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1134e11fc318e82a6c15882fdab2760"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a> { <a class="el" href="group__dspi__driver.html#ggaf1134e11fc318e82a6c15882fdab2760a8885a916a15d0b97ffd0f28d81242f6f">kDSPI_MsbFirst</a> = 0U, 
<a class="el" href="group__dspi__driver.html#ggaf1134e11fc318e82a6c15882fdab2760a76701314fa7dbd70e4011feb326b9050">kDSPI_LsbFirst</a> = 1U
 }<tr class="memdesc:gaf1134e11fc318e82a6c15882fdab2760"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR.  <a href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaf1134e11fc318e82a6c15882fdab2760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dbb9c380b74c6654a44a73e90573f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a> { <a class="el" href="group__dspi__driver.html#gga86dbb9c380b74c6654a44a73e90573f9a71185ae0d4d9dd61acbc69bce93f33f5">kDSPI_PcsToSck</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga86dbb9c380b74c6654a44a73e90573f9aa2ce775b9575a3870ce82b8444b9d56c">kDSPI_LastSckToPcs</a>, 
<a class="el" href="group__dspi__driver.html#gga86dbb9c380b74c6654a44a73e90573f9a83ed3f05b8a61f94c0da066c1ded7a1e">kDSPI_BetweenTransfer</a>
 }<tr class="memdesc:ga86dbb9c380b74c6654a44a73e90573f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection.  <a href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga86dbb9c380b74c6654a44a73e90573f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78060c4222b1affc8e41f937909ee999"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999adb2a4c8c9b722c6a1b8cbb03b17a6519">kDSPI_Ctar0</a> = 0U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999ad6db3f5779fd74fdfa9bda2375573227">kDSPI_Ctar1</a> = 1U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999a406d09f42f5e009617a40f4c30cc10d9">kDSPI_Ctar2</a> = 2U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999af1df973bc8d89efbfb8d7bff51af0265">kDSPI_Ctar3</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999a13960000166ae1cc18b19f5c4c9405ff">kDSPI_Ctar4</a> = 4U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999ad0b231829a94051ce913cd367135c1f2">kDSPI_Ctar5</a> = 5U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999aa7bb6aaabeb65811e58af0460c38e373">kDSPI_Ctar6</a> = 6U, 
<a class="el" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999a6ae1a9c5243a507f36c3db1ef14c216e">kDSPI_Ctar7</a> = 7U
<br />
 }<tr class="memdesc:ga78060c4222b1affc8e41f937909ee999"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection.  <a href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga78060c4222b1affc8e41f937909ee999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74dfe19c844271a393314a4fd13792f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac74dfe19c844271a393314a4fd13792f">_dspi_transfer_config_flag_for_master</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792faf7ddf42278af30a1b81f10c4058ecddd">kDSPI_MasterCtar0</a> = 0U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa57508605f5d5fb0a2fb7eddfcdb89f12">kDSPI_MasterCtar1</a> = 1U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa6cf50df8fd75f5be1347efcaec8a68f4">kDSPI_MasterCtar2</a> = 2U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa70471fdf900dba881f4e742d303d307c">kDSPI_MasterCtar3</a> = 3U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792faad989e96bfed1f2fbb0fcc3adb99d04b">kDSPI_MasterCtar4</a> = 4U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa5c3dbe0ddb8e9f3f67496592ef3ec902">kDSPI_MasterCtar5</a> = 5U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa5e898da1cd4e093f048f947bc751b7fa">kDSPI_MasterCtar6</a> = 6U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa90cf553b9933d1e3d692469e0fa5ddc3">kDSPI_MasterCtar7</a> = 7U &lt;&lt; DSPI_MASTER_CTAR_SHIFT, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fad51bd34d51062d900b07801e0fd193cc">kDSPI_MasterPcs0</a> = 0U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fad07c95fafd30869cb6110d4ea3ed7ca1">kDSPI_MasterPcs1</a> = 1U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa116fef8c0a72727a80e72e1d1d0d0ffc">kDSPI_MasterPcs2</a> = 2U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa2266cc2ddbf05da3164fa6ad680facd9">kDSPI_MasterPcs3</a> = 3U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<br />
&#160;&#160;<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa3b32f4a57a5aaaaf0064d7ec1373a154">kDSPI_MasterPcs4</a> = 4U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa8047faff72926a57c0659f4147787353">kDSPI_MasterPcs5</a> = 5U &lt;&lt; DSPI_MASTER_PCS_SHIFT, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa8309b1b52bbaa930bbcc3e2407f1a6f5">kDSPI_MasterPcsContinuous</a> = 1U &lt;&lt; 20, 
<a class="el" href="group__dspi__driver.html#ggac74dfe19c844271a393314a4fd13792fa458df11cc493759474f31873cfa8d4c1">kDSPI_MasterActiveAfterTransfer</a> = 1U &lt;&lt; 21
<br />
 }<tr class="memdesc:gac74dfe19c844271a393314a4fd13792f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use this enumeration for the DSPI master transfer configFlags.  <a href="group__dspi__driver.html#gac74dfe19c844271a393314a4fd13792f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gac74dfe19c844271a393314a4fd13792f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5070a73633ee72428adda72058f7fb5f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga5070a73633ee72428adda72058f7fb5f">_dspi_transfer_config_flag_for_slave</a> { <a class="el" href="group__dspi__driver.html#gga5070a73633ee72428adda72058f7fb5fa6e63c217f9b392f78fb96ee039c991c8">kDSPI_SlaveCtar0</a> = 0U &lt;&lt; DSPI_SLAVE_CTAR_SHIFT
 }<tr class="memdesc:ga5070a73633ee72428adda72058f7fb5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use this enumeration for the DSPI slave transfer configFlags.  <a href="group__dspi__driver.html#ga5070a73633ee72428adda72058f7fb5f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga5070a73633ee72428adda72058f7fb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c65523863f89cddbf06691c678a7f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga97c65523863f89cddbf06691c678a7f9">_dspi_transfer_state</a> { <a class="el" href="group__dspi__driver.html#gga97c65523863f89cddbf06691c678a7f9ae739fb0dabff3a7cb72c39eef943a373">kDSPI_Idle</a> = 0x0U, 
<a class="el" href="group__dspi__driver.html#gga97c65523863f89cddbf06691c678a7f9a4b636d65ab83d136e81ed31e30de4429">kDSPI_Busy</a>, 
<a class="el" href="group__dspi__driver.html#gga97c65523863f89cddbf06691c678a7f9a6d94f11a50f542371683efe9ea22efb9">kDSPI_Error</a>
 }<tr class="memdesc:ga97c65523863f89cddbf06691c678a7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI transfer state, which is used for DSPI transactional API state machine.  <a href="group__dspi__driver.html#ga97c65523863f89cddbf06691c678a7f9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga97c65523863f89cddbf06691c678a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Driver version</h2></td></tr>
<tr class="memitem:ga9ed59b934c560c5d88000b17b8171a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga9ed59b934c560c5d88000b17b8171a01">FSL_DSPI_DRIVER_VERSION</a>&#160;&#160;&#160;(<a class="el" href="group__ksdk__common.html#ga812138aa3315b0c6953c1a26130bcc37">MAKE_VERSION</a>(2, 1, 4))</td></tr>
<tr class="memdesc:ga9ed59b934c560c5d88000b17b8171a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI driver version 2.1.4.  <a href="#ga9ed59b934c560c5d88000b17b8171a01">More...</a><br /></td></tr>
<tr class="separator:ga9ed59b934c560c5d88000b17b8171a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Initialization and deinitialization</h2></td></tr>
<tr class="memitem:gaadf23f732f4c1b61d6634bd17b1a36d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaadf23f732f4c1b61d6634bd17b1a36d7">DSPI_MasterInit</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, const <a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a> *masterConfig, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> srcClock_Hz)</td></tr>
<tr class="memdesc:gaadf23f732f4c1b61d6634bd17b1a36d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DSPI master.  <a href="#gaadf23f732f4c1b61d6634bd17b1a36d7">More...</a><br /></td></tr>
<tr class="separator:gaadf23f732f4c1b61d6634bd17b1a36d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0061c90bc787dc1faffde79cb256e8a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga0061c90bc787dc1faffde79cb256e8a4">DSPI_MasterGetDefaultConfig</a> (<a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a> *masterConfig)</td></tr>
<tr class="memdesc:ga0061c90bc787dc1faffde79cb256e8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the dspi_master_config_t structure to default values.  <a href="#ga0061c90bc787dc1faffde79cb256e8a4">More...</a><br /></td></tr>
<tr class="separator:ga0061c90bc787dc1faffde79cb256e8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6cecb6b73f02eaa448634a8d705851"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gacf6cecb6b73f02eaa448634a8d705851">DSPI_SlaveInit</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, const <a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a> *slaveConfig)</td></tr>
<tr class="memdesc:gacf6cecb6b73f02eaa448634a8d705851"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave configuration.  <a href="#gacf6cecb6b73f02eaa448634a8d705851">More...</a><br /></td></tr>
<tr class="separator:gacf6cecb6b73f02eaa448634a8d705851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85a8d4e7bd2747103691a63ef9a67e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad85a8d4e7bd2747103691a63ef9a67e1">DSPI_SlaveGetDefaultConfig</a> (<a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a> *slaveConfig)</td></tr>
<tr class="memdesc:gad85a8d4e7bd2747103691a63ef9a67e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the dspi_slave_config_t structure to a default value.  <a href="#gad85a8d4e7bd2747103691a63ef9a67e1">More...</a><br /></td></tr>
<tr class="separator:gad85a8d4e7bd2747103691a63ef9a67e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa669bb8f6438b1d4f7ec38ba180653fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gaa669bb8f6438b1d4f7ec38ba180653fa">DSPI_Deinit</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base)</td></tr>
<tr class="memdesc:gaa669bb8f6438b1d4f7ec38ba180653fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the DSPI peripheral. Call this API to disable the DSPI clock.  <a href="#gaa669bb8f6438b1d4f7ec38ba180653fa">More...</a><br /></td></tr>
<tr class="separator:gaa669bb8f6438b1d4f7ec38ba180653fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupts</h2></td></tr>
<tr class="memitem:ga9b9e4c8ae54ea108952c80940e11b3a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga9b9e4c8ae54ea108952c80940e11b3a8">DSPI_EnableInterrupts</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mask)</td></tr>
<tr class="memdesc:ga9b9e4c8ae54ea108952c80940e11b3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DSPI interrupts.  <a href="#ga9b9e4c8ae54ea108952c80940e11b3a8">More...</a><br /></td></tr>
<tr class="separator:ga9b9e4c8ae54ea108952c80940e11b3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bus Operations</h2></td></tr>
<tr class="memitem:gac76cf793dd837dd0b502770913058592"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac76cf793dd837dd0b502770913058592">DSPI_MasterSetBaudRate</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> baudRate_Bps, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> srcClock_Hz)</td></tr>
<tr class="memdesc:gac76cf793dd837dd0b502770913058592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DSPI baud rate in bits per second.  <a href="#gac76cf793dd837dd0b502770913058592">More...</a><br /></td></tr>
<tr class="separator:gac76cf793dd837dd0b502770913058592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d5b87114e56507c0ec2d631ffefaa2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga56d5b87114e56507c0ec2d631ffefaa2">DSPI_MasterSetDelayScaler</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> prescaler, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> scaler, <a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay)</td></tr>
<tr class="memdesc:ga56d5b87114e56507c0ec2d631ffefaa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures the delay prescaler and scaler for a particular CTAR.  <a href="#ga56d5b87114e56507c0ec2d631ffefaa2">More...</a><br /></td></tr>
<tr class="separator:ga56d5b87114e56507c0ec2d631ffefaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60f64fd410404ebab553ee878b464c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gac60f64fd410404ebab553ee878b464c2">DSPI_MasterSetDelayTimes</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> srcClock_Hz, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> delayTimeInNanoSec)</td></tr>
<tr class="memdesc:gac60f64fd410404ebab553ee878b464c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds.  <a href="#gac60f64fd410404ebab553ee878b464c2">More...</a><br /></td></tr>
<tr class="separator:gac60f64fd410404ebab553ee878b464c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f3df616e7284696af57cce8f49899e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad9f3df616e7284696af57cce8f49899e">DSPI_GetDefaultDataCommandConfig</a> (<a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a> *command)</td></tr>
<tr class="memdesc:gad9f3df616e7284696af57cce8f49899e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the dspi_command_data_config_t structure to default values.  <a href="#gad9f3df616e7284696af57cce8f49899e">More...</a><br /></td></tr>
<tr class="separator:gad9f3df616e7284696af57cce8f49899e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a0f7d7fe2fbce7993bbcc8c427b2b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga70a0f7d7fe2fbce7993bbcc8c427b2b0">DSPI_MasterWriteDataBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a> *command, <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> data)</td></tr>
<tr class="memdesc:ga70a0f7d7fe2fbce7993bbcc8c427b2b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer master mode and waits till complete to return.  <a href="#ga70a0f7d7fe2fbce7993bbcc8c427b2b0">More...</a><br /></td></tr>
<tr class="separator:ga70a0f7d7fe2fbce7993bbcc8c427b2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0718581088422b572cb4494f26aad1f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga0718581088422b572cb4494f26aad1f9">DSPI_MasterWriteCommandDataBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:ga0718581088422b572cb4494f26aad1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer master mode and waits till complete to return.  <a href="#ga0718581088422b572cb4494f26aad1f9">More...</a><br /></td></tr>
<tr class="separator:ga0718581088422b572cb4494f26aad1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a98ccdb5dcd3ea9c282893b79cee79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad7a98ccdb5dcd3ea9c282893b79cee79">DSPI_SlaveWriteDataBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:gad7a98ccdb5dcd3ea9c282893b79cee79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer in slave mode, waits till data was transmitted, and returns.  <a href="#gad7a98ccdb5dcd3ea9c282893b79cee79">More...</a><br /></td></tr>
<tr class="separator:gad7a98ccdb5dcd3ea9c282893b79cee79"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Transactional</h2></td></tr>
<tr class="memitem:ga63e04b92d99d795cf84df62379765a91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga63e04b92d99d795cf84df62379765a91">DSPI_MasterTransferCreateHandle</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#ga67d91a817bd68468037b7886ea710ffa">dspi_master_transfer_callback_t</a> callback, void *userData)</td></tr>
<tr class="memdesc:ga63e04b92d99d795cf84df62379765a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DSPI master handle.  <a href="#ga63e04b92d99d795cf84df62379765a91">More...</a><br /></td></tr>
<tr class="separator:ga63e04b92d99d795cf84df62379765a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d0aa3acb2acc3cc5413314d758628b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gab2d0aa3acb2acc3cc5413314d758628b">DSPI_MasterTransferBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *transfer)</td></tr>
<tr class="memdesc:gab2d0aa3acb2acc3cc5413314d758628b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master transfer data using polling.  <a href="#gab2d0aa3acb2acc3cc5413314d758628b">More...</a><br /></td></tr>
<tr class="separator:gab2d0aa3acb2acc3cc5413314d758628b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3dc7b85b448ce6e16e227d7bf3769d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gad3dc7b85b448ce6e16e227d7bf3769d6">DSPI_MasterTransferNonBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *transfer)</td></tr>
<tr class="memdesc:gad3dc7b85b448ce6e16e227d7bf3769d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master transfer data using interrupts.  <a href="#gad3dc7b85b448ce6e16e227d7bf3769d6">More...</a><br /></td></tr>
<tr class="separator:gad3dc7b85b448ce6e16e227d7bf3769d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf98a7213c03f10d5820d363e827a73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gadaf98a7213c03f10d5820d363e827a73">DSPI_MasterTransferGetCount</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, size_t *count)</td></tr>
<tr class="memdesc:gadaf98a7213c03f10d5820d363e827a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the master transfer count.  <a href="#gadaf98a7213c03f10d5820d363e827a73">More...</a><br /></td></tr>
<tr class="separator:gadaf98a7213c03f10d5820d363e827a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80633e998c10cb83685d6c64ecd33a55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga80633e998c10cb83685d6c64ecd33a55">DSPI_MasterTransferAbort</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle)</td></tr>
<tr class="memdesc:ga80633e998c10cb83685d6c64ecd33a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master aborts a transfer using an interrupt.  <a href="#ga80633e998c10cb83685d6c64ecd33a55">More...</a><br /></td></tr>
<tr class="separator:ga80633e998c10cb83685d6c64ecd33a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195eed1bfdc0d21e7adb76a5d6d247dc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga195eed1bfdc0d21e7adb76a5d6d247dc">DSPI_MasterTransferHandleIRQ</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle)</td></tr>
<tr class="memdesc:ga195eed1bfdc0d21e7adb76a5d6d247dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Master IRQ handler function.  <a href="#ga195eed1bfdc0d21e7adb76a5d6d247dc">More...</a><br /></td></tr>
<tr class="separator:ga195eed1bfdc0d21e7adb76a5d6d247dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc23691aa2c06ae9076a5f0b16f33a8c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gadc23691aa2c06ae9076a5f0b16f33a8c">DSPI_SlaveTransferCreateHandle</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#gaf928cd95fbb7eb5d5f306c9a4d4afce4">dspi_slave_transfer_callback_t</a> callback, void *userData)</td></tr>
<tr class="memdesc:gadc23691aa2c06ae9076a5f0b16f33a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DSPI slave handle.  <a href="#gadc23691aa2c06ae9076a5f0b16f33a8c">More...</a><br /></td></tr>
<tr class="separator:gadc23691aa2c06ae9076a5f0b16f33a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f85324750f75b8e7248846c88d99e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga81f85324750f75b8e7248846c88d99e7">DSPI_SlaveTransferNonBlocking</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, <a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *transfer)</td></tr>
<tr class="memdesc:ga81f85324750f75b8e7248846c88d99e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave transfers data using an interrupt.  <a href="#ga81f85324750f75b8e7248846c88d99e7">More...</a><br /></td></tr>
<tr class="separator:ga81f85324750f75b8e7248846c88d99e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4134bb536420951e8ecbe8edb987d199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga4134bb536420951e8ecbe8edb987d199">DSPI_SlaveTransferGetCount</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, size_t *count)</td></tr>
<tr class="memdesc:ga4134bb536420951e8ecbe8edb987d199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the slave transfer count.  <a href="#ga4134bb536420951e8ecbe8edb987d199">More...</a><br /></td></tr>
<tr class="separator:ga4134bb536420951e8ecbe8edb987d199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1be1f74fd8d372ce1af52c960d1361"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#ga7e1be1f74fd8d372ce1af52c960d1361">DSPI_SlaveTransferAbort</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle)</td></tr>
<tr class="memdesc:ga7e1be1f74fd8d372ce1af52c960d1361"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI slave aborts a transfer using an interrupt.  <a href="#ga7e1be1f74fd8d372ce1af52c960d1361">More...</a><br /></td></tr>
<tr class="separator:ga7e1be1f74fd8d372ce1af52c960d1361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8288c503cc6c7af542cdc86947ecd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__driver.html#gade8288c503cc6c7af542cdc86947ecd3">DSPI_SlaveTransferHandleIRQ</a> (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle)</td></tr>
<tr class="memdesc:gade8288c503cc6c7af542cdc86947ecd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Master IRQ handler function.  <a href="#gade8288c503cc6c7af542cdc86947ecd3">More...</a><br /></td></tr>
<tr class="separator:gade8288c503cc6c7af542cdc86947ecd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae3af6268fdc846d553d23c82fd8c8668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3af6268fdc846d553d23c82fd8c8668">&#9670;&nbsp;</a></span>DSPI_DUMMY_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPI_DUMMY_DATA&#160;&#160;&#160;(0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI dummy data if there is no Tx data. </p>
<p>Dummy data used for Tx if there is no txData. </p>

</div>
</div>
<a id="ga15e4a446e06e9964a77d20c00b7d3397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15e4a446e06e9964a77d20c00b7d3397">&#9670;&nbsp;</a></span>DSPI_MASTER_CTAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPI_MASTER_CTAR_MASK&#160;&#160;&#160;(0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI master CTAR mask macro; used internally. </p>

</div>
</div>
<a id="gac4a272cf2546e7d51aa45d76b10dc174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a272cf2546e7d51aa45d76b10dc174">&#9670;&nbsp;</a></span>DSPI_MASTER_CTAR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPI_MASTER_CTAR_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI master CTAR shift macro; used internally. </p>

</div>
</div>
<a id="ga213b335dc840f0c1637ca37b0cf3f4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga213b335dc840f0c1637ca37b0cf3f4f4">&#9670;&nbsp;</a></span>DSPI_MASTER_PCS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPI_MASTER_PCS_MASK&#160;&#160;&#160;(0xF0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI master PCS mask macro; used internally. </p>

</div>
</div>
<a id="ga082f0377ee21656002efecaeaf77034c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga082f0377ee21656002efecaeaf77034c">&#9670;&nbsp;</a></span>DSPI_MASTER_PCS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPI_MASTER_PCS_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI master PCS shift macro; used internally. </p>

</div>
</div>
<a id="gaf41a736795e34277fdb594a75754ab69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf41a736795e34277fdb594a75754ab69">&#9670;&nbsp;</a></span>DSPI_SLAVE_CTAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPI_SLAVE_CTAR_MASK&#160;&#160;&#160;(0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI slave CTAR mask macro; used internally. </p>

</div>
</div>
<a id="ga5d0819629aecb560192865e1850bff07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d0819629aecb560192865e1850bff07">&#9670;&nbsp;</a></span>DSPI_SLAVE_CTAR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPI_SLAVE_CTAR_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI slave CTAR shift macro; used internally. </p>

</div>
</div>
<a id="ga9ed59b934c560c5d88000b17b8171a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ed59b934c560c5d88000b17b8171a01">&#9670;&nbsp;</a></span>FSL_DSPI_DRIVER_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSL_DSPI_DRIVER_VERSION&#160;&#160;&#160;(<a class="el" href="group__ksdk__common.html#ga812138aa3315b0c6953c1a26130bcc37">MAKE_VERSION</a>(2, 1, 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI driver version 2.1.4. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gace26aa668a9601c9d79bdd5205f37b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace26aa668a9601c9d79bdd5205f37b14">&#9670;&nbsp;</a></span>dspi_clock_phase_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a>  <a class="el" href="group__dspi__driver.html#gace26aa668a9601c9d79bdd5205f37b14">dspi_clock_phase_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI clock phase configuration for a given CTAR. </p>

</div>
</div>
<a id="ga959b683effa08cff187f755506526745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959b683effa08cff187f755506526745">&#9670;&nbsp;</a></span>dspi_clock_polarity_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a>  <a class="el" href="group__dspi__driver.html#ga959b683effa08cff187f755506526745">dspi_clock_polarity_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI clock polarity configuration for a given CTAR. </p>

</div>
</div>
<a id="ga0eb49bf5d18feef1cc14085dc694482a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eb49bf5d18feef1cc14085dc694482a">&#9670;&nbsp;</a></span>dspi_command_data_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__command__data__config.html">_dspi_command_data_config</a>  <a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master command date configuration used for the SPIx_PUSHR. </p>

</div>
</div>
<a id="ga8d2c04fe9fd119bdcc613f4c35095721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d2c04fe9fd119bdcc613f4c35095721">&#9670;&nbsp;</a></span>dspi_ctar_selection_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a>  <a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Clock and Transfer Attributes Register (CTAR) selection. </p>

</div>
</div>
<a id="gaf817b2c70ff1e28088181cd418f4528b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf817b2c70ff1e28088181cd418f4528b">&#9670;&nbsp;</a></span>dspi_delay_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a>  <a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI delay type selection. </p>

</div>
</div>
<a id="gaa4985a6a8c07cf9382d7481ad2bd8e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4985a6a8c07cf9382d7481ad2bd8e61">&#9670;&nbsp;</a></span>dspi_master_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__master__config.html">_dspi_master_config</a>  <a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master configuration structure. </p>

</div>
</div>
<a id="ga06445ad7ae380acd1d63b1680bf26886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06445ad7ae380acd1d63b1680bf26886">&#9670;&nbsp;</a></span>dspi_master_ctar_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__master__ctar__config.html">_dspi_master_ctar_config</a>  <a class="el" href="group__dspi__driver.html#ga06445ad7ae380acd1d63b1680bf26886">dspi_master_ctar_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master ctar configuration structure. </p>

</div>
</div>
<a id="gaf099ad07783e86fb0f7806c4e7d62a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf099ad07783e86fb0f7806c4e7d62a92">&#9670;&nbsp;</a></span>dspi_master_handle_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__master__handle.html">_dspi_master_handle</a> <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forward declaration of the <a class="el" href="struct__dspi__master__handle.html" title="DSPI master transfer handle structure used for transactional API. ">_dspi_master_handle</a> typedefs. </p>

</div>
</div>
<a id="gacbea989c0426eb1d297b286589e453d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbea989c0426eb1d297b286589e453d1">&#9670;&nbsp;</a></span>dspi_master_sample_point_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a>  <a class="el" href="group__dspi__driver.html#gacbea989c0426eb1d297b286589e453d1">dspi_master_sample_point_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Sample Point: Controls when the DSPI master samples SIN in the Modified Transfer Format. This field is valid only when the CPHA bit in the CTAR register is 0. </p>

</div>
</div>
<a id="gab8a31428154823fb3a47109f79f62269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8a31428154823fb3a47109f79f62269">&#9670;&nbsp;</a></span>dspi_master_slave_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a>  <a class="el" href="group__dspi__driver.html#gab8a31428154823fb3a47109f79f62269">dspi_master_slave_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master or slave mode configuration. </p>

</div>
</div>
<a id="ga67d91a817bd68468037b7886ea710ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d91a817bd68468037b7886ea710ffa">&#9670;&nbsp;</a></span>dspi_master_transfer_callback_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* dspi_master_transfer_callback_t) (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *handle, <a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> <a class="el" href="serial_8cpp.html#a9611b3a00430a86619b5923de30f9fdb">status</a>, void *userData)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Completion callback function pointer type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the handle for the DSPI master. </td></tr>
    <tr><td class="paramname">status</td><td>Success or error code describing whether the transfer completed. </td></tr>
    <tr><td class="paramname">userData</td><td>Arbitrary pointer-dataSized value passed from the application. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e5abd30c155a0fa6cc651a6535e8aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e5abd30c155a0fa6cc651a6535e8aee">&#9670;&nbsp;</a></span>dspi_pcs_polarity_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a>  <a class="el" href="group__dspi__driver.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Peripheral Chip Select (Pcs) Polarity configuration. </p>

</div>
</div>
<a id="ga536388ab9d8d1b88f7d112a83b769366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga536388ab9d8d1b88f7d112a83b769366">&#9670;&nbsp;</a></span>dspi_shift_direction_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a>  <a class="el" href="group__dspi__driver.html#ga536388ab9d8d1b88f7d112a83b769366">dspi_shift_direction_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI data shifter direction options for a given CTAR. </p>

</div>
</div>
<a id="ga71baf85d9461513ce228c3325db691e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71baf85d9461513ce228c3325db691e4">&#9670;&nbsp;</a></span>dspi_slave_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__slave__config.html">_dspi_slave_config</a>  <a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI slave configuration structure. </p>

</div>
</div>
<a id="gabf7a224dc995f546fdfa94aeca578674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7a224dc995f546fdfa94aeca578674">&#9670;&nbsp;</a></span>dspi_slave_ctar_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__slave__ctar__config.html">_dspi_slave_ctar_config</a>  <a class="el" href="group__dspi__driver.html#gabf7a224dc995f546fdfa94aeca578674">dspi_slave_ctar_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI slave ctar configuration structure. </p>

</div>
</div>
<a id="ga732be23fdf8a842c3e05db1f2f6d8fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732be23fdf8a842c3e05db1f2f6d8fb9">&#9670;&nbsp;</a></span>dspi_slave_handle_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__slave__handle.html">_dspi_slave_handle</a> <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forward declaration of the <a class="el" href="struct__dspi__slave__handle.html" title="DSPI slave transfer handle structure used for the transactional API. ">_dspi_slave_handle</a> typedefs. </p>

</div>
</div>
<a id="gaf928cd95fbb7eb5d5f306c9a4d4afce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf928cd95fbb7eb5d5f306c9a4d4afce4">&#9670;&nbsp;</a></span>dspi_slave_transfer_callback_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* dspi_slave_transfer_callback_t) (<a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *base, <a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *handle, <a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> <a class="el" href="serial_8cpp.html#a9611b3a00430a86619b5923de30f9fdb">status</a>, void *userData)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Completion callback function pointer type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the handle for the DSPI slave. </td></tr>
    <tr><td class="paramname">status</td><td>Success or error code describing whether the transfer completed. </td></tr>
    <tr><td class="paramname">userData</td><td>Arbitrary pointer-dataSized value passed from the application. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac68059ccb0ed27afa06eb081c1c0a3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac68059ccb0ed27afa06eb081c1c0a3ef">&#9670;&nbsp;</a></span>dspi_transfer_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct__dspi__transfer.html">_dspi_transfer</a>  <a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master/slave transfer structure. </p>

</div>
</div>
<a id="gaf974548849cdae6b2d5581100fead985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf974548849cdae6b2d5581100fead985">&#9670;&nbsp;</a></span>dspi_which_pcs_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a>  <a class="el" href="group__dspi__driver.html#gaf974548849cdae6b2d5581100fead985">dspi_which_pcs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Peripheral Chip Select (Pcs) configuration (which Pcs to configure). </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga648d70d13ec12505a80c423841f53510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga648d70d13ec12505a80c423841f53510">&#9670;&nbsp;</a></span>_dspi_clock_phase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI clock phase configuration for a given CTAR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga648d70d13ec12505a80c423841f53510a996e921abbf325ee9978a42681aee0d5"></a>kDSPI_ClockPhaseFirstEdge&#160;</td><td class="fielddoc"><p>CPHA=0. Data is captured on the leading edge of the SCK and changed on the following edge. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga648d70d13ec12505a80c423841f53510a43ee643e847b3118e38da0a9811d97f9"></a>kDSPI_ClockPhaseSecondEdge&#160;</td><td class="fielddoc"><p>CPHA=1. Data is changed on the leading edge of the SCK and captured on the following edge. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8324f34ea4af085c11052288fc94983e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8324f34ea4af085c11052288fc94983e">&#9670;&nbsp;</a></span>_dspi_clock_polarity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI clock polarity configuration for a given CTAR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8324f34ea4af085c11052288fc94983eab5279f36f0c6b1617aa937824806d71d"></a>kDSPI_ClockPolarityActiveHigh&#160;</td><td class="fielddoc"><p>CPOL=0. Active-high DSPI clock (idles low). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8324f34ea4af085c11052288fc94983eabcde58b8834e5cd1181b8b98aa4a10ef"></a>kDSPI_ClockPolarityActiveLow&#160;</td><td class="fielddoc"><p>CPOL=1. Active-low DSPI clock (idles high). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga78060c4222b1affc8e41f937909ee999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78060c4222b1affc8e41f937909ee999">&#9670;&nbsp;</a></span>_dspi_ctar_selection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Clock and Transfer Attributes Register (CTAR) selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999adb2a4c8c9b722c6a1b8cbb03b17a6519"></a>kDSPI_Ctar0&#160;</td><td class="fielddoc"><p>CTAR0 selection option for master or slave mode; note that CTAR0 and CTAR0_SLAVE are the same register address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999ad6db3f5779fd74fdfa9bda2375573227"></a>kDSPI_Ctar1&#160;</td><td class="fielddoc"><p>CTAR1 selection option for master mode only. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999a406d09f42f5e009617a40f4c30cc10d9"></a>kDSPI_Ctar2&#160;</td><td class="fielddoc"><p>CTAR2 selection option for master mode only; note that some devices do not support CTAR2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999af1df973bc8d89efbfb8d7bff51af0265"></a>kDSPI_Ctar3&#160;</td><td class="fielddoc"><p>CTAR3 selection option for master mode only; note that some devices do not support CTAR3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999a13960000166ae1cc18b19f5c4c9405ff"></a>kDSPI_Ctar4&#160;</td><td class="fielddoc"><p>CTAR4 selection option for master mode only; note that some devices do not support CTAR4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999ad0b231829a94051ce913cd367135c1f2"></a>kDSPI_Ctar5&#160;</td><td class="fielddoc"><p>CTAR5 selection option for master mode only; note that some devices do not support CTAR5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999aa7bb6aaabeb65811e58af0460c38e373"></a>kDSPI_Ctar6&#160;</td><td class="fielddoc"><p>CTAR6 selection option for master mode only; note that some devices do not support CTAR6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga78060c4222b1affc8e41f937909ee999a6ae1a9c5243a507f36c3db1ef14c216e"></a>kDSPI_Ctar7&#160;</td><td class="fielddoc"><p>CTAR7 selection option for master mode only; note that some devices do not support CTAR7. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga86dbb9c380b74c6654a44a73e90573f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86dbb9c380b74c6654a44a73e90573f9">&#9670;&nbsp;</a></span>_dspi_delay_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI delay type selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga86dbb9c380b74c6654a44a73e90573f9a71185ae0d4d9dd61acbc69bce93f33f5"></a>kDSPI_PcsToSck&#160;</td><td class="fielddoc"><p>Pcs-to-SCK delay. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga86dbb9c380b74c6654a44a73e90573f9aa2ce775b9575a3870ce82b8444b9d56c"></a>kDSPI_LastSckToPcs&#160;</td><td class="fielddoc"><p>The last SCK edge to Pcs delay. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga86dbb9c380b74c6654a44a73e90573f9a83ed3f05b8a61f94c0da066c1ded7a1e"></a>kDSPI_BetweenTransfer&#160;</td><td class="fielddoc"><p>Delay between transfers. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae3359796dc0680797b1f74b83fc0c0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3359796dc0680797b1f74b83fc0c0d9">&#9670;&nbsp;</a></span>_dspi_dma_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#gae3359796dc0680797b1f74b83fc0c0d9">_dspi_dma_enable</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI DMA source. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae3359796dc0680797b1f74b83fc0c0d9ae772dc49e5a28df00b817f9c6dab0749"></a>kDSPI_TxDmaEnable&#160;</td><td class="fielddoc"><p>TFFF flag generates DMA requests. No Tx interrupt request. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae3359796dc0680797b1f74b83fc0c0d9a15ec9c9897199d53a1b354ccce6d0445"></a>kDSPI_RxDmaEnable&#160;</td><td class="fielddoc"><p>RFDF flag generates DMA requests. No Rx interrupt request. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2bfefaf6ba65ba464e764d1c918c904f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bfefaf6ba65ba464e764d1c918c904f">&#9670;&nbsp;</a></span>_dspi_flags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga2bfefaf6ba65ba464e764d1c918c904f">_dspi_flags</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI status flags in SPIx_SR register. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904faffc8e8711d9083470cddb0db647b75b0"></a>kDSPI_TxCompleteFlag&#160;</td><td class="fielddoc"><p>Transfer Complete Flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904fae91c7a5cc2a90fa051c89f13bbb6d8ed"></a>kDSPI_EndOfQueueFlag&#160;</td><td class="fielddoc"><p>End of Queue Flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904fae36215137d8ce7cf215349199db877b7"></a>kDSPI_TxFifoUnderflowFlag&#160;</td><td class="fielddoc"><p>Transmit FIFO Underflow Flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904fae9704d53b57758969f8ea5ea6c86f7f0"></a>kDSPI_TxFifoFillRequestFlag&#160;</td><td class="fielddoc"><p>Transmit FIFO Fill Flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904fa30f039adca01f89dbbd02f70dff725ee"></a>kDSPI_RxFifoOverflowFlag&#160;</td><td class="fielddoc"><p>Receive FIFO Overflow Flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904fa092b7f39357ce8cb82ec825e93536605"></a>kDSPI_RxFifoDrainRequestFlag&#160;</td><td class="fielddoc"><p>Receive FIFO Drain Flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904fa58771b3977aef221dab6a67a6739f8d6"></a>kDSPI_TxAndRxStatusFlag&#160;</td><td class="fielddoc"><p>The module is in Stopped/Running state. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2bfefaf6ba65ba464e764d1c918c904fa4a742818251256d8fc35ab63a6af9c9e"></a>kDSPI_AllStatusFlag&#160;</td><td class="fielddoc"><p>All statuses above. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaeb57298690a2f1a09d94d696c893c4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb57298690a2f1a09d94d696c893c4b2">&#9670;&nbsp;</a></span>_dspi_interrupt_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#gaeb57298690a2f1a09d94d696c893c4b2">_dspi_interrupt_enable</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI interrupt source. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaeb57298690a2f1a09d94d696c893c4b2ab2b1ba228fd75de23a2de7e56c1ee438"></a>kDSPI_TxCompleteInterruptEnable&#160;</td><td class="fielddoc"><p>TCF interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaeb57298690a2f1a09d94d696c893c4b2a069483b28469fcbfa5890b04cd6439b3"></a>kDSPI_EndOfQueueInterruptEnable&#160;</td><td class="fielddoc"><p>EOQF interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaeb57298690a2f1a09d94d696c893c4b2aa430e623e0bb240752381eaddda1a973"></a>kDSPI_TxFifoUnderflowInterruptEnable&#160;</td><td class="fielddoc"><p>TFUF interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaeb57298690a2f1a09d94d696c893c4b2ada57830661d523d12e49892060fde201"></a>kDSPI_TxFifoFillRequestInterruptEnable&#160;</td><td class="fielddoc"><p>TFFF interrupt enable, DMA disable. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaeb57298690a2f1a09d94d696c893c4b2a190746a0aeaa61db32c6c1a7b850d0ee"></a>kDSPI_RxFifoOverflowInterruptEnable&#160;</td><td class="fielddoc"><p>RFOF interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaeb57298690a2f1a09d94d696c893c4b2aa7d99e6ac31bd6c7d835d89f36cec1a6"></a>kDSPI_RxFifoDrainRequestInterruptEnable&#160;</td><td class="fielddoc"><p>RFDF interrupt enable, DMA disable. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaeb57298690a2f1a09d94d696c893c4b2a530d972d6cd16ab6e929d7ddaaf09b30"></a>kDSPI_AllInterruptEnable&#160;</td><td class="fielddoc"><p>All above interrupts enable. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga02a53597bff1469f0365b74ad7a20237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a53597bff1469f0365b74ad7a20237">&#9670;&nbsp;</a></span>_dspi_master_sample_point</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Sample Point: Controls when the DSPI master samples SIN in the Modified Transfer Format. This field is valid only when the CPHA bit in the CTAR register is 0. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga02a53597bff1469f0365b74ad7a20237abbcf84bafbd94a63a9600647162b8d86"></a>kDSPI_SckToSin0Clock&#160;</td><td class="fielddoc"><p>0 system clocks between SCK edge and SIN sample. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga02a53597bff1469f0365b74ad7a20237a61e5f5d7122c849c737513ae7c5c4c50"></a>kDSPI_SckToSin1Clock&#160;</td><td class="fielddoc"><p>1 system clock between SCK edge and SIN sample. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga02a53597bff1469f0365b74ad7a20237a305d68c9446ca0866da7a2ace743ae4d"></a>kDSPI_SckToSin2Clock&#160;</td><td class="fielddoc"><p>2 system clocks between SCK edge and SIN sample. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga22d5d3420ce510463f61e41cbe1d1410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d5d3420ce510463f61e41cbe1d1410">&#9670;&nbsp;</a></span>_dspi_master_slave_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master or slave mode configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga22d5d3420ce510463f61e41cbe1d1410a8330c6ad827da3c783df5805244fa7d9"></a>kDSPI_Master&#160;</td><td class="fielddoc"><p>DSPI peripheral operates in master mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22d5d3420ce510463f61e41cbe1d1410a2e075745386fd71bee2535606f29dd87"></a>kDSPI_Slave&#160;</td><td class="fielddoc"><p>DSPI peripheral operates in slave mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="gad23a66cefb04826de83504ad485f19a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad23a66cefb04826de83504ad485f19a9">&#9670;&nbsp;</a></span>_dspi_pcs_polarity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#gad23a66cefb04826de83504ad485f19a9">_dspi_pcs_polarity</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Peripheral Chip Select (Pcs) Polarity. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad23a66cefb04826de83504ad485f19a9ac731b21eefcc16342d2c606a12a00547"></a>kDSPI_Pcs0ActiveLow&#160;</td><td class="fielddoc"><p>Pcs0 Active Low (idles high). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad23a66cefb04826de83504ad485f19a9aa6ee5dca40cbe9bf03623cf986adbadd"></a>kDSPI_Pcs1ActiveLow&#160;</td><td class="fielddoc"><p>Pcs1 Active Low (idles high). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad23a66cefb04826de83504ad485f19a9a6fd76d22cb6c8f943ae397bb91ba68f4"></a>kDSPI_Pcs2ActiveLow&#160;</td><td class="fielddoc"><p>Pcs2 Active Low (idles high). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad23a66cefb04826de83504ad485f19a9a57e33d7e4195864f89db11d2f5e6cc4b"></a>kDSPI_Pcs3ActiveLow&#160;</td><td class="fielddoc"><p>Pcs3 Active Low (idles high). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad23a66cefb04826de83504ad485f19a9a15c201d8e7bd0bab1dd7117b73a111ec"></a>kDSPI_Pcs4ActiveLow&#160;</td><td class="fielddoc"><p>Pcs4 Active Low (idles high). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad23a66cefb04826de83504ad485f19a9a88e1e00a5a7755561358f004a5a1b1d4"></a>kDSPI_Pcs5ActiveLow&#160;</td><td class="fielddoc"><p>Pcs5 Active Low (idles high). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad23a66cefb04826de83504ad485f19a9adb2bef5058b4bf00533cc89f1928e2d1"></a>kDSPI_PcsAllActiveLow&#160;</td><td class="fielddoc"><p>Pcs0 to Pcs5 Active Low (idles high). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1b2a1103a54ad51c35f2bdaa52ac7363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b2a1103a54ad51c35f2bdaa52ac7363">&#9670;&nbsp;</a></span>_dspi_pcs_polarity_config</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Peripheral Chip Select (Pcs) Polarity configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1b2a1103a54ad51c35f2bdaa52ac7363a79a6807edd30a1230477ab26068060fd"></a>kDSPI_PcsActiveHigh&#160;</td><td class="fielddoc"><p>Pcs Active High (idles low). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1b2a1103a54ad51c35f2bdaa52ac7363aa678a5937bbb9975e3c014592c3d542c"></a>kDSPI_PcsActiveLow&#160;</td><td class="fielddoc"><p>Pcs Active Low (idles high). </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf1134e11fc318e82a6c15882fdab2760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1134e11fc318e82a6c15882fdab2760">&#9670;&nbsp;</a></span>_dspi_shift_direction</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI data shifter direction options for a given CTAR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf1134e11fc318e82a6c15882fdab2760a8885a916a15d0b97ffd0f28d81242f6f"></a>kDSPI_MsbFirst&#160;</td><td class="fielddoc"><p>Data transfers start with most significant bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf1134e11fc318e82a6c15882fdab2760a76701314fa7dbd70e4011feb326b9050"></a>kDSPI_LsbFirst&#160;</td><td class="fielddoc"><p>Data transfers start with least significant bit. Shifting out of LSB is not supported for slave </p>
</td></tr>
</table>

</div>
</div>
<a id="ga06b41ab984bc03e6f1eb07988edcb3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06b41ab984bc03e6f1eb07988edcb3ea">&#9670;&nbsp;</a></span>_dspi_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status for the DSPI driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40"></a>kStatus_DSPI_Busy&#160;</td><td class="fielddoc"><p>DSPI transfer is busy. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga06b41ab984bc03e6f1eb07988edcb3eaaaae2ba17a6a622142816b0ffec7b9f7a"></a>kStatus_DSPI_Error&#160;</td><td class="fielddoc"><p>DSPI driver error. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga06b41ab984bc03e6f1eb07988edcb3eaa638dc0d050e7660225a46cc7cd6e38c7"></a>kStatus_DSPI_Idle&#160;</td><td class="fielddoc"><p>DSPI is idle. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd"></a>kStatus_DSPI_OutOfRange&#160;</td><td class="fielddoc"><p>DSPI transfer out of range. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac74dfe19c844271a393314a4fd13792f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74dfe19c844271a393314a4fd13792f">&#9670;&nbsp;</a></span>_dspi_transfer_config_flag_for_master</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#gac74dfe19c844271a393314a4fd13792f">_dspi_transfer_config_flag_for_master</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use this enumeration for the DSPI master transfer configFlags. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792faf7ddf42278af30a1b81f10c4058ecddd"></a>kDSPI_MasterCtar0&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR0 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa57508605f5d5fb0a2fb7eddfcdb89f12"></a>kDSPI_MasterCtar1&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR1 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa6cf50df8fd75f5be1347efcaec8a68f4"></a>kDSPI_MasterCtar2&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR2 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa70471fdf900dba881f4e742d303d307c"></a>kDSPI_MasterCtar3&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR3 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792faad989e96bfed1f2fbb0fcc3adb99d04b"></a>kDSPI_MasterCtar4&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR4 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa5c3dbe0ddb8e9f3f67496592ef3ec902"></a>kDSPI_MasterCtar5&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR5 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa5e898da1cd4e093f048f947bc751b7fa"></a>kDSPI_MasterCtar6&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR6 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa90cf553b9933d1e3d692469e0fa5ddc3"></a>kDSPI_MasterCtar7&#160;</td><td class="fielddoc"><p>DSPI master transfer use CTAR7 setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fad51bd34d51062d900b07801e0fd193cc"></a>kDSPI_MasterPcs0&#160;</td><td class="fielddoc"><p>DSPI master transfer use PCS0 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fad07c95fafd30869cb6110d4ea3ed7ca1"></a>kDSPI_MasterPcs1&#160;</td><td class="fielddoc"><p>DSPI master transfer use PCS1 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa116fef8c0a72727a80e72e1d1d0d0ffc"></a>kDSPI_MasterPcs2&#160;</td><td class="fielddoc"><p>DSPI master transfer use PCS2 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa2266cc2ddbf05da3164fa6ad680facd9"></a>kDSPI_MasterPcs3&#160;</td><td class="fielddoc"><p>DSPI master transfer use PCS3 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa3b32f4a57a5aaaaf0064d7ec1373a154"></a>kDSPI_MasterPcs4&#160;</td><td class="fielddoc"><p>DSPI master transfer use PCS4 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa8047faff72926a57c0659f4147787353"></a>kDSPI_MasterPcs5&#160;</td><td class="fielddoc"><p>DSPI master transfer use PCS5 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa8309b1b52bbaa930bbcc3e2407f1a6f5"></a>kDSPI_MasterPcsContinuous&#160;</td><td class="fielddoc"><p>Indicates whether the PCS signal is continuous. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac74dfe19c844271a393314a4fd13792fa458df11cc493759474f31873cfa8d4c1"></a>kDSPI_MasterActiveAfterTransfer&#160;</td><td class="fielddoc"><p>Indicates whether the PCS signal is active after the last frame transfer. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga5070a73633ee72428adda72058f7fb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5070a73633ee72428adda72058f7fb5f">&#9670;&nbsp;</a></span>_dspi_transfer_config_flag_for_slave</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga5070a73633ee72428adda72058f7fb5f">_dspi_transfer_config_flag_for_slave</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use this enumeration for the DSPI slave transfer configFlags. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5070a73633ee72428adda72058f7fb5fa6e63c217f9b392f78fb96ee039c991c8"></a>kDSPI_SlaveCtar0&#160;</td><td class="fielddoc"><p>DSPI slave transfer use CTAR0 setting. DSPI slave can only use PCS0. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga97c65523863f89cddbf06691c678a7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c65523863f89cddbf06691c678a7f9">&#9670;&nbsp;</a></span>_dspi_transfer_state</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga97c65523863f89cddbf06691c678a7f9">_dspi_transfer_state</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI transfer state, which is used for DSPI transactional API state machine. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga97c65523863f89cddbf06691c678a7f9ae739fb0dabff3a7cb72c39eef943a373"></a>kDSPI_Idle&#160;</td><td class="fielddoc"><p>Nothing in the transmitter/receiver. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga97c65523863f89cddbf06691c678a7f9a4b636d65ab83d136e81ed31e30de4429"></a>kDSPI_Busy&#160;</td><td class="fielddoc"><p>Transfer queue is not finished. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga97c65523863f89cddbf06691c678a7f9a6d94f11a50f542371683efe9ea22efb9"></a>kDSPI_Error&#160;</td><td class="fielddoc"><p>Transfer error. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga738d1c33c04047440e86e29fabbbba94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738d1c33c04047440e86e29fabbbba94">&#9670;&nbsp;</a></span>_dspi_which_pcs_config</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__driver.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Peripheral Chip Select (Pcs) configuration (which Pcs to configure). </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga738d1c33c04047440e86e29fabbbba94a5c6297be9586ee874fa1a84a16d810b7"></a>kDSPI_Pcs0&#160;</td><td class="fielddoc"><p>Pcs[0] </p>
</td></tr>
<tr><td class="fieldname"><a id="gga738d1c33c04047440e86e29fabbbba94a62d3c43292cebeed478a36bff2cd033a"></a>kDSPI_Pcs1&#160;</td><td class="fielddoc"><p>Pcs[1] </p>
</td></tr>
<tr><td class="fieldname"><a id="gga738d1c33c04047440e86e29fabbbba94a625c90d5151e8458be6f89ace68f2fe2"></a>kDSPI_Pcs2&#160;</td><td class="fielddoc"><p>Pcs[2] </p>
</td></tr>
<tr><td class="fieldname"><a id="gga738d1c33c04047440e86e29fabbbba94a7fae848c0f775a86562b90ecfd171cc8"></a>kDSPI_Pcs3&#160;</td><td class="fielddoc"><p>Pcs[3] </p>
</td></tr>
<tr><td class="fieldname"><a id="gga738d1c33c04047440e86e29fabbbba94a0fd968cdbfd2e088987e309f49cb20f2"></a>kDSPI_Pcs4&#160;</td><td class="fielddoc"><p>Pcs[4] </p>
</td></tr>
<tr><td class="fieldname"><a id="gga738d1c33c04047440e86e29fabbbba94a67653d39cbd675c9141bb014d4576a0b"></a>kDSPI_Pcs5&#160;</td><td class="fielddoc"><p>Pcs[5] </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa669bb8f6438b1d4f7ec38ba180653fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa669bb8f6438b1d4f7ec38ba180653fa">&#9670;&nbsp;</a></span>DSPI_Deinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_Deinit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the DSPI peripheral. Call this API to disable the DSPI clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9b9e4c8ae54ea108952c80940e11b3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b9e4c8ae54ea108952c80940e11b3a8">&#9670;&nbsp;</a></span>DSPI_EnableInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_EnableInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the DSPI interrupts. </p>
<p>This function configures the various interrupt masks of the DSPI. The parameters are a base and an interrupt mask. Note, for Tx Fill and Rx FIFO drain requests, enable the interrupt request and disable the DMA request.</p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__driver.html#ga9b9e4c8ae54ea108952c80940e11b3a8">DSPI_EnableInterrupts</a>(base, <a class="code" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2ab2b1ba228fd75de23a2de7e56c1ee438">kDSPI_TxCompleteInterruptEnable</a> | <a class="code" href="group__dspi__driver.html#ggaeb57298690a2f1a09d94d696c893c4b2a069483b28469fcbfa5890b04cd6439b3">kDSPI_EndOfQueueInterruptEnable</a> );</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">mask</td><td>The interrupt mask; use the enum _dspi_interrupt_enable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad9f3df616e7284696af57cce8f49899e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f3df616e7284696af57cce8f49899e">&#9670;&nbsp;</a></span>DSPI_GetDefaultDataCommandConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_GetDefaultDataCommandConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a> *&#160;</td>
          <td class="paramname"><em>command</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the dspi_command_data_config_t structure to default values. </p>
<p>The purpose of this API is to get the configuration structure initialized for use in the DSPI_MasterWrite_xx(). Users may use the initialized structure unchanged in the DSPI_MasterWrite_xx() or modify the structure before calling the DSPI_MasterWrite_xx(). This is an example. </p><div class="fragment"><div class="line"><a class="code" href="struct__dspi__command__data__config.html">dspi_command_data_config_t</a>  command;</div><div class="line"><a class="code" href="group__dspi__driver.html#gad9f3df616e7284696af57cce8f49899e">DSPI_GetDefaultDataCommandConfig</a>(&amp;command);</div></div><!-- fragment --> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">command</td><td>Pointer to the dspi_command_data_config_t structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0061c90bc787dc1faffde79cb256e8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0061c90bc787dc1faffde79cb256e8a4">&#9670;&nbsp;</a></span>DSPI_MasterGetDefaultConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterGetDefaultConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a> *&#160;</td>
          <td class="paramname"><em>masterConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the dspi_master_config_t structure to default values. </p>
<p>The purpose of this API is to get the configuration structure initialized for the <a class="el" href="group__dspi__driver.html#gaadf23f732f4c1b61d6634bd17b1a36d7" title="Initializes the DSPI master. ">DSPI_MasterInit()</a>. Users may use the initialized structure unchanged in the <a class="el" href="group__dspi__driver.html#gaadf23f732f4c1b61d6634bd17b1a36d7" title="Initializes the DSPI master. ">DSPI_MasterInit()</a> or modify the structure before calling the <a class="el" href="group__dspi__driver.html#gaadf23f732f4c1b61d6634bd17b1a36d7" title="Initializes the DSPI master. ">DSPI_MasterInit()</a>. Example: </p><div class="fragment"><div class="line"><a class="code" href="struct__dspi__master__config.html">dspi_master_config_t</a>  masterConfig;</div><div class="line"><a class="code" href="group__dspi__driver.html#ga0061c90bc787dc1faffde79cb256e8a4">DSPI_MasterGetDefaultConfig</a>(&amp;masterConfig);</div></div><!-- fragment --> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">masterConfig</td><td>pointer to dspi_master_config_t structure </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaadf23f732f4c1b61d6634bd17b1a36d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf23f732f4c1b61d6634bd17b1a36d7">&#9670;&nbsp;</a></span>DSPI_MasterInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__driver.html#gaa4985a6a8c07cf9382d7481ad2bd8e61">dspi_master_config_t</a> *&#160;</td>
          <td class="paramname"><em>masterConfig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>srcClock_Hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DSPI master. </p>
<p>This function initializes the DSPI master configuration. This is an example use case. </p><div class="fragment"><div class="line"><a class="code" href="struct__dspi__master__config.html">dspi_master_config_t</a>  masterConfig;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#ac45d6c26892c8389409d760b1df1bb6c">whichCtar</a>                                = <a class="code" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999adb2a4c8c9b722c6a1b8cbb03b17a6519">kDSPI_Ctar0</a>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#ab38a80feace530cdca66134f6e3801aa">baudRate</a>                      = 500000000U;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#a8ccf58110b76fd897fd5861ec36ba249">bitsPerFrame</a>                  = 8;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#a2fe26bcedfe7c42d70ce5937888aedbe">cpol</a>                          = <a class="code" href="group__dspi__driver.html#gga8324f34ea4af085c11052288fc94983eab5279f36f0c6b1617aa937824806d71d">kDSPI_ClockPolarityActiveHigh</a>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#af0d368adbb308408dd5363039987896f">cpha</a>                          = <a class="code" href="group__dspi__driver.html#gga648d70d13ec12505a80c423841f53510a996e921abbf325ee9978a42681aee0d5">kDSPI_ClockPhaseFirstEdge</a>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#a568c1aaf5a6ab0e6d70fbb09e7504ce5">direction</a>                     = <a class="code" href="group__dspi__driver.html#ggaf1134e11fc318e82a6c15882fdab2760a8885a916a15d0b97ffd0f28d81242f6f">kDSPI_MsbFirst</a>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#a90f1390d2fa2a0e5f08925628f2fb227">pcsToSckDelayInNanoSec</a>        = 1000000000U / masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#ab38a80feace530cdca66134f6e3801aa">baudRate</a> ;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#a9aa3ebdf191b0c2147755066f452b9c9">lastSckToPcsDelayInNanoSec</a>    = 1000000000U / masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#ab38a80feace530cdca66134f6e3801aa">baudRate</a> ;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#a0c9513415b6b6dc15b32854a9c9d9ef9">betweenTransferDelayInNanoSec</a> = 1000000000U / masterConfig.<a class="code" href="struct__dspi__master__config.html#a5fe0dea438c0a381fbc560248223ceb2">ctarConfig</a>.<a class="code" href="struct__dspi__master__ctar__config.html#ab38a80feace530cdca66134f6e3801aa">baudRate</a> ;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a361b1cae3e8ba007b24d3721fc0275d3">whichPcs</a>                                 = <a class="code" href="group__dspi__driver.html#gga738d1c33c04047440e86e29fabbbba94a5c6297be9586ee874fa1a84a16d810b7">kDSPI_Pcs0</a>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#ad782258c2c9e2c728de750dc18f97a29">pcsActiveHighOrLow</a>                       = <a class="code" href="group__dspi__driver.html#gga1b2a1103a54ad51c35f2bdaa52ac7363aa678a5937bbb9975e3c014592c3d542c">kDSPI_PcsActiveLow</a>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#ae5d5a0d257edd52b39bc7eed2789432a">enableContinuousSCK</a>                      = <span class="keyword">false</span>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a2a901c97793efe41a681b104173bb395">enableRxFifoOverWrite</a>                    = <span class="keyword">false</span>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a9f5693d8510277f6c97e1cdd64fa2a8b">enableModifiedTimingFormat</a>               = <span class="keyword">false</span>;</div><div class="line">masterConfig.<a class="code" href="struct__dspi__master__config.html#a8c9eff47b85e5843361534a77d0ec0f4">samplePoint</a>                              = <a class="code" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237abbcf84bafbd94a63a9600647162b8d86">kDSPI_SckToSin0Clock</a>;</div><div class="line"><a class="code" href="group__dspi__driver.html#gaadf23f732f4c1b61d6634bd17b1a36d7">DSPI_MasterInit</a>(base, &amp;masterConfig, srcClock_Hz);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">masterConfig</td><td>Pointer to the structure dspi_master_config_t. </td></tr>
    <tr><td class="paramname">srcClock_Hz</td><td>Module source input clock in Hertz. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac76cf793dd837dd0b502770913058592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76cf793dd837dd0b502770913058592">&#9670;&nbsp;</a></span>DSPI_MasterSetBaudRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSPI_MasterSetBaudRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>baudRate_Bps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>srcClock_Hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the DSPI baud rate in bits per second. </p>
<p>This function takes in the desired baudRate_Bps (baud rate) and calculates the nearest possible baud rate without exceeding the desired baud rate, and returns the calculated baud rate in bits-per-second. It requires that the caller also provide the frequency of the module source clock (in Hertz).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of the type dspi_ctar_selection_t </td></tr>
    <tr><td class="paramname">baudRate_Bps</td><td>The desired baud rate in bits per second </td></tr>
    <tr><td class="paramname">srcClock_Hz</td><td>Module source input clock in Hertz </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual calculated baud rate </dd></dl>

</div>
</div>
<a id="ga56d5b87114e56507c0ec2d631ffefaa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d5b87114e56507c0ec2d631ffefaa2">&#9670;&nbsp;</a></span>DSPI_MasterSetDelayScaler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterSetDelayScaler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>prescaler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>scaler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a>&#160;</td>
          <td class="paramname"><em>whichDelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manually configures the delay prescaler and scaler for a particular CTAR. </p>
<p>This function configures the PCS to SCK delay pre-scalar (PcsSCK) and scalar (CSSCK), after SCK delay pre-scalar (PASC) and scalar (ASC), and the delay after transfer pre-scalar (PDT) and scalar (DT).</p>
<p>These delay names are available in the type dspi_delay_type_t.</p>
<p>The user passes the delay to the configuration along with the prescaler and scaler value. This allows the user to directly set the prescaler/scaler values if pre-calculated or to manually increment either value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">prescaler</td><td>The prescaler delay value (can be an integer 0, 1, 2, or 3). </td></tr>
    <tr><td class="paramname">scaler</td><td>The scaler delay value (can be any integer between 0 to 15). </td></tr>
    <tr><td class="paramname">whichDelay</td><td>The desired delay to configure; must be of type dspi_delay_type_t </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac60f64fd410404ebab553ee878b464c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60f64fd410404ebab553ee878b464c2">&#9670;&nbsp;</a></span>DSPI_MasterSetDelayTimes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DSPI_MasterSetDelayTimes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a>&#160;</td>
          <td class="paramname"><em>whichDelay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>srcClock_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>delayTimeInNanoSec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds. </p>
<p>This function calculates the values for the following. PCS to SCK delay pre-scalar (PCSSCK) and scalar (CSSCK), or After SCK delay pre-scalar (PASC) and scalar (ASC), or Delay after transfer pre-scalar (PDT) and scalar (DT).</p>
<p>These delay names are available in the type dspi_delay_type_t.</p>
<p>The user passes which delay to configure along with the desired delay value in nanoseconds. The function calculates the values needed for the prescaler and scaler. Note that returning the calculated delay as an exact delay match may not be possible. In this case, the closest match is calculated without going below the desired delay value input. It is possible to input a very large delay value that exceeds the capability of the part, in which case the maximum supported delay is returned. The higher-level peripheral driver alerts the user of an out of range delay input.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">whichDelay</td><td>The desired delay to configure, must be of type dspi_delay_type_t </td></tr>
    <tr><td class="paramname">srcClock_Hz</td><td>Module source input clock in Hertz </td></tr>
    <tr><td class="paramname">delayTimeInNanoSec</td><td>The desired delay value in nanoseconds. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual calculated delay value. </dd></dl>

</div>
</div>
<a id="ga80633e998c10cb83685d6c64ecd33a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80633e998c10cb83685d6c64ecd33a55">&#9670;&nbsp;</a></span>DSPI_MasterTransferAbort()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterTransferAbort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master aborts a transfer using an interrupt. </p>
<p>This function aborts a transfer using an interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_master_handle_t structure which stores the transfer state. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab2d0aa3acb2acc3cc5413314d758628b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d0aa3acb2acc3cc5413314d758628b">&#9670;&nbsp;</a></span>DSPI_MasterTransferBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> DSPI_MasterTransferBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *&#160;</td>
          <td class="paramname"><em>transfer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master transfer data using polling. </p>
<p>This function transfers data using polling. This is a blocking function, which does not return until all transfers have been completed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">transfer</td><td>Pointer to the dspi_transfer_t structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of status_t. </dd></dl>

</div>
</div>
<a id="ga63e04b92d99d795cf84df62379765a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63e04b92d99d795cf84df62379765a91">&#9670;&nbsp;</a></span>DSPI_MasterTransferCreateHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterTransferCreateHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga67d91a817bd68468037b7886ea710ffa">dspi_master_transfer_callback_t</a>&#160;</td>
          <td class="paramname"><em>callback</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>userData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DSPI master handle. </p>
<p>This function initializes the DSPI handle, which can be used for other DSPI transactional APIs. Usually, for a specified DSPI instance, call this API once to get the initialized handle.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>DSPI handle pointer to dspi_master_handle_t. </td></tr>
    <tr><td class="paramname">callback</td><td>DSPI callback. </td></tr>
    <tr><td class="paramname">userData</td><td>Callback function parameter. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadaf98a7213c03f10d5820d363e827a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaf98a7213c03f10d5820d363e827a73">&#9670;&nbsp;</a></span>DSPI_MasterTransferGetCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> DSPI_MasterTransferGetCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the master transfer count. </p>
<p>This function gets the master transfer count.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_master_handle_t structure which stores the transfer state. </td></tr>
    <tr><td class="paramname">count</td><td>The number of bytes transferred by using the non-blocking transaction. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of status_t. </dd></dl>

</div>
</div>
<a id="ga195eed1bfdc0d21e7adb76a5d6d247dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga195eed1bfdc0d21e7adb76a5d6d247dc">&#9670;&nbsp;</a></span>DSPI_MasterTransferHandleIRQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterTransferHandleIRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Master IRQ handler function. </p>
<p>This function processes the DSPI transmit and receive IRQ.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_master_handle_t structure which stores the transfer state. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3dc7b85b448ce6e16e227d7bf3769d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3dc7b85b448ce6e16e227d7bf3769d6">&#9670;&nbsp;</a></span>DSPI_MasterTransferNonBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> DSPI_MasterTransferNonBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf099ad07783e86fb0f7806c4e7d62a92">dspi_master_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *&#160;</td>
          <td class="paramname"><em>transfer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master transfer data using interrupts. </p>
<p>This function transfers data using interrupts. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_master_handle_t structure which stores the transfer state. </td></tr>
    <tr><td class="paramname">transfer</td><td>Pointer to the dspi_transfer_t structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of status_t. </dd></dl>

</div>
</div>
<a id="ga0718581088422b572cb4494f26aad1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0718581088422b572cb4494f26aad1f9">&#9670;&nbsp;</a></span>DSPI_MasterWriteCommandDataBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterWriteCommandDataBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer master mode and waits till complete to return. </p>
<p>In this function, the user must append the 16-bit data to the 16-bit command information and then provide the total 32-bit word as the data to send. The command portion provides characteristics of the data, such as the optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). The user is responsible for appending this command with the data to send. This is an example: </p><div class="fragment"><div class="line">dataWord = &lt;16-bit command&gt; | &lt;16-bit data&gt;;</div><div class="line"><a class="code" href="group__dspi__driver.html#ga0718581088422b572cb4494f26aad1f9">DSPI_MasterWriteCommandDataBlocking</a>(base, dataWord);</div></div><!-- fragment --><p>Note that this function does not return until after the transmit is complete. Also note that the DSPI must be enabled and running to transmit data (MCR[MDIS] &amp; [HALT] = 0). Because the SPI is a synchronous protocol, the received data is available when the transmit completes.</p>
<p>For a blocking polling transfer, see methods below. Option 1: uint32_t command_to_send = DSPI_MasterGetFormattedCommand(&amp;command); uint32_t data0 = command_to_send | data_need_to_send_0; uint32_t data1 = command_to_send | data_need_to_send_1; uint32_t data2 = command_to_send | data_need_to_send_2;</p>
<p>DSPI_MasterWriteCommandDataBlocking(base,data0); DSPI_MasterWriteCommandDataBlocking(base,data1); DSPI_MasterWriteCommandDataBlocking(base,data2);</p>
<p>Option 2: DSPI_MasterWriteDataBlocking(base,&amp;command,data_need_to_send_0); DSPI_MasterWriteDataBlocking(base,&amp;command,data_need_to_send_1); DSPI_MasterWriteDataBlocking(base,&amp;command,data_need_to_send_2);</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">data</td><td>The data word (command and data combined) to be sent. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga70a0f7d7fe2fbce7993bbcc8c427b2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a0f7d7fe2fbce7993bbcc8c427b2b0">&#9670;&nbsp;</a></span>DSPI_MasterWriteDataBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_MasterWriteDataBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga0eb49bf5d18feef1cc14085dc694482a">dspi_command_data_config_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes data into the data buffer master mode and waits till complete to return. </p>
<p>In master mode, the 16-bit data is appended to the 16-bit command info. The command portion provides characteristics of the data, such as the optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example. </p><div class="fragment"><div class="line">dspi_command_config_t commandConfig;</div><div class="line">commandConfig.isPcsContinuous = <span class="keyword">true</span>;</div><div class="line">commandConfig.whichCtar = kDSPICtar0;</div><div class="line">commandConfig.whichPcs = kDSPIPcs1;</div><div class="line">commandConfig.clearTransferCount = <span class="keyword">false</span>;</div><div class="line">commandConfig.isEndOfQueue = <span class="keyword">false</span>;</div><div class="line"><a class="code" href="group__dspi__driver.html#ga70a0f7d7fe2fbce7993bbcc8c427b2b0">DSPI_MasterWriteDataBlocking</a>(base, &amp;commandConfig, dataWord);</div></div><!-- fragment --><p>Note that this function does not return until after the transmit is complete. Also note that the DSPI must be enabled and running to transmit data (MCR[MDIS] &amp; [HALT] = 0). Because the SPI is a synchronous protocol, the received data is available when the transmit completes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">command</td><td>Pointer to the command structure. </td></tr>
    <tr><td class="paramname">data</td><td>The data word to be sent. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad85a8d4e7bd2747103691a63ef9a67e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad85a8d4e7bd2747103691a63ef9a67e1">&#9670;&nbsp;</a></span>DSPI_SlaveGetDefaultConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_SlaveGetDefaultConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a> *&#160;</td>
          <td class="paramname"><em>slaveConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the dspi_slave_config_t structure to a default value. </p>
<p>The purpose of this API is to get the configuration structure initialized for the <a class="el" href="group__dspi__driver.html#gacf6cecb6b73f02eaa448634a8d705851" title="DSPI slave configuration. ">DSPI_SlaveInit()</a>. Users may use the initialized structure unchanged in the <a class="el" href="group__dspi__driver.html#gacf6cecb6b73f02eaa448634a8d705851" title="DSPI slave configuration. ">DSPI_SlaveInit()</a> or modify the structure before calling the <a class="el" href="group__dspi__driver.html#gacf6cecb6b73f02eaa448634a8d705851" title="DSPI slave configuration. ">DSPI_SlaveInit()</a>. This is an example. </p><div class="fragment"><div class="line"><a class="code" href="struct__dspi__slave__config.html">dspi_slave_config_t</a>  slaveConfig;</div><div class="line"><a class="code" href="group__dspi__driver.html#gad85a8d4e7bd2747103691a63ef9a67e1">DSPI_SlaveGetDefaultConfig</a>(&amp;slaveConfig);</div></div><!-- fragment --> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">slaveConfig</td><td>Pointer to the dspi_slave_config_t structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacf6cecb6b73f02eaa448634a8d705851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf6cecb6b73f02eaa448634a8d705851">&#9670;&nbsp;</a></span>DSPI_SlaveInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_SlaveInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__driver.html#ga71baf85d9461513ce228c3325db691e4">dspi_slave_config_t</a> *&#160;</td>
          <td class="paramname"><em>slaveConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI slave configuration. </p>
<p>This function initializes the DSPI slave configuration. This is an example use case. </p><div class="fragment"><div class="line"> <a class="code" href="struct__dspi__slave__config.html">dspi_slave_config_t</a>  slaveConfig;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#ac45d6c26892c8389409d760b1df1bb6c">whichCtar</a>                  = <a class="code" href="group__dspi__driver.html#gga78060c4222b1affc8e41f937909ee999adb2a4c8c9b722c6a1b8cbb03b17a6519">kDSPI_Ctar0</a>;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#a7490b2e3f16c334bcd2d686b895eb634">ctarConfig</a>.<a class="code" href="struct__dspi__slave__ctar__config.html#a8ccf58110b76fd897fd5861ec36ba249">bitsPerFrame</a>    = 8;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#a7490b2e3f16c334bcd2d686b895eb634">ctarConfig</a>.<a class="code" href="struct__dspi__slave__ctar__config.html#a2fe26bcedfe7c42d70ce5937888aedbe">cpol</a>            = <a class="code" href="group__dspi__driver.html#gga8324f34ea4af085c11052288fc94983eab5279f36f0c6b1617aa937824806d71d">kDSPI_ClockPolarityActiveHigh</a>;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#a7490b2e3f16c334bcd2d686b895eb634">ctarConfig</a>.<a class="code" href="struct__dspi__slave__ctar__config.html#af0d368adbb308408dd5363039987896f">cpha</a>            = <a class="code" href="group__dspi__driver.html#gga648d70d13ec12505a80c423841f53510a996e921abbf325ee9978a42681aee0d5">kDSPI_ClockPhaseFirstEdge</a>;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#ae5d5a0d257edd52b39bc7eed2789432a">enableContinuousSCK</a>        = <span class="keyword">false</span>;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#a2a901c97793efe41a681b104173bb395">enableRxFifoOverWrite</a>      = <span class="keyword">false</span>;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#a9f5693d8510277f6c97e1cdd64fa2a8b">enableModifiedTimingFormat</a> = <span class="keyword">false</span>;</div><div class="line">slaveConfig-&gt;<a class="code" href="struct__dspi__slave__config.html#a8c9eff47b85e5843361534a77d0ec0f4">samplePoint</a>                = <a class="code" href="group__dspi__driver.html#gga02a53597bff1469f0365b74ad7a20237abbcf84bafbd94a63a9600647162b8d86">kDSPI_SckToSin0Clock</a>;</div><div class="line"> <a class="code" href="group__dspi__driver.html#gacf6cecb6b73f02eaa448634a8d705851">DSPI_SlaveInit</a>(base, &amp;slaveConfig);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">slaveConfig</td><td>Pointer to the structure dspi_master_config_t. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7e1be1f74fd8d372ce1af52c960d1361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1be1f74fd8d372ce1af52c960d1361">&#9670;&nbsp;</a></span>DSPI_SlaveTransferAbort()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_SlaveTransferAbort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI slave aborts a transfer using an interrupt. </p>
<p>This function aborts a transfer using an interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_slave_handle_t structure which stores the transfer state. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadc23691aa2c06ae9076a5f0b16f33a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc23691aa2c06ae9076a5f0b16f33a8c">&#9670;&nbsp;</a></span>DSPI_SlaveTransferCreateHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_SlaveTransferCreateHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gaf928cd95fbb7eb5d5f306c9a4d4afce4">dspi_slave_transfer_callback_t</a>&#160;</td>
          <td class="paramname"><em>callback</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>userData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DSPI slave handle. </p>
<p>This function initializes the DSPI handle, which can be used for other DSPI transactional APIs. Usually, for a specified DSPI instance, call this API once to get the initialized handle.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">handle</td><td>DSPI handle pointer to the dspi_slave_handle_t. </td></tr>
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">callback</td><td>DSPI callback. </td></tr>
    <tr><td class="paramname">userData</td><td>Callback function parameter. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4134bb536420951e8ecbe8edb987d199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4134bb536420951e8ecbe8edb987d199">&#9670;&nbsp;</a></span>DSPI_SlaveTransferGetCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> DSPI_SlaveTransferGetCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t *&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the slave transfer count. </p>
<p>This function gets the slave transfer count.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_master_handle_t structure which stores the transfer state. </td></tr>
    <tr><td class="paramname">count</td><td>The number of bytes transferred by using the non-blocking transaction. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of status_t. </dd></dl>

</div>
</div>
<a id="gade8288c503cc6c7af542cdc86947ecd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade8288c503cc6c7af542cdc86947ecd3">&#9670;&nbsp;</a></span>DSPI_SlaveTransferHandleIRQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_SlaveTransferHandleIRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Master IRQ handler function. </p>
<p>This function processes the DSPI transmit and receive IRQ.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_slave_handle_t structure which stores the transfer state. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga81f85324750f75b8e7248846c88d99e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f85324750f75b8e7248846c88d99e7">&#9670;&nbsp;</a></span>DSPI_SlaveTransferNonBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__ksdk__common.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> DSPI_SlaveTransferNonBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#ga732be23fdf8a842c3e05db1f2f6d8fb9">dspi_slave_handle_t</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__driver.html#gac68059ccb0ed27afa06eb081c1c0a3ef">dspi_transfer_t</a> *&#160;</td>
          <td class="paramname"><em>transfer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI slave transfers data using an interrupt. </p>
<p>This function transfers data using an interrupt. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral base address. </td></tr>
    <tr><td class="paramname">handle</td><td>Pointer to the dspi_slave_handle_t structure which stores the transfer state. </td></tr>
    <tr><td class="paramname">transfer</td><td>Pointer to the dspi_transfer_t structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status of status_t. </dd></dl>

</div>
</div>
<a id="gad7a98ccdb5dcd3ea9c282893b79cee79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a98ccdb5dcd3ea9c282893b79cee79">&#9670;&nbsp;</a></span>DSPI_SlaveWriteDataBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_SlaveWriteDataBlocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_s_p_i___type.html">SPI_Type</a> *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes data into the data buffer in slave mode, waits till data was transmitted, and returns. </p>
<p>In slave mode, up to 16-bit words may be written. The function first clears the transmit complete flag, writes data into data register, and finally waits until the data is transmitted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>DSPI peripheral address. </td></tr>
    <tr><td class="paramname">data</td><td>The data to send. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:07 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
