# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../adder.srcs/sources_1/new/seven_seg.v"
verilog xil_defaultlib  "../../../adder.srcs/sources_1/new/peripheral_test_ver.v"
verilog xil_defaultlib  "../../../adder.srcs/sources_1/new/peripheral_test_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
