<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <baseaddress preferredWidth="165" />
   <endaddress preferredWidth="181" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1194" height="1047" x="-7" y="0" />
 <generation synthesis="VHDL" path="X:/CPET-561/Lab_7/hw" />
</preferences>
