xpm_memory.sv,systemverilog,xpm,../../../../../../../../ProgramFiles2/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../ProgramFiles2/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
dat_mem.v,verilog,xil_defaultlib,../../../../CPU_SOC.gen/sources_1/ip/dat_mem/sim/dat_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
