Info: Start Nativelink Simulation process
Info: NativeLink has detected VHDL design -- VHDL simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  maxv
<<<<<<< HEAD
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
=======
Quartus root          :  s:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  s:/intelfpga_lite/20.1/quartus/eda/sim_lib
>>>>>>> 47f827e7533566b52134ccb0d7f351eac89b4831
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
<<<<<<< HEAD
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
=======
Sourced NativeLink script s:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
>>>>>>> 47f827e7533566b52134ccb0d7f351eac89b4831
Warning: File ALU_run_msim_rtl_vhdl.do already exists - backing up current file as ALU_run_msim_rtl_vhdl.do.bak11
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
