============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:03:44 am
  Module:                 mux_t_be_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5424 ps) Late External Delay Assertion at pin out
          Group: aclk
     Startpoint: (F) grst
          Clock: (R) aclk
       Endpoint: (F) out
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     176                  
             Slack:=    5424                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7 
  output_delay             2000            chip.sdc_line_8 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     F     (arrival)                22  3.8     0     0    2000    (-,-) 
  eq_1_.inst/sr/g24__4733/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      2  1.3    39    20    2020    (-,-) 
  eq_1_.inst/g35__9945/Y    -       A->Y  F     NOR3xp33_ASAP7_75t_R      1  0.9    22    19    2039    (-,-) 
  g75__2346/Y               -       D->Y  F     OR4x1_ASAP7_75t_R         1  0.8    15    40    2079    (-,-) 
  g74__2883/Y               -       A->Y  F     OR5x1_ASAP7_75t_R         1 15.3   111    95    2175    (-,-) 
  out                       -       -     F     (port)                    -    -     -     1    2176    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (7386 ps) Setup Check with Pin temp_unary_select_reg/CLK->D
          Group: aclk
     Startpoint: (F) select[0]
          Clock: (R) aclk
       Endpoint: (R) temp_unary_select_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     218                  
             Slack:=    7386                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_11_1 

#---------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  select[0]               -       -     F     (arrival)                     3  2.0     0     0    2000    (-,-) 
  g73__9945/Y             -       A->Y  R     NOR2xp33_ASAP7_75t_R          2  1.5    43    22    2022    (-,-) 
  g72/Y                   -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.4    24    22    2044    (-,-) 
  g70__6161/Y             -       B->Y  R     NOR2xp33_ASAP7_75t_R          3  2.2    62    38    2082    (-,-) 
  g69__4733/Y             -       B->Y  R     AO21x1_ASAP7_75t_R            1  0.7    11    26    2108    (-,-) 
  convertor/g259/Y        -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.6    19    14    2122    (-,-) 
  convertor/g253__4319/Y  -       A2->Y R     OAI21xp5_ASAP7_75t_R          2  1.5    35    23    2144    (-,-) 
  convertor/g252__6260/Y  -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    27    21    2166    (-,-) 
  convertor/g250__2398/Y  -       A2->Y R     AOI211xp5_ASAP7_75t_R         1  0.9    40    26    2192    (-,-) 
  convertor/g249/Y        -       A->Y  F     INVx1_ASAP7_75t_R             1  0.9    16    14    2206    (-,-) 
  g48/Y                   -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9    13    11    2218    (-,-) 
  temp_unary_select_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2218    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (7598 ps) Setup Check with Pin temp_inputs_reg[6]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[6]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[6]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g57/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[6]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 4: MET (7598 ps) Setup Check with Pin temp_inputs_reg[5]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[5]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[5]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g62/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[5]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 5: MET (7598 ps) Setup Check with Pin temp_inputs_reg[4]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[4]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_4_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[4]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g58/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[4]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 6: MET (7598 ps) Setup Check with Pin temp_inputs_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[2]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_6_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[2]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g63/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 7: MET (7598 ps) Setup Check with Pin temp_inputs_reg[7]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[7]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[7]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[7]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g56/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[7]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 8: MET (7598 ps) Setup Check with Pin temp_inputs_reg[0]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[0]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_8_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[0]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g61/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 9: MET (7598 ps) Setup Check with Pin temp_inputs_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[1]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_7_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[1]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g60/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 10: MET (7598 ps) Setup Check with Pin temp_inputs_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[3]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_5_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[3]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g59/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[3]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 11: MET (9385 ps) Setup Check with Pin convertor/counter_reg[4]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=    9385                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    14    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      3  2.6    35    93      93    (-,-) 
  convertor/g261/CON           -       B->CON  R     HAxp5_ASAP7_75t_R             1  0.7    27    22     115    (-,-) 
  convertor/g232/Y             -       A->Y    F     INVxp67_ASAP7_75t_R           1  1.2    18    17     132    (-,-) 
  convertor/g260/CON           -       B->CON  R     HAxp5_ASAP7_75t_R             1  0.7    28    17     149    (-,-) 
  convertor/g228/Y             -       A->Y    F     INVxp67_ASAP7_75t_R           1  1.2    19    17     166    (-,-) 
  convertor/g2/CON             -       B->CON  R     HAxp5_ASAP7_75t_R             1  1.3    33    21     186    (-,-) 
  convertor/g222__3680/Y       -       B->Y    R     XOR2xp5_ASAP7_75t_R           1  0.9    28    30     216    (-,-) 
  convertor/counter_reg[4]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     216    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 12: MET (9399 ps) Setup Check with Pin convertor/counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=    9399                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    14    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.5    36    94      94    (-,-) 
  convertor/g261/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    27    20     114    (-,-) 
  convertor/g232/Y             -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    18     132    (-,-) 
  convertor/g260/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    25    17     149    (-,-) 
  convertor/g228/Y             -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    21    18     167    (-,-) 
  convertor/g2/CON             -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    29    20     187    (-,-) 
  convertor/g2/SN              -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16     202    (-,-) 
  convertor/counter_reg[3]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     202    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 13: MET (9437 ps) Setup Check with Pin convertor/counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     164                  
             Slack:=    9437                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    14    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.5    36    94      94    (-,-) 
  convertor/g261/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    27    20     114    (-,-) 
  convertor/g232/Y             -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    18     132    (-,-) 
  convertor/g260/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    25    17     149    (-,-) 
  convertor/g260/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    29    15     164    (-,-) 
  convertor/counter_reg[2]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     164    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 14: MET (9471 ps) Setup Check with Pin convertor/counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     130                  
             Slack:=    9471                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    14    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.5    36    94      94    (-,-) 
  convertor/g261/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    27    20     114    (-,-) 
  convertor/g261/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    30    15     129    (-,-) 
  convertor/counter_reg[1]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     130    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 15: MET (9506 ps) Setup Check with Pin convertor/counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       0                  
       Uncertainty:-     400                  
     Required Time:=    9600                  
      Launch Clock:-       0                  
         Data Path:-      94                  
             Slack:=    9506                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    14    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.5    36    94      94    (-,-) 
  convertor/counter_reg[0]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      3    -     -     0      94    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

