
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 393.309 ; gain = 97.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-638] synthesizing module 'fib' [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/fib.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-350] instance 'myalu' of module 'ALU' requires 5 connections, but only 4 given [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/fib.v:12]
INFO: [Synth 8-256] done synthesizing module 'fib' (2#1) [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/fib.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 445.555 ; gain = 149.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 445.555 ; gain = 149.645
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Vivado/projects/fib/fib.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [D:/Xilinx/Vivado/projects/fib/fib.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/projects/fib/fib.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 772.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 772.594 ; gain = 476.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 772.594 ; gain = 476.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 772.594 ; gain = 476.684
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/fib.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 772.594 ; gain = 476.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module fib 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element myfib/count_reg was removed.  [D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/fib.v:19]
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/ra_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (myfib/rb_reg[12]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 772.594 ; gain = 476.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 772.594 ; gain = 476.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 772.594 ; gain = 476.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |    13|
|5     |LUT3   |     2|
|6     |LUT4   |     1|
|7     |LUT6   |     1|
|8     |FDRE   |    24|
|9     |FDSE   |     4|
|10    |IBUF   |     6|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    68|
|2     |  myfib   |fib    |    49|
|3     |    myalu |ALU    |    15|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 780.773 ; gain = 157.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 780.773 ; gain = 484.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 791.188 ; gain = 507.969
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Vivado/projects/fib/fib.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 791.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 30 23:55:15 2021...
