

================================================================
== Vivado HLS Report for 'TopAdder_addoperator_float'
================================================================
* Date:           Sat May 21 15:26:55 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       Optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     10|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     410|    780|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     135|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     545|    790|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0  |TopAdder_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |TopAdder_fadd_32ns_32ns_32_5_full_dsp_U1  |TopAdder_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      4|  410|  780|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_176_p2  |     +    |      0|  0|   2|           5|           5|
    |tmp_4_fu_182_p2  |     +    |      0|  0|   2|           5|           5|
    |tmp_6_fu_213_p2  |     +    |      0|  0|   2|           5|           5|
    |tmp_7_fu_219_p2  |     +    |      0|  0|   2|           5|           5|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  10|          20|          20|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6    |   1|   0|    1|          0|
    |p_x_M_imag_load_reg_267  |  32|   0|   32|          0|
    |p_x_M_real_load_reg_262  |  32|   0|   32|          0|
    |p_y_M_imag_load_reg_277  |  32|   0|   32|          0|
    |p_y_M_real_load_reg_272  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 135|   0|  135|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_done              | out |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_ce                |  in |    1| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_return_0          | out |   32| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|ap_return_1          | out |   32| ap_ctrl_hs | TopAdder_operator+<float> | return value |
|p_x_M_real_address0  | out |    4|  ap_memory |         p_x_M_real        |     array    |
|p_x_M_real_ce0       | out |    1|  ap_memory |         p_x_M_real        |     array    |
|p_x_M_real_q0        |  in |   32|  ap_memory |         p_x_M_real        |     array    |
|tmp                  |  in |    2|   ap_none  |            tmp            |    scalar    |
|tmp_3                |  in |    4|   ap_none  |           tmp_3           |    scalar    |
|p_x_M_imag_address0  | out |    4|  ap_memory |         p_x_M_imag        |     array    |
|p_x_M_imag_ce0       | out |    1|  ap_memory |         p_x_M_imag        |     array    |
|p_x_M_imag_q0        |  in |   32|  ap_memory |         p_x_M_imag        |     array    |
|tmp1                 |  in |    2|   ap_none  |            tmp1           |    scalar    |
|tmp_32               |  in |    4|   ap_none  |           tmp_32          |    scalar    |
|p_y_M_real_address0  | out |    2|  ap_memory |         p_y_M_real        |     array    |
|p_y_M_real_ce0       | out |    1|  ap_memory |         p_y_M_real        |     array    |
|p_y_M_real_q0        |  in |   32|  ap_memory |         p_y_M_real        |     array    |
|tmp3                 |  in |    2|   ap_none  |            tmp3           |    scalar    |
|p_y_M_imag_address0  | out |    2|  ap_memory |         p_y_M_imag        |     array    |
|p_y_M_imag_ce0       | out |    1|  ap_memory |         p_y_M_imag        |     array    |
|p_y_M_imag_q0        |  in |   32|  ap_memory |         p_y_M_imag        |     array    |
|tmp4                 |  in |    2|   ap_none  |            tmp4           |    scalar    |
+---------------------+-----+-----+------------+---------------------------+--------------+

