
./bin/main.elf:     file format elf32-littlearm


Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20020000 	andcs	r0, r2, r0
 8000004:	08000189 	stmdaeq	r0, {r0, r3, r7, r8}
 8000008:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800000c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000010:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000014:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000018:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
	...
 800002c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000030:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800003c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000040:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000044:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000048:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800004c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000050:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000054:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000058:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800005c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000060:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000064:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000068:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800006c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000070:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000074:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000078:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800007c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000080:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000084:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000088:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800008c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000090:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000094:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000098:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800009c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000a0:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000a4:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000a8:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000ac:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000b0:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000b4:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000b8:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000bc:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000c0:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000c4:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000c8:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000cc:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000d0:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000d4:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000d8:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000dc:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000e0:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000e4:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000e8:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000ec:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000f0:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000f4:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000f8:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 80000fc:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000100:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000104:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000108:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800010c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000110:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000114:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000118:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800011c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000120:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000124:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000128:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800012c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000130:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
	...
 800013c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000140:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000144:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000148:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800014c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000150:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000154:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000158:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800015c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000160:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000164:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000168:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 800016c:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000170:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000174:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
	...
 8000180:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}
 8000184:	080001d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8}

Disassembly of section .text:

08000188 <Reset_Handler>:
 8000188:	f8df d030 	ldr.w	sp, [pc, #48]	; 80001bc <LoopFillZerobss+0x10>
 800018c:	2100      	movs	r1, #0
 800018e:	e003      	b.n	8000198 <LoopCopyDataInit>

08000190 <CopyDataInit>:
 8000190:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <LoopFillZerobss+0x14>)
 8000192:	585b      	ldr	r3, [r3, r1]
 8000194:	5043      	str	r3, [r0, r1]
 8000196:	3104      	adds	r1, #4

08000198 <LoopCopyDataInit>:
 8000198:	480a      	ldr	r0, [pc, #40]	; (80001c4 <LoopFillZerobss+0x18>)
 800019a:	4b0b      	ldr	r3, [pc, #44]	; (80001c8 <LoopFillZerobss+0x1c>)
 800019c:	1842      	adds	r2, r0, r1
 800019e:	429a      	cmp	r2, r3
 80001a0:	d3f6      	bcc.n	8000190 <CopyDataInit>
 80001a2:	4a0a      	ldr	r2, [pc, #40]	; (80001cc <LoopFillZerobss+0x20>)
 80001a4:	e002      	b.n	80001ac <LoopFillZerobss>

080001a6 <FillZerobss>:
 80001a6:	2300      	movs	r3, #0
 80001a8:	f842 3b04 	str.w	r3, [r2], #4

080001ac <LoopFillZerobss>:
 80001ac:	4b08      	ldr	r3, [pc, #32]	; (80001d0 <LoopFillZerobss+0x24>)
 80001ae:	429a      	cmp	r2, r3
 80001b0:	d3f9      	bcc.n	80001a6 <FillZerobss>
 80001b2:	f000 f89f 	bl	80002f4 <SystemInit>
 80001b6:	f000 f8a7 	bl	8000308 <main>
 80001ba:	4770      	bx	lr
 80001bc:	20020000 	andcs	r0, r2, r0
 80001c0:	08000594 	stmdaeq	r0, {r2, r4, r7, r8, sl}
 80001c4:	20000000 	andcs	r0, r0, r0
 80001c8:	20000000 	andcs	r0, r0, r0
 80001cc:	20000000 	andcs	r0, r0, r0
 80001d0:	20000000 	andcs	r0, r0, r0

080001d4 <ADC_IRQHandler>:
 80001d4:	e7fe      	b.n	80001d4 <ADC_IRQHandler>
	...

080001d8 <SPI3_Init>:
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
 80001dc:	4a2c      	ldr	r2, [pc, #176]	; (8000290 <SPI3_Init+0xb8>)
 80001de:	4b2c      	ldr	r3, [pc, #176]	; (8000290 <SPI3_Init+0xb8>)
 80001e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80001e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80001e6:	6413      	str	r3, [r2, #64]	; 0x40
 80001e8:	4a29      	ldr	r2, [pc, #164]	; (8000290 <SPI3_Init+0xb8>)
 80001ea:	4b29      	ldr	r3, [pc, #164]	; (8000290 <SPI3_Init+0xb8>)
 80001ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001ee:	f043 0304 	orr.w	r3, r3, #4
 80001f2:	6313      	str	r3, [r2, #48]	; 0x30
 80001f4:	4a27      	ldr	r2, [pc, #156]	; (8000294 <SPI3_Init+0xbc>)
 80001f6:	4b27      	ldr	r3, [pc, #156]	; (8000294 <SPI3_Init+0xbc>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80001fe:	6013      	str	r3, [r2, #0]
 8000200:	4a24      	ldr	r2, [pc, #144]	; (8000294 <SPI3_Init+0xbc>)
 8000202:	4b24      	ldr	r3, [pc, #144]	; (8000294 <SPI3_Init+0xbc>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800020a:	6013      	str	r3, [r2, #0]
 800020c:	4a21      	ldr	r2, [pc, #132]	; (8000294 <SPI3_Init+0xbc>)
 800020e:	4b21      	ldr	r3, [pc, #132]	; (8000294 <SPI3_Init+0xbc>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000216:	6013      	str	r3, [r2, #0]
 8000218:	4a1e      	ldr	r2, [pc, #120]	; (8000294 <SPI3_Init+0xbc>)
 800021a:	4b1e      	ldr	r3, [pc, #120]	; (8000294 <SPI3_Init+0xbc>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f043 0304 	orr.w	r3, r3, #4
 8000222:	6013      	str	r3, [r2, #0]
 8000224:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <SPI3_Init+0xbc>)
 8000226:	4b1b      	ldr	r3, [pc, #108]	; (8000294 <SPI3_Init+0xbc>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f043 0310 	orr.w	r3, r3, #16
 800022e:	6013      	str	r3, [r2, #0]
 8000230:	4a18      	ldr	r2, [pc, #96]	; (8000294 <SPI3_Init+0xbc>)
 8000232:	4b18      	ldr	r3, [pc, #96]	; (8000294 <SPI3_Init+0xbc>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800023a:	6013      	str	r3, [r2, #0]
 800023c:	4a16      	ldr	r2, [pc, #88]	; (8000298 <SPI3_Init+0xc0>)
 800023e:	4b16      	ldr	r3, [pc, #88]	; (8000298 <SPI3_Init+0xc0>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000246:	6013      	str	r3, [r2, #0]
 8000248:	4a13      	ldr	r2, [pc, #76]	; (8000298 <SPI3_Init+0xc0>)
 800024a:	4b13      	ldr	r3, [pc, #76]	; (8000298 <SPI3_Init+0xc0>)
 800024c:	689b      	ldr	r3, [r3, #8]
 800024e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000252:	6093      	str	r3, [r2, #8]
 8000254:	4a10      	ldr	r2, [pc, #64]	; (8000298 <SPI3_Init+0xc0>)
 8000256:	4b10      	ldr	r3, [pc, #64]	; (8000298 <SPI3_Init+0xc0>)
 8000258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800025a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800025e:	6253      	str	r3, [r2, #36]	; 0x24
 8000260:	4a0d      	ldr	r2, [pc, #52]	; (8000298 <SPI3_Init+0xc0>)
 8000262:	4b0d      	ldr	r3, [pc, #52]	; (8000298 <SPI3_Init+0xc0>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800026a:	6013      	str	r3, [r2, #0]
 800026c:	4a0a      	ldr	r2, [pc, #40]	; (8000298 <SPI3_Init+0xc0>)
 800026e:	4b0a      	ldr	r3, [pc, #40]	; (8000298 <SPI3_Init+0xc0>)
 8000270:	689b      	ldr	r3, [r3, #8]
 8000272:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8000276:	6093      	str	r3, [r2, #8]
 8000278:	4a07      	ldr	r2, [pc, #28]	; (8000298 <SPI3_Init+0xc0>)
 800027a:	4b07      	ldr	r3, [pc, #28]	; (8000298 <SPI3_Init+0xc0>)
 800027c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800027e:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 8000282:	6253      	str	r3, [r2, #36]	; 0x24
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	40023800 	andmi	r3, r2, r0, lsl #16
 8000294:	40003c00 	andmi	r3, r0, r0, lsl #24
 8000298:	40020800 	andmi	r0, r2, r0, lsl #16

0800029c <SPI3_Transmit>:
 800029c:	b480      	push	{r7}
 800029e:	b085      	sub	sp, #20
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	60f8      	str	r0, [r7, #12]
 80002a4:	460b      	mov	r3, r1
 80002a6:	607a      	str	r2, [r7, #4]
 80002a8:	817b      	strh	r3, [r7, #10]
 80002aa:	bf00      	nop
 80002ac:	4b10      	ldr	r3, [pc, #64]	; (80002f0 <SPI3_Transmit+0x54>)
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	f003 0302 	and.w	r3, r3, #2
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d0f9      	beq.n	80002ac <SPI3_Transmit+0x10>
 80002b8:	897b      	ldrh	r3, [r7, #10]
 80002ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80002be:	409a      	lsls	r2, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	619a      	str	r2, [r3, #24]
 80002c4:	4a0a      	ldr	r2, [pc, #40]	; (80002f0 <SPI3_Transmit+0x54>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	60d3      	str	r3, [r2, #12]
 80002ca:	bf00      	nop
 80002cc:	4b08      	ldr	r3, [pc, #32]	; (80002f0 <SPI3_Transmit+0x54>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d1f9      	bne.n	80002cc <SPI3_Transmit+0x30>
 80002d8:	897b      	ldrh	r3, [r7, #10]
 80002da:	2201      	movs	r2, #1
 80002dc:	409a      	lsls	r2, r3
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	619a      	str	r2, [r3, #24]
 80002e2:	bf00      	nop
 80002e4:	3714      	adds	r7, #20
 80002e6:	46bd      	mov	sp, r7
 80002e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	40003c00 	andmi	r3, r0, r0, lsl #24

080002f4 <SystemInit>:
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
 80002f8:	b672      	cpsid	i
 80002fa:	f000 f862 	bl	80003c2 <GPIO_Init>
 80002fe:	f7ff ff6b 	bl	80001d8 <SPI3_Init>
 8000302:	b662      	cpsie	i
 8000304:	bf00      	nop
 8000306:	bd80      	pop	{r7, pc}

08000308 <main>:
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af02      	add	r7, sp, #8
 800030e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000312:	f000 f815 	bl	8000340 <delay>
 8000316:	4a08      	ldr	r2, [pc, #32]	; (8000338 <main+0x30>)
 8000318:	4b07      	ldr	r3, [pc, #28]	; (8000338 <main+0x30>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	f083 0308 	eor.w	r3, r3, #8
 8000320:	6153      	str	r3, [r2, #20]
 8000322:	f640 23bc 	movw	r3, #2748	; 0xabc
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	2301      	movs	r3, #1
 800032a:	2200      	movs	r2, #0
 800032c:	2105      	movs	r1, #5
 800032e:	4803      	ldr	r0, [pc, #12]	; (800033c <main+0x34>)
 8000330:	f000 f817 	bl	8000362 <MCP4822_Write>
 8000334:	e7eb      	b.n	800030e <main+0x6>
 8000336:	bf00      	nop
 8000338:	40020800 	andmi	r0, r2, r0, lsl #16
 800033c:	40020400 	andmi	r0, r2, r0, lsl #8

08000340 <delay>:
 8000340:	b480      	push	{r7}
 8000342:	b083      	sub	sp, #12
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
 8000348:	e002      	b.n	8000350 <delay+0x10>
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	3b01      	subs	r3, #1
 800034e:	607b      	str	r3, [r7, #4]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d1f9      	bne.n	800034a <delay+0xa>
 8000356:	bf00      	nop
 8000358:	370c      	adds	r7, #12
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr

08000362 <MCP4822_Write>:
 8000362:	b580      	push	{r7, lr}
 8000364:	b084      	sub	sp, #16
 8000366:	af00      	add	r7, sp, #0
 8000368:	6078      	str	r0, [r7, #4]
 800036a:	4608      	mov	r0, r1
 800036c:	4611      	mov	r1, r2
 800036e:	461a      	mov	r2, r3
 8000370:	4603      	mov	r3, r0
 8000372:	807b      	strh	r3, [r7, #2]
 8000374:	460b      	mov	r3, r1
 8000376:	707b      	strb	r3, [r7, #1]
 8000378:	4613      	mov	r3, r2
 800037a:	703b      	strb	r3, [r7, #0]
 800037c:	69bb      	ldr	r3, [r7, #24]
 800037e:	b29b      	uxth	r3, r3
 8000380:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000384:	81fb      	strh	r3, [r7, #14]
 8000386:	787b      	ldrb	r3, [r7, #1]
 8000388:	03db      	lsls	r3, r3, #15
 800038a:	b21a      	sxth	r2, r3
 800038c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000390:	4313      	orrs	r3, r2
 8000392:	b21b      	sxth	r3, r3
 8000394:	81fb      	strh	r3, [r7, #14]
 8000396:	783b      	ldrb	r3, [r7, #0]
 8000398:	035b      	lsls	r3, r3, #13
 800039a:	b21a      	sxth	r2, r3
 800039c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	b21b      	sxth	r3, r3
 80003a4:	81fb      	strh	r3, [r7, #14]
 80003a6:	89fb      	ldrh	r3, [r7, #14]
 80003a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003ac:	81fb      	strh	r3, [r7, #14]
 80003ae:	89fa      	ldrh	r2, [r7, #14]
 80003b0:	887b      	ldrh	r3, [r7, #2]
 80003b2:	4619      	mov	r1, r3
 80003b4:	6878      	ldr	r0, [r7, #4]
 80003b6:	f7ff ff71 	bl	800029c <SPI3_Transmit>
 80003ba:	bf00      	nop
 80003bc:	3710      	adds	r7, #16
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}

080003c2 <GPIO_Init>:
 80003c2:	b580      	push	{r7, lr}
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	f000 f80f 	bl	80003e8 <enable_GPIO_clocks>
 80003ca:	f000 f81d 	bl	8000408 <set_gate_and_trigger_inputs_to_input_pullup>
 80003ce:	f000 f857 	bl	8000480 <set_encoder_switches_to_input_pullup>
 80003d2:	f000 f87b 	bl	80004cc <set_SPI_CV_pins_to_output>
 80003d6:	f000 f89b 	bl	8000510 <write_all_SPI_CS_pins_high>
 80003da:	f000 f8a7 	bl	800052c <set_seven_seg_digit_select_pins_to_output>
 80003de:	f000 f8c9 	bl	8000574 <set_status_LED_pin_to_output>
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
	...

080003e8 <enable_GPIO_clocks>:
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
 80003ec:	4a05      	ldr	r2, [pc, #20]	; (8000404 <enable_GPIO_clocks+0x1c>)
 80003ee:	4b05      	ldr	r3, [pc, #20]	; (8000404 <enable_GPIO_clocks+0x1c>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f2:	f043 0307 	orr.w	r3, r3, #7
 80003f6:	6313      	str	r3, [r2, #48]	; 0x30
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	40023800 	andmi	r3, r2, r0, lsl #16

08000408 <set_gate_and_trigger_inputs_to_input_pullup>:
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
 800040c:	4a1a      	ldr	r2, [pc, #104]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 800040e:	4b1a      	ldr	r3, [pc, #104]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 8000410:	68db      	ldr	r3, [r3, #12]
 8000412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000416:	60d3      	str	r3, [r2, #12]
 8000418:	4a17      	ldr	r2, [pc, #92]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 800041a:	4b17      	ldr	r3, [pc, #92]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 800041c:	68db      	ldr	r3, [r3, #12]
 800041e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000422:	60d3      	str	r3, [r2, #12]
 8000424:	4a14      	ldr	r2, [pc, #80]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 8000426:	4b14      	ldr	r3, [pc, #80]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 8000428:	68db      	ldr	r3, [r3, #12]
 800042a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800042e:	60d3      	str	r3, [r2, #12]
 8000430:	4a11      	ldr	r2, [pc, #68]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 8000432:	4b11      	ldr	r3, [pc, #68]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 8000434:	68db      	ldr	r3, [r3, #12]
 8000436:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800043a:	60d3      	str	r3, [r2, #12]
 800043c:	4a0e      	ldr	r2, [pc, #56]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 800043e:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <set_gate_and_trigger_inputs_to_input_pullup+0x70>)
 8000440:	68db      	ldr	r3, [r3, #12]
 8000442:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000446:	60d3      	str	r3, [r2, #12]
 8000448:	4a0c      	ldr	r2, [pc, #48]	; (800047c <set_gate_and_trigger_inputs_to_input_pullup+0x74>)
 800044a:	4b0c      	ldr	r3, [pc, #48]	; (800047c <set_gate_and_trigger_inputs_to_input_pullup+0x74>)
 800044c:	68db      	ldr	r3, [r3, #12]
 800044e:	f043 0301 	orr.w	r3, r3, #1
 8000452:	60d3      	str	r3, [r2, #12]
 8000454:	4a09      	ldr	r2, [pc, #36]	; (800047c <set_gate_and_trigger_inputs_to_input_pullup+0x74>)
 8000456:	4b09      	ldr	r3, [pc, #36]	; (800047c <set_gate_and_trigger_inputs_to_input_pullup+0x74>)
 8000458:	68db      	ldr	r3, [r3, #12]
 800045a:	f043 0304 	orr.w	r3, r3, #4
 800045e:	60d3      	str	r3, [r2, #12]
 8000460:	4a06      	ldr	r2, [pc, #24]	; (800047c <set_gate_and_trigger_inputs_to_input_pullup+0x74>)
 8000462:	4b06      	ldr	r3, [pc, #24]	; (800047c <set_gate_and_trigger_inputs_to_input_pullup+0x74>)
 8000464:	68db      	ldr	r3, [r3, #12]
 8000466:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800046a:	60d3      	str	r3, [r2, #12]
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	40020000 	andmi	r0, r2, r0
 800047c:	40020400 	andmi	r0, r2, r0, lsl #8

08000480 <set_encoder_switches_to_input_pullup>:
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
 8000484:	4a0e      	ldr	r2, [pc, #56]	; (80004c0 <set_encoder_switches_to_input_pullup+0x40>)
 8000486:	4b0e      	ldr	r3, [pc, #56]	; (80004c0 <set_encoder_switches_to_input_pullup+0x40>)
 8000488:	68db      	ldr	r3, [r3, #12]
 800048a:	f043 0310 	orr.w	r3, r3, #16
 800048e:	60d3      	str	r3, [r2, #12]
 8000490:	4a0c      	ldr	r2, [pc, #48]	; (80004c4 <set_encoder_switches_to_input_pullup+0x44>)
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <set_encoder_switches_to_input_pullup+0x44>)
 8000494:	68db      	ldr	r3, [r3, #12]
 8000496:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800049a:	60d3      	str	r3, [r2, #12]
 800049c:	4a0a      	ldr	r2, [pc, #40]	; (80004c8 <set_encoder_switches_to_input_pullup+0x48>)
 800049e:	4b0a      	ldr	r3, [pc, #40]	; (80004c8 <set_encoder_switches_to_input_pullup+0x48>)
 80004a0:	68db      	ldr	r3, [r3, #12]
 80004a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004a6:	60d3      	str	r3, [r2, #12]
 80004a8:	4a05      	ldr	r2, [pc, #20]	; (80004c0 <set_encoder_switches_to_input_pullup+0x40>)
 80004aa:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <set_encoder_switches_to_input_pullup+0x40>)
 80004ac:	68db      	ldr	r3, [r3, #12]
 80004ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80004b2:	60d3      	str	r3, [r2, #12]
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	40020000 	andmi	r0, r2, r0
 80004c4:	40020400 	andmi	r0, r2, r0, lsl #8
 80004c8:	40020800 	andmi	r0, r2, r0, lsl #16

080004cc <set_SPI_CV_pins_to_output>:
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	4a0e      	ldr	r2, [pc, #56]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004da:	6013      	str	r3, [r2, #0]
 80004dc:	4a0b      	ldr	r2, [pc, #44]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e6:	6013      	str	r3, [r2, #0]
 80004e8:	4a08      	ldr	r2, [pc, #32]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004f2:	6013      	str	r3, [r2, #0]
 80004f4:	4a05      	ldr	r2, [pc, #20]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004f6:	4b05      	ldr	r3, [pc, #20]	; (800050c <set_SPI_CV_pins_to_output+0x40>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80004fe:	6013      	str	r3, [r2, #0]
 8000500:	bf00      	nop
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	40020400 	andmi	r0, r2, r0, lsl #8

08000510 <write_all_SPI_CS_pins_high>:
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <write_all_SPI_CS_pins_high+0x18>)
 8000516:	f242 2230 	movw	r2, #8752	; 0x2230
 800051a:	619a      	str	r2, [r3, #24]
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	40020400 	andmi	r0, r2, r0, lsl #8

0800052c <set_seven_seg_digit_select_pins_to_output>:
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
 8000530:	4a0e      	ldr	r2, [pc, #56]	; (800056c <set_seven_seg_digit_select_pins_to_output+0x40>)
 8000532:	4b0e      	ldr	r3, [pc, #56]	; (800056c <set_seven_seg_digit_select_pins_to_output+0x40>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800053a:	6013      	str	r3, [r2, #0]
 800053c:	4a0c      	ldr	r2, [pc, #48]	; (8000570 <set_seven_seg_digit_select_pins_to_output+0x44>)
 800053e:	4b0c      	ldr	r3, [pc, #48]	; (8000570 <set_seven_seg_digit_select_pins_to_output+0x44>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000546:	6013      	str	r3, [r2, #0]
 8000548:	4a09      	ldr	r2, [pc, #36]	; (8000570 <set_seven_seg_digit_select_pins_to_output+0x44>)
 800054a:	4b09      	ldr	r3, [pc, #36]	; (8000570 <set_seven_seg_digit_select_pins_to_output+0x44>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000552:	6013      	str	r3, [r2, #0]
 8000554:	4a06      	ldr	r2, [pc, #24]	; (8000570 <set_seven_seg_digit_select_pins_to_output+0x44>)
 8000556:	4b06      	ldr	r3, [pc, #24]	; (8000570 <set_seven_seg_digit_select_pins_to_output+0x44>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800055e:	6013      	str	r3, [r2, #0]
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	40020800 	andmi	r0, r2, r0, lsl #16
 8000570:	40020000 	andmi	r0, r2, r0

08000574 <set_status_LED_pin_to_output>:
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
 8000578:	4a05      	ldr	r2, [pc, #20]	; (8000590 <set_status_LED_pin_to_output+0x1c>)
 800057a:	4b05      	ldr	r3, [pc, #20]	; (8000590 <set_status_LED_pin_to_output+0x1c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	bf00      	nop
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	40020800 	andmi	r0, r2, r0, lsl #16

Disassembly of section ._user_heap_stack:

20000000 <._user_heap_stack>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	12060a02 	andne	r0, r6, #8192	; 0x2000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1b011a01 	blne	46838 <_Min_Stack_Size+0x46438>
  30:	22011c01 	andcs	r1, r1, #256	; 0x100
  34:	Address 0x0000000000000034 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_Min_Stack_Size+0x10d0924>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	332e363a 			; <UNDEFINED> instruction: 0x332e363a
   c:	732b312e 			; <UNDEFINED> instruction: 0x732b312e
  10:	35326e76 	ldrcc	r6, [r2, #-3702]!	; 0xfffff18a
  14:	39333033 	ldmdbcc	r3!, {r0, r1, r4, r5, ip, sp}
  18:	7562312d 	strbvc	r3, [r2, #-301]!	; 0xfffffed3
  1c:	31646c69 	cmncc	r4, r9, ror #24
  20:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  24:	20312e33 	eorscs	r2, r1, r3, lsr lr
  28:	37313032 			; <UNDEFINED> instruction: 0x37313032
  2c:	30323630 	eorscc	r3, r2, r0, lsr r6
	...
