{
	"dram": {
		"arch" : 
		{
			"mac": 32,
			"pipe_len": 6, 
			"chip": 6,
			"bank": 16,
			"bankgroup": 4,
			"rowbuffer": 2 
		},
		"timing" :
		{
			"ccd": 2,
			"rrd": 6,
			"rcd": 12,
			"ras": 28,
			"rp": 12,
			"rc": 40,
			"cl": 12,
			"wl": 4,
			"cdlr": 5,
			"wr": 12,
			"ccdl": 3,
			"rtpl": 2
		}
	},
	"accl":
	{
		"input": 5,
		"output": 1,
		"hidden": [3, 4]	
	}
}
