// Seed: 3740023568
module module_0 (
    output supply0 id_0,
    input  uwire   id_1,
    input  uwire   id_2
);
  assign id_0 = 1 << 1;
  assign id_0 = 1;
  id_4(
      .id_0(id_2), .id_1(id_2), .id_2(1)
  );
  uwire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  wire id_37;
  assign id_28 = 1'b0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    output wand  id_3,
    input  tri1  id_4
    , id_6
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4
  );
  assign modCall_1.id_31 = 0;
  wire id_9;
  assign id_6 = 1;
endmodule
