#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 19 14:11:22 2020
# Process ID: 31183
# Current directory: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/vivado.log
# Journal file: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : </home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
Wrote  : </home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sun Apr 19 14:11:35 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sun Apr 19 14:11:36 2020] Launched synth_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 19 14:11:36 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.996 ; gain = 36.918 ; free physical = 1201 ; free virtual = 3434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-31675-Cu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-31675-Cu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.746 ; gain = 82.668 ; free physical = 1213 ; free virtual = 3446
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.746 ; gain = 82.668 ; free physical = 1214 ; free virtual = 3448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.746 ; gain = 82.668 ; free physical = 1214 ; free virtual = 3448
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/top.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/top.xdc]
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.777 ; gain = 0.000 ; free physical = 939 ; free virtual = 3172
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.777 ; gain = 0.000 ; free physical = 939 ; free virtual = 3172
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1766.777 ; gain = 0.000 ; free physical = 938 ; free virtual = 3172
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.777 ; gain = 377.699 ; free physical = 1018 ; free virtual = 3252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.777 ; gain = 377.699 ; free physical = 1018 ; free virtual = 3252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.777 ; gain = 377.699 ; free physical = 1020 ; free virtual = 3253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.777 ; gain = 377.699 ; free physical = 1019 ; free virtual = 3253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1766.777 ; gain = 377.699 ; free physical = 1008 ; free virtual = 3243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1778.762 ; gain = 389.684 ; free physical = 876 ; free virtual = 3112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1778.762 ; gain = 389.684 ; free physical = 876 ; free virtual = 3112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `bd_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0' done


INFO: [Synth 8-5816] Retiming module `bd_0_wrapper`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   621|
|2     |  bd_0_i |bd_0   |   621|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 876 ; free virtual = 3111
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1788.777 ; gain = 104.668 ; free physical = 933 ; free virtual = 3169
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.785 ; gain = 399.699 ; free physical = 933 ; free virtual = 3169
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.777 ; gain = 0.000 ; free physical = 870 ; free virtual = 3105
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1794.777 ; gain = 405.781 ; free physical = 916 ; free virtual = 3152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.777 ; gain = 0.000 ; free physical = 916 ; free virtual = 3152
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 14:15:40 2020...
[Sun Apr 19 14:15:40 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:01 ; elapsed = 00:04:05 . Memory (MB): peak = 1588.137 ; gain = 0.000 ; free physical = 1542 ; free virtual = 3775
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/top.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.121 ; gain = 0.000 ; free physical = 1264 ; free virtual = 3498
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.121 ; gain = 280.984 ; free physical = 1264 ; free virtual = 3498
Running report: report_utilization -file ./report/top_utilization_synth.rpt
Contents of report file './report/top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:15:48 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             |  9667 |     0 |     53200 | 18.17 |
|   LUT as Logic          |  9667 |     0 |     53200 | 18.17 |
|   LUT as Memory         |     0 |     0 |     17400 |  0.00 |
| Slice Registers         | 11247 |     0 |    106400 | 10.57 |
|   Register as Flip Flop | 11247 |     0 |    106400 | 10.57 |
|   Register as Latch     |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                |     0 |     0 |     26600 |  0.00 |
| F8 Muxes                |     0 |     0 |     13300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 11230 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       220 |  1.82 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11230 |        Flop & Latch |
| LUT3     |  4030 |                 LUT |
| LUT6     |  3300 |                 LUT |
| LUT5     |  1771 |                 LUT |
| LUT2     |  1425 |                 LUT |
| LUT4     |  1386 |                 LUT |
| CARRY4   |  1129 |          CarryLogic |
| LUT1     |    38 |                 LUT |
| FDSE     |    17 |        Flop & Latch |
| DSP48E1  |     4 |    Block Arithmetic |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2419.742 ; gain = 550.621 ; free physical = 828 ; free virtual = 3076
Contents of report file './report/top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:15:58 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/top_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 566 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 553 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.068       -4.352                     64                22701        0.252        0.000                      0                22701        2.000        0.000                       0                 11251  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.068       -4.352                     64                22701        0.252        0.000                      0                22701        2.000        0.000                       0                 11251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           64  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -4.352ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_1_V_1_reg_1746_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_1_reg_5777_reg[15]_bret__19/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 2.000ns (39.518%)  route 3.061ns (60.482%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11250, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_1_V_1_reg_1746_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_1_V_1_reg_1746_reg[2]/Q
                         net (fo=13, unplaced)        0.791     2.282    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.601 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[15]_bret__4_bret__0_i_15/O
                         net (fo=12, unplaced)        1.159     3.760    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_0_1_V_1_reg_1746_reg[2]_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.884 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[2]_i_2/O
                         net (fo=1, unplaced)         0.473     4.357    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[2]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.753 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.762    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.099 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777_reg[15]_bret__12_bret_i_1/O[1]
                         net (fo=3, unplaced)         0.629     5.728    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777_reg[15]_bret__12_bret_i_1_n_6
                         LUT6 (Prop_lut6_I0_O)        0.306     6.034 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[15]_bret__19_i_1/O
                         net (fo=1, unplaced)         0.000     6.034    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10_n_45
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_1_reg_5777_reg[15]_bret__19/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11250, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_1_reg_5777_reg[15]_bret__19/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_1_reg_5777_reg[15]_bret__19
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                 -0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/tmp_V_2_reg_165_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_0_V_1_reg_1757_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11250, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/tmp_V_2_reg_165_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/tmp_V_2_reg_165_reg[8]/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_7_7_V_1_reg_1152_reg[7]_0[8]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_0_V_1_reg_1757[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_0_V_1_reg_1757[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_0_V_1_reg_1757_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11250, unset)        0.432     0.432    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_0_V_1_reg_1757_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_0_V_1_reg_1757_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/top_mul_32s_9ns_32_5_1_U80/top_mul_32s_9ns_32_5_1_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         2.500       2.000                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         2.500       2.000                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.742 ; gain = 0.000 ; free physical = 828 ; free virtual = 3075
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2459.719 ; gain = 0.000 ; free physical = 801 ; free virtual = 3062
[Sun Apr 19 14:16:03 2020] Launched impl_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 19 14:16:03 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1386.973 ; gain = 0.000 ; free physical = 651 ; free virtual = 2904
INFO: [Netlist 29-17] Analyzing 1133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2145.684 ; gain = 0.000 ; free physical = 129 ; free virtual = 2146
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2145.684 ; gain = 758.711 ; free physical = 128 ; free virtual = 2146
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.457 ; gain = 75.031 ; free physical = 127 ; free virtual = 2119

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b11a0f01

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2242.457 ; gain = 0.000 ; free physical = 127 ; free virtual = 2119

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b11a0f01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 173 ; free virtual = 2109
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 52f4421e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 173 ; free virtual = 2109
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 259ce03c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2105
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 259ce03c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2105
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: db1b6021

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: db1b6021

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106
Ending Logic Optimization Task | Checksum: db1b6021

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: db1b6021

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: db1b6021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106
Ending Netlist Obfuscation Task | Checksum: db1b6021

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2275.441 ; gain = 109.016 ; free physical = 170 ; free virtual = 2106
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 170 ; free virtual = 2106
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 129 ; free virtual = 2080
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2275.441 ; gain = 0.000 ; free physical = 165 ; free virtual = 2076
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.793 ; gain = 0.000 ; free physical = 149 ; free virtual = 2067
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e1c9ce8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2312.793 ; gain = 0.000 ; free physical = 149 ; free virtual = 2067
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.793 ; gain = 0.000 ; free physical = 149 ; free virtual = 2067

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3136077d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2338.805 ; gain = 26.012 ; free physical = 137 ; free virtual = 2055

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 120238504

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2413.965 ; gain = 101.172 ; free physical = 174 ; free virtual = 2029

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 120238504

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2413.965 ; gain = 101.172 ; free physical = 174 ; free virtual = 2029
Phase 1 Placer Initialization | Checksum: 120238504

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2413.965 ; gain = 101.172 ; free physical = 174 ; free virtual = 2029

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 125783c03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 157 ; free virtual = 2012

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_CS_fsm_reg[1]_fret_n_0. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2439.559 ; gain = 0.000 ; free physical = 130 ; free virtual = 1992
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.559 ; gain = 0.000 ; free physical = 130 ; free virtual = 1992

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            5  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            5  |              0  |                     1  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 155a294dc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 127 ; free virtual = 1990
Phase 2 Global Placement | Checksum: 148f619b4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 132 ; free virtual = 1995

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 148f619b4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 132 ; free virtual = 1996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 4c6c6b2c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 123 ; free virtual = 1987

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f1d4b28f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 123 ; free virtual = 1987

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d351140e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 123 ; free virtual = 1987

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c69e499a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 124 ; free virtual = 1987

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 104ad9766

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 140 ; free virtual = 1979

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 178e768c8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 141 ; free virtual = 1980

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b27a9baa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 141 ; free virtual = 1980

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e13acf02

Time (s): cpu = 00:01:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 136 ; free virtual = 1976
Phase 3 Detail Placement | Checksum: 1e13acf02

Time (s): cpu = 00:01:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2439.559 ; gain = 126.766 ; free physical = 136 ; free virtual = 1976

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17bcd59ce

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_1_reg_57770, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_7_V_1_reg_1856, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17bcd59ce

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 144 ; free virtual = 1984
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.294. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 135646393

Time (s): cpu = 00:02:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 134 ; free virtual = 1977
Phase 4.1 Post Commit Optimization | Checksum: 135646393

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 134 ; free virtual = 1977

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 135646393

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 134 ; free virtual = 1977

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 135646393

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 134 ; free virtual = 1977

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2442.141 ; gain = 0.000 ; free physical = 134 ; free virtual = 1977
Phase 4.4 Final Placement Cleanup | Checksum: 1a90fe79a

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 134 ; free virtual = 1977
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a90fe79a

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 136 ; free virtual = 1979
Ending Placer Task | Checksum: 173b9f90e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 160 ; free virtual = 2003
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:40 . Memory (MB): peak = 2442.141 ; gain = 129.348 ; free physical = 160 ; free virtual = 2003
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.141 ; gain = 0.000 ; free physical = 160 ; free virtual = 2003
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.141 ; gain = 0.000 ; free physical = 147 ; free virtual = 1997
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2442.141 ; gain = 0.000 ; free physical = 126 ; free virtual = 1997
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2442.141 ; gain = 0.000 ; free physical = 139 ; free virtual = 1988
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2442.141 ; gain = 0.000 ; free physical = 149 ; free virtual = 1999
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2453.141 ; gain = 0.000 ; free physical = 129 ; free virtual = 1979

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-69.176 |
Phase 1 Physical Synthesis Initialization | Checksum: 24d6b488f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2459.359 ; gain = 6.219 ; free physical = 118 ; free virtual = 1969
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-69.176 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_CS_fsm_reg[1]_fret_rep__2_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_CS_fsm_reg[1]_fret_rep__3_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_CS_fsm_reg[1]_fret_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/DelHead_512_200u_U0/shiftReg_ce was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_CS_fsm_reg[1]_fret_rep__1_n_0. Replicated 6 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_NS_fsm15_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_data_V_reg_1340 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_CS_fsm_reg[1]_fret_rep__0_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/AddLast_512_200u_U0/i_i_reg_85. Replicated 1 times.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_CS_fsm_reg[1]_fret_rep__3_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 37 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 7 nets or cells. Created 37 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-65.726 |
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2460.977 ; gain = 0.000 ; free physical = 133 ; free virtual = 1961
Phase 2 Fanout Optimization | Checksum: 19aa9a682

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2460.977 ; gain = 7.836 ; free physical = 133 ; free virtual = 1961

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U25/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_0_2_V_1_reg_2439_reg[2]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U25/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_reg_5852[15]_bret__4_bret_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_0_1_V_1_reg_2450[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_0_1_V_1_reg_2450_reg[2]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U25/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_reg_5852[15]_bret__12_bret_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U25/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_reg_5852[15]_bret__12_bret_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U25/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_0_2_V_1_reg_2439_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U25/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_reg_5852[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_reg_5852_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_reg_5852_reg[15]_bret__19
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_0_V_1_reg_2021[4].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_0_V_1_reg_2021_reg[4]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U14/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_5_reg_5797[15]_bret__12_bret__0_i_3_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U14/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_5_reg_5797[15]_bret__12_bret__0_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U14/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_0_V_1_reg_2021_reg[4].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U14/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_5_reg_5797[15]_bret__4_bret__0_i_12
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U14/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_0_V_1_reg_2021_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U14/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_5_reg_5797[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_5_reg_5797_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_5_reg_5797_reg[15]_bret__19
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_7_4_V_1_reg_1801_reg[1].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_7_reg_5967[15]_bret__4_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_4_V_1_reg_1801[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_4_V_1_reg_1801_reg[1]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_7_reg_5967[2]_i_3_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_7_reg_5967[2]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_7_4_V_1_reg_1801_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_7_reg_5967[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_4_7_reg_5967_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_4_7_reg_5967_reg[15]_bret__19
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_phi_mux_W_7_6_V_1_phi_fu_1783_p4[7].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_7_reg_6087[15]_bret__4_bret__1_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U41/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_4_0_V_1_reg_1405_reg[1]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U41/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_reg_5932[15]_bret__4_bret__0_i_16
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_2_5_V_1_reg_1526_reg[2]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_5_reg_5877[15]_bret__4_bret__0_i_15
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_2_5_V_1_reg_1526[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_2_5_V_1_reg_1526_reg[2]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U41/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_reg_5932[15]_bret__12_bret_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U41/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_reg_5932[15]_bret__12_bret_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_4_7_V_1_reg_1416[1].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_4_7_V_1_reg_1416_reg[1]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_7_V_1_reg_1856_reg_n_0_[7].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_7_V_1_reg_1856_reg[7]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_7_reg_6087[15]_bret__4_bret__1_i_4_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_7_reg_6087[15]_bret__4_bret__1_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_2_V_1_reg_1999_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_5_reg_5877[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_5_reg_5877[2]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_5_reg_5877[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U41/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_0_4_V_1_reg_2417_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U41/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_reg_5932[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_5_reg_5877_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_5_reg_5877_reg[15]_bret__19
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_4_reg_5932_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_4_reg_5932_reg[15]_bret__19
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_7_reg_6087_reg[15]_bret_bret__1_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_7_reg_6087_reg[15]_bret_bret__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U59/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_2_6_V_1_reg_2220_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U59/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_2_reg_6022[15]_bret__4_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U26/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_2_1_V_1_reg_1570_reg[1]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U26/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_1_reg_5857[15]_bret__4_bret__0_i_16
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_2_0_V_1_reg_1581[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_2_0_V_1_reg_1581_reg[1]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_2_5_V_1_reg_2230[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_2_5_V_1_reg_2230_reg[1]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U26/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/DI[0].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U26/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_1_reg_5857[15]_bret__4_bret__0_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_1_reg_5857[15]_bret__4_bret__0_i_9_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_1_reg_5857[15]_bret__4_bret__0_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U59/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_2_reg_6022[2]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U59/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_2_reg_6022[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U59/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_2_reg_6022_reg[15]_bret__12_bret_i_1_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U59/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_2_reg_6022[15]_bret__17_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_1_reg_5857_reg[15]_bret__3_bret__2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_1_reg_5857_reg[15]_bret__3_bret__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_6_2_reg_6022_reg[15]_bret__17_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_6_2_reg_6022_reg[15]_bret__17
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U53/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_4_5_V_1_reg_2054_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U53/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_4_reg_5992[15]_bret__4_bret_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_4_5_V_1_reg_2054[1].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_4_5_V_1_reg_2054_reg[1]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U53/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_4_reg_5992[2]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U53/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_4_reg_5992[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U53/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_4_reg_5992_reg[15]_bret__12_bret_i_1_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U53/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_4_reg_5992[15]_bret__17_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_4_reg_5992_reg[15]_bret__17_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_4_reg_5992_reg[15]_bret__17
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_6_2_V_1_reg_1911_reg[2]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__4_bret_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_6_1_V_1_reg_1922[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_6_1_V_1_reg_1922_reg[2]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_5_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_6_2_V_1_reg_1911_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_9_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_7_reg_6087_reg[15]_bret__6_bret_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_7_reg_6087_reg[15]_bret__6_bret
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_6_reg_5882_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_2_6_reg_5882_reg[15]_bret__19
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U66/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_1_7_V_1_reg_2384_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U66/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_1_reg_6057[15]_bret__4_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U70/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_7_V_1_reg_2032_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U70/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_5_reg_6077[15]_bret__4_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_1_6_V_1_reg_2308[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_1_6_V_1_reg_2308_reg[1]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_4_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_7_V_1_reg_2032[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_7_V_1_reg_2032_reg[1]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_8_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U31/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_6_reg_5882[15]_bret__12_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U66/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_1_reg_6057[2]_i_2_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U66/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_1_reg_6057[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U66/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_1_reg_6057_reg[15]_bret__12_bret_i_1_1.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U66/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_1_reg_6057[15]_bret__18_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U70/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_7_V_1_reg_2032_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U70/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_5_reg_6077[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U70/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_5_reg_6077[2]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U70/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_5_reg_6077[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_1_reg_6057_reg[15]_bret__18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_1_reg_6057_reg[15]_bret__18
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_5_reg_6077_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_7_5_reg_6077_reg[15]_bret__19
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_7_0_V_1_reg_1845_reg[2]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_7_reg_5807[15]_bret__4_bret_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_0_V_1_reg_1845[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_0_V_1_reg_1845_reg[2]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_7_reg_5807[2]_i_3_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_7_reg_5807[2]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_7_reg_5807[2]_i_6_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_7_reg_5807[2]_i_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_7_reg_5807_reg[15]_bret__12_bret_i_1_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_7_reg_5807[15]_bret__17_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_7_reg_5807_reg[15]_bret__17_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_7_reg_5807_reg[15]_bret__17
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U36/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_3_3_V_1_reg_2164_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U36/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_3_reg_5907[15]_bret__4_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_3_2_V_1_reg_2175[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_3_2_V_1_reg_2175_reg[1]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U36/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_3_reg_5907[2]_i_2_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U36/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_3_reg_5907[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U36/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_3_reg_5907_reg[15]_bret__12_bret_i_1_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U36/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_3_reg_5907[15]_bret__17_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_3_3_reg_5907_reg[15]_bret__17_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_3_3_reg_5907_reg[15]_bret__17
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_1_5_V_1_reg_2318_reg[2]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_1_reg_5977[15]_bret__4_bret_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_1_5_V_1_reg_2318[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_1_5_V_1_reg_2318_reg[2]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_1_reg_5977[15]_bret__12_bret_i_4_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_1_reg_5977[15]_bret__12_bret_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_1_5_V_1_reg_2318_reg[6].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_1_reg_5977[15]_bret__19_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_1_reg_5977_reg[15]_bret__19_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_1_reg_5977_reg[15]_bret__19
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_6_7_V_1_reg_1240_reg[2]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_7_reg_6047[15]_bret__4_bret__0_i_15
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_phi_mux_W_2_4_V_1_phi_fu_2244_p4[7].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_2_reg_5982[15]_bret__4_bret__1_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_5_V_1_reg_1966_reg[1].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_5_reg_5997[15]_bret__4_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_6_7_V_1_reg_1240[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_6_7_V_1_reg_1240_reg[2]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_4_V_1_reg_1977[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_4_V_1_reg_1977_reg[1]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_5_reg_5997[2]_i_3_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_5_reg_5997[2]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_2_5_V_1_reg_2230[7].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_2_5_V_1_reg_2230_reg[7]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_2_reg_5982[15]_bret__5_bret__1_i_4_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_2_reg_5982[15]_bret__5_bret__1_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_5_reg_5997[2]_i_6_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_5_reg_5997[2]_i_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_5_reg_5997_reg[15]_bret__12_bret_i_1_1.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_5_reg_5997[15]_bret__18_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_7_reg_6047[2]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_7_reg_6047[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_7_reg_6047_reg[15]_bret__12_bret_i_1_1.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_7_reg_6047[15]_bret__18_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_2_reg_5982_reg[15]_bret_bret__1_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_2_reg_5982_reg[15]_bret_bret__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_5_reg_5997_reg[15]_bret__18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_5_reg_5997_reg[15]_bret__18
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_6_7_reg_6047_reg[15]_bret__18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_6_7_reg_6047_reg[15]_bret__18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U63/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_6_6_V_1_reg_1868_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U63/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_6_reg_6042[15]_bret__4_bret_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_7_4_V_1_reg_1801_reg[2]_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_7_reg_5967[15]_bret__4_bret_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_4_V_1_reg_1801[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_4_V_1_reg_1801_reg[2]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_6_5_V_1_reg_1878[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_6_5_V_1_reg_1878_reg[1]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_7_reg_5967[15]_bret__12_bret_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U48/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_7_reg_5967[15]_bret__12_bret_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U63/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_6_reg_6042[2]_i_3_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U63/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_6_reg_6042[2]_i_3
INFO: [Physopt 32-661] Optimized 41 nets.  Re-placed 41 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 41 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 41 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.276 | TNS=-57.625 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.977 ; gain = 0.000 ; free physical = 133 ; free virtual = 1960
Phase 3 Placement Based Optimization | Checksum: 1503dcfb1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2460.977 ; gain = 7.836 ; free physical = 133 ; free virtual = 1960

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_reg_160[6]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_reg_160[6]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 131 ; free virtual = 1959
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 131 ; free virtual = 1959
Phase 4 Rewire | Checksum: 1bd3554b1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 131 ; free virtual = 1959

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U27/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_2_2_V_1_reg_1559_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U72/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_7_7_V_1_reg_1856_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U28/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_3_2_V_1_reg_2175_reg[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_3_2_V_1_reg_2175[4] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U28/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_3_reg_5867[15]_bret__12_bret__0_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U72/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_7_reg_6087[2]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_7_6_V_1_reg_1780[2] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_2_2_V_1_reg_1559[2] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U9/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_0_0_V_1_reg_2461_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_0_7_V_1_reg_2472[1]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U9/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_reg_5772[2]_i_3_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U47/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_6_4_V_1_reg_1889_reg[5]_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U60/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_3_6_V_1_reg_2132_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_3_6_V_1_reg_2132[2] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_6_4_V_1_reg_1889[5] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U47/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/DI[0] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U35/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_3_2_V_1_reg_1471_reg[2]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U62/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_6_V_1_reg_1956_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U27/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_2_2_V_1_reg_1559_reg[1]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U67/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_2_7_V_1_reg_2296_reg[1]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_6_V_1_reg_1956[2] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_3_2_V_1_reg_1471[2]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U27/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/DI[0] was not replicated.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U35/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_2_reg_5902[15]_bret__12_bret_i_4_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U35/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_2_reg_5902[15]_bret__12_bret_i_4 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U67/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_2_reg_6062[2]_i_3_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U67/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_2_reg_6062[2]_i_3 was replaced.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_2_2_V_1_reg_1559[1] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_2_7_V_1_reg_2296[1] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U20/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_1_3_V_1_reg_1636_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U22/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_1_V_1_reg_2010_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_5_1_V_1_reg_2010[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_1_3_V_1_reg_1636[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U69/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_4_7_V_1_reg_2120_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_6_5_V_1_reg_1174[2]. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U62/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_6_5_V_1_reg_1174_reg[2]_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_4_7_V_1_reg_2120[1] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U69/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_4_reg_6072[2]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U19/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_1_2_V_1_reg_1647_reg[2]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U39/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_3_6_V_1_reg_1428_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_3_6_V_1_reg_1428[1] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_1_1_V_1_reg_1658[2]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U39/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_6_reg_5922[15]_bret__12_bret_i_5_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_0_1_V_1_reg_1746_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_1_V_1_reg_1746[1] was not replicated.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[15]_bret__12_bret_i_5_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[15]_bret__12_bret_i_5 was replaced.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_0_5_V_1_reg_2406_reg[4] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_3_1_V_1_reg_1482[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_0_4_V_1_reg_2417[4]. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972[15]_bret__12_bret__0_i_3_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U54/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_5_5_V_1_reg_1262_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_5_4_V_1_reg_1273[2] was not replicated.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U47/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_6_reg_5962[15]_bret__12_bret__0_i_3_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U47/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_6_reg_5962[15]_bret__12_bret__0_i_3 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U37/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_3_4_V_1_reg_1449_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_1_5_V_1_reg_2318_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U25/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_2_0_V_1_reg_1581_reg[2]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U37/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_4_3_V_1_reg_2076_reg[2]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U70/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_5_7_V_1_reg_2032_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_4_2_V_1_reg_2087[2] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_2_7_V_1_reg_1592[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_1_5_V_1_reg_2318[1]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U50/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_1_reg_5977[2]_i_3_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U47/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_6_4_V_1_reg_1889_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_1_0_V_1_reg_2373_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_6_4_V_1_reg_1889[1]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[15]_bret__12_bret__0_i_3_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_0_1_reg_5777[15]_bret__12_bret__0_i_3 was replaced.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U47/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_4_6_reg_5962[2]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_1_0_V_1_reg_2373[4] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U56/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_7_fu_4441_p0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U69/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_7_4_V_1_reg_1097_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_7_4_V_1_reg_1097[1] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_5_6_V_1_reg_1252[0] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U56/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_7_reg_6007[2]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U69/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_7_4_reg_6072[15]_bret__12_bret_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_2_5_V_1_reg_1526_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U55/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_6_5_V_1_reg_1878_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U43/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_4_2_V_1_reg_1383_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_2_2_V_1_reg_2263[2]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U35/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_2_reg_5902[15]_bret__12_bret_i_5_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U35/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_3_2_reg_5902[15]_bret__12_bret_i_5 was replaced.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U43/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/DI[0] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U67/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_7_2_V_1_reg_1119_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_0_0_V_1_reg_1757[1] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U21/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_1_4_V_1_reg_1625_reg[2]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_6_7_V_1_reg_1240_reg[1]_0. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_6_7_V_1_reg_1240[1] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U64/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_6_7_reg_6047[15]_bret__12_bret_i_5_n_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U55/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_6_fu_4427_p0[0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_3_3_V_1_reg_1460[1] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U55/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_6_reg_6002[15]_bret__12_bret__0_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/A_6_6_V_1_reg_1164[1] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U30/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_2_5_reg_5877[15]_bret__12_bret_i_5_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U16/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_7_0_V_1_reg_1845_reg[1]. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U10/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_1_0_V_1_reg_2373_reg[2]_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U62/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/A_6_5_V_1_reg_1174_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 52 nets. Created 58 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 52 nets or cells. Created 58 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.243 | TNS=-42.936 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 130 ; free virtual = 1958
Phase 5 Critical Cell Optimization | Checksum: 28844595c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 130 ; free virtual = 1958

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 28844595c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 130 ; free virtual = 1958

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 28844595c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 130 ; free virtual = 1958

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 28844595c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 130 ; free virtual = 1958

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 28844595c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 130 ; free virtual = 1958

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 62 nets.  Swapped 1335 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 62 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1335 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-32.645 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 130 ; free virtual = 1958
Phase 10 Critical Pin Optimization | Checksum: 28844595c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 130 ; free virtual = 1958

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_0_1_reg_57770 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 139 ; free virtual = 1950
Phase 11 Very High Fanout Optimization | Checksum: 2316601e8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 139 ; free virtual = 1949

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 2316601e8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 139 ; free virtual = 1949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 139 ; free virtual = 1950
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.211 | TNS=-32.645 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          3.450  |           37  |              0  |                     7  |           0  |           1  |  00:00:06  |
|  Placement Based    |          0.018  |          8.101  |            0  |              0  |                    41  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.033  |         14.689  |           58  |              0  |                    52  |           0  |           1  |  00:00:06  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.032  |         10.291  |            0  |              0  |                    62  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.083  |         36.532  |           95  |              0  |                   162  |           0  |          11  |  00:00:20  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 139 ; free virtual = 1950
Ending Physical Synthesis Task | Checksum: 1d0515ed4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 2468.980 ; gain = 15.840 ; free physical = 139 ; free virtual = 1950
INFO: [Common 17-83] Releasing license: Implementation
311 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2468.980 ; gain = 26.840 ; free physical = 150 ; free virtual = 1961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 150 ; free virtual = 1961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 142 ; free virtual = 1959
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2468.980 ; gain = 0.000 ; free physical = 121 ; free virtual = 1959
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 260f4648 ConstDB: 0 ShapeSum: ccf3a315 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_r_tdata[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[298]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[298]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[299]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[299]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[310]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[310]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[311]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[311]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[294]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[294]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[295]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[295]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[462]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[462]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[463]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[463]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 146ad2491

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2570.652 ; gain = 69.660 ; free physical = 129 ; free virtual = 1835
Post Restoration Checksum: NetGraph: ec820901 NumContArr: 5a2b1b90 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 146ad2491

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2570.652 ; gain = 69.660 ; free physical = 128 ; free virtual = 1835

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 146ad2491

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2593.648 ; gain = 92.656 ; free physical = 130 ; free virtual = 1804

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 146ad2491

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2593.648 ; gain = 92.656 ; free physical = 129 ; free virtual = 1803
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e0af7d94

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.703 ; gain = 104.711 ; free physical = 119 ; free virtual = 1794
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.163 | TNS=-6.708 | WHS=0.112  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ac1ffed4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2619.703 ; gain = 118.711 ; free physical = 148 ; free virtual = 1788

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21524d9c5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2648.703 ; gain = 147.711 ; free physical = 134 ; free virtual = 1774

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7047
 Number of Nodes with overlaps = 3525
 Number of Nodes with overlaps = 1912
 Number of Nodes with overlaps = 1081
 Number of Nodes with overlaps = 486
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.863 | TNS=-144.151| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1770fd0fd

Time (s): cpu = 00:03:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2648.703 ; gain = 147.711 ; free physical = 135 ; free virtual = 1777

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 722
 Number of Nodes with overlaps = 440
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.521 | TNS=-102.786| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 165df6b38

Time (s): cpu = 00:04:19 ; elapsed = 00:01:26 . Memory (MB): peak = 2648.703 ; gain = 147.711 ; free physical = 137 ; free virtual = 1780

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 491
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.419 | TNS=-62.945| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 148c9fed9

Time (s): cpu = 00:05:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2648.703 ; gain = 147.711 ; free physical = 137 ; free virtual = 1781

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 451
 Number of Nodes with overlaps = 319
Phase 4.4 Global Iteration 3 | Checksum: f3883378

Time (s): cpu = 00:05:41 ; elapsed = 00:01:55 . Memory (MB): peak = 2648.703 ; gain = 147.711 ; free physical = 145 ; free virtual = 1789
Phase 4 Rip-up And Reroute | Checksum: f3883378

Time (s): cpu = 00:05:41 ; elapsed = 00:01:55 . Memory (MB): peak = 2648.703 ; gain = 147.711 ; free physical = 145 ; free virtual = 1789

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f3883378

Time (s): cpu = 00:05:43 ; elapsed = 00:01:55 . Memory (MB): peak = 2648.703 ; gain = 147.711 ; free physical = 145 ; free virtual = 1789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.419 | TNS=-62.945| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 160ee8e67

Time (s): cpu = 00:05:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 149 ; free virtual = 1752

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 160ee8e67

Time (s): cpu = 00:05:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 149 ; free virtual = 1752
Phase 5 Delay and Skew Optimization | Checksum: 160ee8e67

Time (s): cpu = 00:05:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 149 ; free virtual = 1752

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f0d8bed

Time (s): cpu = 00:05:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 150 ; free virtual = 1752
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.419 | TNS=-61.023| WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f0d8bed

Time (s): cpu = 00:05:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 150 ; free virtual = 1752
Phase 6 Post Hold Fix | Checksum: 15f0d8bed

Time (s): cpu = 00:05:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 150 ; free virtual = 1752

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.61474 %
  Global Horizontal Routing Utilization  = 7.72845 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y58 -> INT_L_X38Y58
   INT_L_X38Y55 -> INT_L_X38Y55
   INT_R_X39Y54 -> INT_R_X39Y54
   INT_L_X40Y52 -> INT_L_X40Y52
   INT_R_X43Y52 -> INT_R_X43Y52
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y44 -> INT_L_X40Y44
   INT_R_X39Y40 -> INT_R_X39Y40
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X33Y48 -> INT_R_X33Y48
   INT_L_X42Y45 -> INT_L_X42Y45
   INT_L_X42Y42 -> INT_L_X42Y42
   INT_L_X38Y40 -> INT_L_X38Y40

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 187834266

Time (s): cpu = 00:05:52 ; elapsed = 00:01:57 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 149 ; free virtual = 1752

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 187834266

Time (s): cpu = 00:05:52 ; elapsed = 00:01:57 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 148 ; free virtual = 1751

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18b388220

Time (s): cpu = 00:05:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 148 ; free virtual = 1751

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.419 | TNS=-61.023| WHS=0.098  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18b388220

Time (s): cpu = 00:05:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 148 ; free virtual = 1751
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2685.703 ; gain = 184.711 ; free physical = 223 ; free virtual = 1826

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
331 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2685.703 ; gain = 216.723 ; free physical = 223 ; free virtual = 1826
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.703 ; gain = 0.000 ; free physical = 223 ; free virtual = 1826
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.703 ; gain = 0.000 ; free physical = 207 ; free virtual = 1817
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.703 ; gain = 0.000 ; free physical = 179 ; free virtual = 1815
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2685.703 ; gain = 0.000 ; free physical = 206 ; free virtual = 1817
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
343 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 14:21:17 2020...
[Sun Apr 19 14:21:23 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.97 ; elapsed = 00:05:20 . Memory (MB): peak = 2466.680 ; gain = 4.000 ; free physical = 1552 ; free virtual = 3122
INFO: [Netlist 29-17] Analyzing 1133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.562 ; gain = 23.672 ; free physical = 1329 ; free virtual = 2911
Restored from archive | CPU: 1.240000 secs | Memory: 21.190414 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2714.562 ; gain = 23.672 ; free physical = 1329 ; free virtual = 2911
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.562 ; gain = 0.000 ; free physical = 1331 ; free virtual = 2913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.562 ; gain = 247.883 ; free physical = 1331 ; free virtual = 2913
Running report: report_route_status -file ./report/top_status_routed.rpt
Contents of report file './report/top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       28961 :
       # of nets not needing routing.......... :       10485 :
           # of internally routed nets........ :        9372 :
           # of implicitly routed ports....... :        1113 :
       # of routable nets..................... :       18476 :
           # of fully routed nets............. :       18476 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:21:31 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.653ns (32.243%)  route 3.474ns (67.757%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.761     6.100    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][156]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.653ns (32.243%)  route 3.474ns (67.757%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.761     6.100    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][156]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][156]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][35]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.653ns (32.243%)  route 3.474ns (67.757%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.761     6.100    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][35]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][35]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.653ns (32.243%)  route 3.474ns (67.757%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.761     6.100    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][8]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][8]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.653ns (32.424%)  route 3.445ns (67.576%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.733     6.071    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][13]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][168]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.653ns (32.424%)  route 3.445ns (67.576%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.733     6.071    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][168]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][168]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][168]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][178]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.653ns (32.424%)  route 3.445ns (67.576%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.733     6.071    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][178]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][178]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][178]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][187]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.653ns (32.424%)  route 3.445ns (67.576%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.733     6.071    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][187]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X35Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][187]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][187]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_0_4_V_1_reg_2417_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_reg_5972_reg[15]_bret__18/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.096ns (39.156%)  route 3.257ns (60.844%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_clk
    SLICE_X53Y56         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_0_4_V_1_reg_2417_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/W_0_4_V_1_reg_2417_reg[2]/Q
                         net (fo=15, routed)          1.232     2.661    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972_reg[15]_bret_bret__1_0[2]
    SLICE_X56Y56         LUT3 (Prop_lut3_I1_O)        0.154     2.815 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972[15]_bret__4_bret_i_9/O
                         net (fo=11, routed)          0.617     3.433    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/W_0_5_V_1_reg_2406_reg[2]_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I4_O)        0.327     3.760 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972[2]_i_3/O
                         net (fo=2, routed)           0.656     4.416    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972[2]_i_3_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.540 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972[2]_i_6/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972[2]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.938 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.938    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972_reg[2]_i_1_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.272 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972_reg[15]_bret__12_bret_i_1/O[1]
                         net (fo=3, routed)           0.751     6.023    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972_reg[15]_bret__12_bret_i_1_n_6
    SLICE_X58Y62         LUT4 (Prop_lut4_I3_O)        0.303     6.326 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49/top_mul_8ns_8s_16_1_1_Mul_LUT_0_U/tem_V_0_5_reg_5972[15]_bret__18_i_1/O
                         net (fo=1, routed)           0.000     6.326    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/top_mul_8ns_8s_16_1_1_U49_n_54
    SLICE_X58Y62         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_reg_5972_reg[15]_bret__18/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/ap_clk
    SLICE_X58Y62         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_reg_5972_reg[15]_bret__18/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X58Y62         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Orbital_Gemm_fu_99/tem_V_0_5_reg_5972_reg[15]_bret__18
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0][178]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.653ns (32.424%)  route 3.445ns (67.576%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.733     6.071    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X34Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0][178]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X34Y28         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0][178]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X34Y28         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0][178]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 -0.351    





Running report: report_utilization -file ./report/top_utilization_routed.rpt
Contents of report file './report/top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:21:32 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              |  9798 |     0 |     53200 | 18.42 |
|   LUT as Logic          |  9798 |     0 |     53200 | 18.42 |
|   LUT as Memory         |     0 |     0 |     17400 |  0.00 |
| Slice Registers         | 11300 |     0 |    106400 | 10.62 |
|   Register as Flip Flop | 11300 |     0 |    106400 | 10.62 |
|   Register as Latch     |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                |     0 |     0 |     26600 |  0.00 |
| F8 Muxes                |     0 |     0 |     13300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 11283 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  3670 |     0 |     13300 | 27.59 |
|   SLICEL                                   |  2670 |     0 |           |       |
|   SLICEM                                   |  1000 |     0 |           |       |
| LUT as Logic                               |  9798 |     0 |     53200 | 18.42 |
|   using O5 output only                     |    29 |       |           |       |
|   using O6 output only                     |  7570 |       |           |       |
|   using O5 and O6                          |  2199 |       |           |       |
| LUT as Memory                              |     0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            | 11300 |     0 |    106400 | 10.62 |
|   Register driven from within the Slice    |  5902 |       |           |       |
|   Register driven from outside the Slice   |  5398 |       |           |       |
|     LUT in front of the register is unused |  3199 |       |           |       |
|     LUT in front of the register is used   |  2199 |       |           |       |
| Unique Control Sets                        |    44 |       |     13300 |  0.33 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       220 |  1.82 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11283 |        Flop & Latch |
| LUT3     |  4076 |                 LUT |
| LUT6     |  3300 |                 LUT |
| LUT5     |  1772 |                 LUT |
| LUT2     |  1425 |                 LUT |
| LUT4     |  1386 |                 LUT |
| CARRY4   |  1129 |          CarryLogic |
| LUT1     |    38 |                 LUT |
| FDSE     |    17 |        Flop & Latch |
| DSP48E1  |     4 |    Block Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:21:32 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 566 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 553 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.416      -60.523                    590                22770        0.099        0.000                      0                22770        2.000        0.000                       0                 11304  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.416      -60.523                    590                22770        0.099        0.000                      0                22770        2.000        0.000                       0                 11304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          590  Failing Endpoints,  Worst Slack       -0.416ns,  Total Violation      -60.523ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.653ns (32.243%)  route 3.474ns (67.757%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.973     0.973    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_clk
    SLICE_X61Y25         FDRE                                         r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120_reg[14]/Q
                         net (fo=1, routed)           1.050     2.479    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/tmp_i_reg_120[14]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm[6]_i_11_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.135 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     3.144    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.372 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.653     4.025    bd_0_i/hls_inst/inst/DelHead_512_200u_U0/ap_condition_pp0_exit_iter0_state6
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.313     4.338 r  bd_0_i/hls_inst/inst/DelHead_512_200u_U0/SRL_SIG[0][511]_i_1/O
                         net (fo=1029, routed)        1.761     6.100    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
    SLICE_X33Y27         FDRE                                         r  bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/tin_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[1][152]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 -0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.410     0.410    bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X79Y16         FDRE                                         r  bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][4]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0]_0[4]
    SLICE_X79Y16         FDRE                                         r  bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11303, unset)        0.432     0.432    bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X79Y16         FDRE                                         r  bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X79Y16         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/reps_c2_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X3Y7    bd_0_i/hls_inst/inst/AddLast_512_200u_U0/top_mul_32s_9ns_32_5_1_U80/top_mul_32s_9ns_32_5_1_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         2.500       2.000      SLICE_X78Y21  bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         2.500       2.000      SLICE_X78Y21  bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=-0.415637, worst hold slack (WHS)=0.099312, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.415637) is less than 0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 3670 9798 11300 4 0 0 0 0 0 0
HLS EXTRACTION: generated /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/report/verilog/top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             HLS_proj
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Sun Apr 19 14:21:32 CST 2020

#=== Post-Implementation Resource usage ===
SLICE:         3670
LUT:           9798
FF:           11300
DSP:              4
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    5.068
CP achieved post-implementation:    5.416
Timing not met

HLS EXTRACTION: generated /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj/solution1/impl/report/verilog/top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 14:21:32 2020...
