
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	4011f0 <ferror@plt+0x60>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <dcgettext@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <longjmp@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <printf@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <__errno_location@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <alarm@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	mov	x29, #0x0                   	// #0
  4011a4:	mov	x30, #0x0                   	// #0
  4011a8:	mov	x5, x0
  4011ac:	ldr	x1, [sp]
  4011b0:	add	x2, sp, #0x8
  4011b4:	mov	x6, sp
  4011b8:	movz	x0, #0x0, lsl #48
  4011bc:	movk	x0, #0x0, lsl #32
  4011c0:	movk	x0, #0x40, lsl #16
  4011c4:	movk	x0, #0x12ac
  4011c8:	movz	x3, #0x0, lsl #48
  4011cc:	movk	x3, #0x0, lsl #32
  4011d0:	movk	x3, #0x40, lsl #16
  4011d4:	movk	x3, #0x4c10
  4011d8:	movz	x4, #0x0, lsl #48
  4011dc:	movk	x4, #0x0, lsl #32
  4011e0:	movk	x4, #0x40, lsl #16
  4011e4:	movk	x4, #0x4c90
  4011e8:	bl	401070 <__libc_start_main@plt>
  4011ec:	bl	4010c0 <abort@plt>
  4011f0:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4011f4:	ldr	x0, [x0, #4064]
  4011f8:	cbz	x0, 401200 <ferror@plt+0x70>
  4011fc:	b	4010a0 <__gmon_start__@plt>
  401200:	ret
  401204:	nop
  401208:	adrp	x0, 416000 <ferror@plt+0x14e70>
  40120c:	add	x0, x0, #0x140
  401210:	adrp	x1, 416000 <ferror@plt+0x14e70>
  401214:	add	x1, x1, #0x140
  401218:	cmp	x1, x0
  40121c:	b.eq	401234 <ferror@plt+0xa4>  // b.none
  401220:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401224:	ldr	x1, [x1, #3272]
  401228:	cbz	x1, 401234 <ferror@plt+0xa4>
  40122c:	mov	x16, x1
  401230:	br	x16
  401234:	ret
  401238:	adrp	x0, 416000 <ferror@plt+0x14e70>
  40123c:	add	x0, x0, #0x140
  401240:	adrp	x1, 416000 <ferror@plt+0x14e70>
  401244:	add	x1, x1, #0x140
  401248:	sub	x1, x1, x0
  40124c:	lsr	x2, x1, #63
  401250:	add	x1, x2, x1, asr #3
  401254:	cmp	xzr, x1, asr #1
  401258:	asr	x1, x1, #1
  40125c:	b.eq	401274 <ferror@plt+0xe4>  // b.none
  401260:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401264:	ldr	x2, [x2, #3280]
  401268:	cbz	x2, 401274 <ferror@plt+0xe4>
  40126c:	mov	x16, x2
  401270:	br	x16
  401274:	ret
  401278:	stp	x29, x30, [sp, #-32]!
  40127c:	mov	x29, sp
  401280:	str	x19, [sp, #16]
  401284:	adrp	x19, 416000 <ferror@plt+0x14e70>
  401288:	ldrb	w0, [x19, #368]
  40128c:	cbnz	w0, 40129c <ferror@plt+0x10c>
  401290:	bl	401208 <ferror@plt+0x78>
  401294:	mov	w0, #0x1                   	// #1
  401298:	strb	w0, [x19, #368]
  40129c:	ldr	x19, [sp, #16]
  4012a0:	ldp	x29, x30, [sp], #32
  4012a4:	ret
  4012a8:	b	401238 <ferror@plt+0xa8>
  4012ac:	sub	sp, sp, #0xa0
  4012b0:	stp	x28, x27, [sp, #80]
  4012b4:	adrp	x27, 416000 <ferror@plt+0x14e70>
  4012b8:	ldr	x8, [x27, #360]
  4012bc:	stp	x20, x19, [sp, #144]
  4012c0:	mov	x19, x1
  4012c4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4012c8:	mov	w20, w0
  4012cc:	adrp	x9, 416000 <ferror@plt+0x14e70>
  4012d0:	add	x1, x1, #0xfac
  4012d4:	mov	w0, #0x6                   	// #6
  4012d8:	str	d8, [sp, #48]
  4012dc:	stp	x29, x30, [sp, #64]
  4012e0:	stp	x26, x25, [sp, #96]
  4012e4:	stp	x24, x23, [sp, #112]
  4012e8:	stp	x22, x21, [sp, #128]
  4012ec:	add	x29, sp, #0x30
  4012f0:	str	x8, [x9, #320]
  4012f4:	bl	401180 <setlocale@plt>
  4012f8:	adrp	x21, 404000 <ferror@plt+0x2e70>
  4012fc:	add	x21, x21, #0xdd1
  401300:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401304:	add	x1, x1, #0xddb
  401308:	mov	x0, x21
  40130c:	bl	401060 <bindtextdomain@plt>
  401310:	mov	x0, x21
  401314:	bl	4010d0 <textdomain@plt>
  401318:	adrp	x0, 401000 <__fpending@plt>
  40131c:	add	x0, x0, #0xfc4
  401320:	bl	404c98 <ferror@plt+0x3b08>
  401324:	adrp	x21, 404000 <ferror@plt+0x2e70>
  401328:	adrp	x22, 404000 <ferror@plt+0x2e70>
  40132c:	adrp	x28, 404000 <ferror@plt+0x2e70>
  401330:	adrp	x23, 404000 <ferror@plt+0x2e70>
  401334:	add	x21, x21, #0xded
  401338:	add	x22, x22, #0xd18
  40133c:	add	x28, x28, #0xcd8
  401340:	adrp	x26, 416000 <ferror@plt+0x14e70>
  401344:	add	x23, x23, #0xdf4
  401348:	adrp	x24, 416000 <ferror@plt+0x14e70>
  40134c:	mov	w0, w20
  401350:	mov	x1, x19
  401354:	mov	x2, x21
  401358:	mov	x3, x22
  40135c:	mov	x4, xzr
  401360:	bl	4010e0 <getopt_long@plt>
  401364:	sub	w8, w0, #0x56
  401368:	cmp	w8, #0x1d
  40136c:	b.hi	401448 <ferror@plt+0x2b8>  // b.pmore
  401370:	adr	x9, 401380 <ferror@plt+0x1f0>
  401374:	ldrh	w10, [x28, x8, lsl #1]
  401378:	add	x9, x9, x10, lsl #2
  40137c:	br	x9
  401380:	ldr	x25, [x26, #336]
  401384:	mov	w2, #0x5                   	// #5
  401388:	mov	x0, xzr
  40138c:	mov	x1, x23
  401390:	bl	401110 <dcgettext@plt>
  401394:	mov	x1, x0
  401398:	mov	x0, x25
  40139c:	bl	401bdc <ferror@plt+0xa4c>
  4013a0:	mov	x25, x0
  4013a4:	cmp	x0, #0x1
  4013a8:	b.lt	401418 <ferror@plt+0x288>  // b.tstop
  4013ac:	mov	x8, #0x100000000           	// #4294967296
  4013b0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013b4:	cmp	x25, x8
  4013b8:	add	x1, x1, #0xe45
  4013bc:	b.ge	401420 <ferror@plt+0x290>  // b.tcont
  4013c0:	b	40143c <ferror@plt+0x2ac>
  4013c4:	ldr	x25, [x26, #336]
  4013c8:	mov	w2, #0x5                   	// #5
  4013cc:	mov	x0, xzr
  4013d0:	mov	x1, x23
  4013d4:	bl	401110 <dcgettext@plt>
  4013d8:	mov	x1, x0
  4013dc:	mov	x0, x25
  4013e0:	bl	401c78 <ferror@plt+0xae8>
  4013e4:	fcmp	d0, #0.0
  4013e8:	str	d0, [x24, #376]
  4013ec:	b.pl	40134c <ferror@plt+0x1bc>  // b.nfrst
  4013f0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013f4:	mov	w2, #0x5                   	// #5
  4013f8:	mov	x0, xzr
  4013fc:	add	x1, x1, #0xe0d
  401400:	bl	401110 <dcgettext@plt>
  401404:	mov	x2, x0
  401408:	mov	w0, #0x1                   	// #1
  40140c:	mov	w1, wzr
  401410:	bl	400fb0 <error@plt>
  401414:	b	40134c <ferror@plt+0x1bc>
  401418:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40141c:	add	x1, x1, #0xe26
  401420:	mov	w2, #0x5                   	// #5
  401424:	mov	x0, xzr
  401428:	bl	401110 <dcgettext@plt>
  40142c:	mov	x2, x0
  401430:	mov	w0, #0x1                   	// #1
  401434:	mov	w1, wzr
  401438:	bl	400fb0 <error@plt>
  40143c:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401440:	str	w25, [x8, #304]
  401444:	b	40134c <ferror@plt+0x1bc>
  401448:	cmn	w0, #0x1
  40144c:	b.ne	4018a4 <ferror@plt+0x714>  // b.any
  401450:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401454:	ldrsw	x8, [x8, #344]
  401458:	cmp	w8, w20
  40145c:	adrp	x20, 416000 <ferror@plt+0x14e70>
  401460:	b.ge	4014a8 <ferror@plt+0x318>  // b.tcont
  401464:	ldr	x0, [x19, x8, lsl #3]
  401468:	mov	w1, #0x1                   	// #1
  40146c:	bl	401050 <open@plt>
  401470:	cmn	w0, #0x1
  401474:	str	w0, [x20, #308]
  401478:	b.ne	4014a8 <ferror@plt+0x318>  // b.any
  40147c:	bl	401140 <__errno_location@plt>
  401480:	ldr	w19, [x0]
  401484:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401488:	add	x1, x1, #0xe78
  40148c:	mov	w2, #0x5                   	// #5
  401490:	mov	x0, xzr
  401494:	bl	401110 <dcgettext@plt>
  401498:	mov	x2, x0
  40149c:	mov	w0, #0x1                   	// #1
  4014a0:	mov	w1, w19
  4014a4:	bl	400fb0 <error@plt>
  4014a8:	mov	w0, wzr
  4014ac:	bl	4019f4 <ferror@plt+0x864>
  4014b0:	ldr	d0, [x24, #376]
  4014b4:	adrp	x23, 416000 <ferror@plt+0x14e70>
  4014b8:	fcmp	d0, #0.0
  4014bc:	b.ne	4014d0 <ferror@plt+0x340>  // b.any
  4014c0:	ldr	s0, [x23, #312]
  4014c4:	sxtl	v0.2d, v0.2s
  4014c8:	scvtf	d0, d0
  4014cc:	str	d0, [x24, #376]
  4014d0:	adrp	x0, 416000 <ferror@plt+0x14e70>
  4014d4:	adrp	x26, 416000 <ferror@plt+0x14e70>
  4014d8:	add	x0, x0, #0x188
  4014dc:	str	d0, [x26, #384]
  4014e0:	bl	400fa0 <_setjmp@plt>
  4014e4:	adrp	x1, 401000 <__fpending@plt>
  4014e8:	add	x1, x1, #0xbb4
  4014ec:	mov	w0, #0xe                   	// #14
  4014f0:	bl	401020 <signal@plt>
  4014f4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4014f8:	ldr	w0, [x8, #304]
  4014fc:	bl	401150 <alarm@plt>
  401500:	add	x8, sp, #0x18
  401504:	mov	w27, #0x2a                  	// #42
  401508:	mov	x19, #0xffffffff00000000    	// #-4294967296
  40150c:	fmov	d8, #5.000000000000000000e-01
  401510:	mov	w20, #0x20                  	// #32
  401514:	mov	w25, #0x3d                  	// #61
  401518:	mov	w21, #0x2d                  	// #45
  40151c:	add	x9, x8, #0x8
  401520:	add	x8, x8, #0x10
  401524:	str	xzr, [x29, #8]
  401528:	stp	x8, x9, [sp, #8]
  40152c:	b	401534 <ferror@plt+0x3a4>
  401530:	bl	400fe0 <pause@plt>
  401534:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401538:	ldr	d0, [x26, #384]
  40153c:	ldr	d1, [x8, #376]
  401540:	fcmp	d0, d1
  401544:	b.pl	401550 <ferror@plt+0x3c0>  // b.nfrst
  401548:	fadd	d0, d0, d0
  40154c:	str	d0, [x26, #384]
  401550:	ldp	x2, x1, [sp, #8]
  401554:	add	x0, sp, #0x18
  401558:	bl	400fc0 <loadavg@plt>
  40155c:	ldrsw	x28, [x23, #312]
  401560:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401564:	ldr	x24, [x8, #704]
  401568:	adrp	x8, 416000 <ferror@plt+0x14e70>
  40156c:	ldr	x0, [x29, #8]
  401570:	ldrsw	x23, [x8, #316]
  401574:	ldr	d0, [x26, #384]
  401578:	sub	w9, w28, #0x1
  40157c:	sxtw	x22, w0
  401580:	sxtw	x8, w9
  401584:	sbfiz	x10, x9, #32, #32
  401588:	madd	x11, x23, x8, x22
  40158c:	add	x12, x8, #0x1
  401590:	ldr	d1, [sp, #24]
  401594:	mov	w13, wzr
  401598:	mov	w8, w9
  40159c:	mov	x16, x12
  4015a0:	fmul	d1, d1, d0
  4015a4:	fcvtzs	w15, d1
  4015a8:	mov	x17, x11
  4015ac:	mov	x14, x10
  4015b0:	add	w18, w15, w13
  4015b4:	cmp	w18, #0x1
  4015b8:	b.lt	4015e8 <ferror@plt+0x458>  // b.tstop
  4015bc:	sub	x16, x16, #0x1
  4015c0:	strb	w27, [x24, x17]
  4015c4:	add	x14, x14, x19
  4015c8:	sub	w13, w13, #0x1
  4015cc:	sub	x17, x17, x23
  4015d0:	cmp	x16, #0x0
  4015d4:	sub	w8, w8, #0x1
  4015d8:	b.gt	4015b0 <ferror@plt+0x420>
  4015dc:	fmul	d0, d0, d8
  4015e0:	str	d0, [x26, #384]
  4015e4:	b	401590 <ferror@plt+0x400>
  4015e8:	add	w9, w28, w13
  4015ec:	cmp	w9, #0x1
  4015f0:	b.mi	401670 <ferror@plt+0x4e0>  // b.first
  4015f4:	asr	x9, x14, #32
  4015f8:	cmp	x14, #0x0
  4015fc:	mov	w10, #0x1                   	// #1
  401600:	csinc	x10, x10, x9, lt  // lt = tstop
  401604:	cmp	x10, #0x1
  401608:	add	x11, x24, x22
  40160c:	b.ls	40164c <ferror@plt+0x4bc>  // b.plast
  401610:	sxtw	x14, w8
  401614:	and	x12, x10, #0xfffffffffffffffe
  401618:	mul	x13, x23, x14
  40161c:	sub	x14, x14, #0x1
  401620:	neg	x8, x23, lsl #1
  401624:	sub	x9, x9, x12
  401628:	mul	x14, x23, x14
  40162c:	mov	x15, x12
  401630:	strb	w20, [x11, x13]
  401634:	strb	w20, [x11, x14]
  401638:	subs	x15, x15, #0x2
  40163c:	add	x11, x11, x8
  401640:	b.ne	401630 <ferror@plt+0x4a0>  // b.any
  401644:	cmp	x10, x12
  401648:	b.eq	401670 <ferror@plt+0x4e0>  // b.none
  40164c:	madd	x10, x9, x23, x22
  401650:	neg	x8, x23
  401654:	add	x10, x24, x10
  401658:	add	x9, x9, #0x1
  40165c:	sub	x9, x9, #0x1
  401660:	strb	w20, [x10]
  401664:	cmp	x9, #0x0
  401668:	add	x10, x10, x8
  40166c:	b.gt	40165c <ferror@plt+0x4cc>
  401670:	scvtf	d1, w28
  401674:	fsub	d2, d1, d0
  401678:	fcvtzs	w9, d2
  40167c:	tbnz	w9, #31, 4016c8 <ferror@plt+0x538>
  401680:	cmp	w28, w9
  401684:	b.le	4016c8 <ferror@plt+0x538>
  401688:	add	x8, x24, x22
  40168c:	mov	w10, #0x2                   	// #2
  401690:	sxtw	x9, w9
  401694:	mul	x11, x23, x9
  401698:	ldrb	w9, [x8, x11]
  40169c:	scvtf	d2, w10
  4016a0:	fmul	d2, d0, d2
  4016a4:	fsub	d2, d1, d2
  4016a8:	cmp	w9, #0x20
  4016ac:	csel	w12, w21, w25, eq  // eq = none
  4016b0:	fcvtzs	w9, d2
  4016b4:	strb	w12, [x8, x11]
  4016b8:	tbnz	w9, #31, 4016c8 <ferror@plt+0x538>
  4016bc:	cmp	w28, w9
  4016c0:	add	w10, w10, #0x1
  4016c4:	b.gt	401690 <ferror@plt+0x500>
  4016c8:	add	w8, w0, #0x1
  4016cc:	cmp	w8, w23
  4016d0:	b.ne	40176c <ferror@plt+0x5dc>  // b.any
  4016d4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4016d8:	ldrsw	x26, [x8, #712]
  4016dc:	add	x1, x24, #0x1
  4016e0:	mov	x0, x24
  4016e4:	sub	x2, x26, #0x1
  4016e8:	bl	400f60 <memmove@plt>
  4016ec:	cmp	w28, #0x1
  4016f0:	b.le	401778 <ferror@plt+0x5e8>
  4016f4:	sub	x14, x28, #0x2
  4016f8:	sub	x8, x28, #0x1
  4016fc:	cmp	x8, #0x2
  401700:	mov	x9, x14
  401704:	b.cc	401744 <ferror@plt+0x5b4>  // b.lo, b.ul, b.last
  401708:	and	x11, x8, #0xfffffffffffffffe
  40170c:	sub	x15, x14, #0x1
  401710:	add	x10, x24, x22
  401714:	mul	x12, x23, x14
  401718:	neg	x13, x23, lsl #1
  40171c:	sub	x9, x14, x11
  401720:	mul	x14, x15, x23
  401724:	mov	x15, x11
  401728:	strb	w20, [x10, x12]
  40172c:	strb	w20, [x10, x14]
  401730:	subs	x15, x15, #0x2
  401734:	add	x10, x10, x13
  401738:	b.ne	401728 <ferror@plt+0x598>  // b.any
  40173c:	cmp	x8, x11
  401740:	b.eq	401778 <ferror@plt+0x5e8>  // b.none
  401744:	add	x8, x9, #0x1
  401748:	madd	x9, x9, x23, x22
  40174c:	add	x9, x24, x9
  401750:	neg	x10, x23
  401754:	sub	x8, x8, #0x1
  401758:	strb	w20, [x9]
  40175c:	cmp	x8, #0x0
  401760:	add	x9, x9, x10
  401764:	b.gt	401754 <ferror@plt+0x5c4>
  401768:	b	401778 <ferror@plt+0x5e8>
  40176c:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401770:	ldr	w26, [x9, #712]
  401774:	str	x8, [x29, #8]
  401778:	ldp	d0, d1, [sp, #24]
  40177c:	ldr	d2, [sp, #40]
  401780:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401784:	sxtw	x1, w26
  401788:	mov	x0, x24
  40178c:	add	x2, x2, #0xe89
  401790:	adrp	x22, 416000 <ferror@plt+0x14e70>
  401794:	adrp	x23, 416000 <ferror@plt+0x14e70>
  401798:	bl	401010 <snprintf@plt>
  40179c:	cmp	w0, #0x1
  4017a0:	b.lt	4017c0 <ferror@plt+0x630>  // b.tstop
  4017a4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4017a8:	ldr	w8, [x8, #712]
  4017ac:	cmp	w0, w8
  4017b0:	b.ge	4017c0 <ferror@plt+0x630>  // b.tcont
  4017b4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4017b8:	ldr	x8, [x8, #704]
  4017bc:	strb	w20, [x8, w0, uxtw]
  4017c0:	ldr	w0, [x22, #308]
  4017c4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017c8:	mov	w2, #0x3                   	// #3
  4017cc:	add	x1, x1, #0xe9b
  4017d0:	bl	4010b0 <write@plt>
  4017d4:	adrp	x26, 416000 <ferror@plt+0x14e70>
  4017d8:	tbz	x0, #63, 401808 <ferror@plt+0x678>
  4017dc:	bl	401140 <__errno_location@plt>
  4017e0:	ldr	w24, [x0]
  4017e4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017e8:	mov	w2, #0x5                   	// #5
  4017ec:	mov	x0, xzr
  4017f0:	add	x1, x1, #0xe9f
  4017f4:	bl	401110 <dcgettext@plt>
  4017f8:	mov	x2, x0
  4017fc:	mov	w0, #0x1                   	// #1
  401800:	mov	w1, w24
  401804:	bl	400fb0 <error@plt>
  401808:	adrp	x8, 416000 <ferror@plt+0x14e70>
  40180c:	ldrsw	x8, [x8, #712]
  401810:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401814:	ldr	w0, [x22, #308]
  401818:	ldr	x1, [x9, #704]
  40181c:	sub	x2, x8, #0x1
  401820:	bl	4010b0 <write@plt>
  401824:	tbz	x0, #63, 401530 <ferror@plt+0x3a0>
  401828:	bl	401140 <__errno_location@plt>
  40182c:	ldr	w24, [x0]
  401830:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401834:	mov	w2, #0x5                   	// #5
  401838:	mov	x0, xzr
  40183c:	add	x1, x1, #0xe9f
  401840:	bl	401110 <dcgettext@plt>
  401844:	mov	x2, x0
  401848:	mov	w0, #0x1                   	// #1
  40184c:	mov	w1, w24
  401850:	bl	400fb0 <error@plt>
  401854:	b	401530 <ferror@plt+0x3a0>
  401858:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40185c:	add	x1, x1, #0xe5b
  401860:	mov	w2, #0x5                   	// #5
  401864:	mov	x0, xzr
  401868:	bl	401110 <dcgettext@plt>
  40186c:	ldr	x1, [x27, #360]
  401870:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401874:	add	x2, x2, #0xe67
  401878:	bl	401130 <printf@plt>
  40187c:	ldp	x20, x19, [sp, #144]
  401880:	ldp	x22, x21, [sp, #128]
  401884:	ldp	x24, x23, [sp, #112]
  401888:	ldp	x26, x25, [sp, #96]
  40188c:	ldp	x28, x27, [sp, #80]
  401890:	ldp	x29, x30, [sp, #64]
  401894:	ldr	d8, [sp, #48]
  401898:	mov	w0, wzr
  40189c:	add	sp, sp, #0xa0
  4018a0:	ret
  4018a4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4018a8:	ldr	x0, [x8, #328]
  4018ac:	bl	4018bc <ferror@plt+0x72c>
  4018b0:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4018b4:	ldr	x0, [x8, #352]
  4018b8:	bl	4018bc <ferror@plt+0x72c>
  4018bc:	stp	x29, x30, [sp, #-32]!
  4018c0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018c4:	str	x19, [sp, #16]
  4018c8:	mov	x19, x0
  4018cc:	add	x1, x1, #0xeb5
  4018d0:	mov	w2, #0x5                   	// #5
  4018d4:	mov	x0, xzr
  4018d8:	mov	x29, sp
  4018dc:	bl	401110 <dcgettext@plt>
  4018e0:	mov	x1, x19
  4018e4:	bl	400f80 <fputs@plt>
  4018e8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018ec:	add	x1, x1, #0xebe
  4018f0:	mov	w2, #0x5                   	// #5
  4018f4:	mov	x0, xzr
  4018f8:	bl	401110 <dcgettext@plt>
  4018fc:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401900:	ldr	x2, [x8, #360]
  401904:	mov	x1, x0
  401908:	mov	x0, x19
  40190c:	bl	401160 <fprintf@plt>
  401910:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401914:	add	x1, x1, #0xed3
  401918:	mov	w2, #0x5                   	// #5
  40191c:	mov	x0, xzr
  401920:	bl	401110 <dcgettext@plt>
  401924:	mov	x1, x19
  401928:	bl	400f80 <fputs@plt>
  40192c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401930:	add	x1, x1, #0xede
  401934:	mov	w2, #0x5                   	// #5
  401938:	mov	x0, xzr
  40193c:	bl	401110 <dcgettext@plt>
  401940:	mov	x1, x19
  401944:	bl	400f80 <fputs@plt>
  401948:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40194c:	add	x1, x1, #0xf0c
  401950:	mov	w2, #0x5                   	// #5
  401954:	mov	x0, xzr
  401958:	bl	401110 <dcgettext@plt>
  40195c:	mov	x1, x19
  401960:	bl	400f80 <fputs@plt>
  401964:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401968:	add	x1, x1, #0xfab
  40196c:	mov	w2, #0x5                   	// #5
  401970:	mov	x0, xzr
  401974:	bl	401110 <dcgettext@plt>
  401978:	mov	x1, x19
  40197c:	bl	400f80 <fputs@plt>
  401980:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401984:	add	x1, x1, #0xf31
  401988:	mov	w2, #0x5                   	// #5
  40198c:	mov	x0, xzr
  401990:	bl	401110 <dcgettext@plt>
  401994:	mov	x1, x19
  401998:	bl	400f80 <fputs@plt>
  40199c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4019a0:	add	x1, x1, #0xf5d
  4019a4:	mov	w2, #0x5                   	// #5
  4019a8:	mov	x0, xzr
  4019ac:	bl	401110 <dcgettext@plt>
  4019b0:	mov	x1, x19
  4019b4:	bl	400f80 <fputs@plt>
  4019b8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4019bc:	add	x1, x1, #0xf92
  4019c0:	mov	w2, #0x5                   	// #5
  4019c4:	mov	x0, xzr
  4019c8:	bl	401110 <dcgettext@plt>
  4019cc:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4019d0:	mov	x1, x0
  4019d4:	add	x2, x2, #0xfad
  4019d8:	mov	x0, x19
  4019dc:	bl	401160 <fprintf@plt>
  4019e0:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4019e4:	ldr	x8, [x8, #328]
  4019e8:	cmp	x8, x19
  4019ec:	cset	w0, eq  // eq = none
  4019f0:	bl	400f90 <exit@plt>
  4019f4:	stp	x29, x30, [sp, #-64]!
  4019f8:	adrp	x1, 401000 <__fpending@plt>
  4019fc:	stp	x20, x19, [sp, #48]
  401a00:	mov	w19, w0
  401a04:	add	x1, x1, #0x9f4
  401a08:	mov	w0, #0x1c                  	// #28
  401a0c:	str	x23, [sp, #16]
  401a10:	stp	x22, x21, [sp, #32]
  401a14:	mov	x29, sp
  401a18:	bl	401020 <signal@plt>
  401a1c:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401a20:	ldr	w0, [x8, #308]
  401a24:	add	x2, x29, #0x18
  401a28:	mov	w1, #0x5413                	// #21523
  401a2c:	bl	401170 <ioctl@plt>
  401a30:	cmn	w0, #0x1
  401a34:	adrp	x20, 416000 <ferror@plt+0x14e70>
  401a38:	adrp	x21, 416000 <ferror@plt+0x14e70>
  401a3c:	b.eq	401a58 <ferror@plt+0x8c8>  // b.none
  401a40:	ldrh	w8, [x29, #26]
  401a44:	cbz	w8, 401a4c <ferror@plt+0x8bc>
  401a48:	str	w8, [x20, #316]
  401a4c:	ldrh	w8, [x29, #24]
  401a50:	cbz	w8, 401a58 <ferror@plt+0x8c8>
  401a54:	str	w8, [x21, #312]
  401a58:	ldr	w8, [x20, #316]
  401a5c:	mov	w9, #0xfffd                	// #65533
  401a60:	movk	w9, #0x7fff, lsl #16
  401a64:	sub	w8, w8, #0x2
  401a68:	cmp	w8, w9
  401a6c:	b.cc	401a94 <ferror@plt+0x904>  // b.lo, b.ul, b.last
  401a70:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401a74:	add	x1, x1, #0xfb6
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	mov	x0, xzr
  401a80:	bl	401110 <dcgettext@plt>
  401a84:	mov	x2, x0
  401a88:	mov	w0, #0x1                   	// #1
  401a8c:	mov	w1, wzr
  401a90:	bl	400fb0 <error@plt>
  401a94:	ldr	w8, [x21, #312]
  401a98:	cmp	w8, #0x2
  401a9c:	b.lt	401ab4 <ferror@plt+0x924>  // b.tstop
  401aa0:	ldr	w9, [x20, #316]
  401aa4:	mov	w10, #0x7fffffff            	// #2147483647
  401aa8:	sdiv	w10, w10, w9
  401aac:	cmp	w8, w10
  401ab0:	b.lt	401ae0 <ferror@plt+0x950>  // b.tstop
  401ab4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401ab8:	add	x1, x1, #0xfb6
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	mov	x0, xzr
  401ac4:	bl	401110 <dcgettext@plt>
  401ac8:	mov	x2, x0
  401acc:	mov	w0, #0x1                   	// #1
  401ad0:	mov	w1, wzr
  401ad4:	bl	400fb0 <error@plt>
  401ad8:	ldr	w8, [x21, #312]
  401adc:	ldr	w9, [x20, #316]
  401ae0:	mul	w8, w9, w8
  401ae4:	adrp	x22, 416000 <ferror@plt+0x14e70>
  401ae8:	cmp	w8, #0x1
  401aec:	str	w8, [x22, #712]
  401af0:	b.gt	401b1c <ferror@plt+0x98c>
  401af4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401af8:	add	x1, x1, #0xfd4
  401afc:	mov	w2, #0x5                   	// #5
  401b00:	mov	x0, xzr
  401b04:	bl	401110 <dcgettext@plt>
  401b08:	mov	x2, x0
  401b0c:	mov	w0, #0x1                   	// #1
  401b10:	mov	w1, wzr
  401b14:	bl	400fb0 <error@plt>
  401b18:	ldr	w8, [x22, #712]
  401b1c:	adrp	x23, 416000 <ferror@plt+0x14e70>
  401b20:	ldr	x0, [x23, #704]
  401b24:	sxtw	x20, w8
  401b28:	cbz	x0, 401b40 <ferror@plt+0x9b0>
  401b2c:	mov	x1, x20
  401b30:	bl	401090 <realloc@plt>
  401b34:	mov	x21, x0
  401b38:	cbnz	w20, 401b50 <ferror@plt+0x9c0>
  401b3c:	b	401b6c <ferror@plt+0x9dc>
  401b40:	mov	x0, x20
  401b44:	bl	401040 <malloc@plt>
  401b48:	mov	x21, x0
  401b4c:	cbz	w20, 401b6c <ferror@plt+0x9dc>
  401b50:	cbnz	x21, 401b6c <ferror@plt+0x9dc>
  401b54:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401b58:	add	x2, x2, #0xfe5
  401b5c:	mov	w0, #0x1                   	// #1
  401b60:	mov	w1, wzr
  401b64:	mov	x3, x20
  401b68:	bl	400fb0 <error@plt>
  401b6c:	ldrsw	x20, [x22, #712]
  401b70:	mov	w1, #0x20                  	// #32
  401b74:	mov	x0, x21
  401b78:	str	x21, [x23, #704]
  401b7c:	sub	x2, x20, #0x1
  401b80:	bl	401080 <memset@plt>
  401b84:	add	x8, x21, x20
  401b88:	sturb	wzr, [x8, #-2]
  401b8c:	cbnz	w19, 401ba4 <ferror@plt+0xa14>
  401b90:	ldp	x20, x19, [sp, #48]
  401b94:	ldp	x22, x21, [sp, #32]
  401b98:	ldr	x23, [sp, #16]
  401b9c:	ldp	x29, x30, [sp], #64
  401ba0:	ret
  401ba4:	adrp	x0, 416000 <ferror@plt+0x14e70>
  401ba8:	add	x0, x0, #0x188
  401bac:	mov	w1, #0x1                   	// #1
  401bb0:	bl	401120 <longjmp@plt>
  401bb4:	stp	x29, x30, [sp, #-16]!
  401bb8:	adrp	x1, 401000 <__fpending@plt>
  401bbc:	add	x1, x1, #0xbb4
  401bc0:	mov	w0, #0xe                   	// #14
  401bc4:	mov	x29, sp
  401bc8:	bl	401020 <signal@plt>
  401bcc:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401bd0:	ldr	w0, [x8, #304]
  401bd4:	ldp	x29, x30, [sp], #16
  401bd8:	b	401150 <alarm@plt>
  401bdc:	stp	x29, x30, [sp, #-48]!
  401be0:	stp	x20, x19, [sp, #32]
  401be4:	mov	x29, sp
  401be8:	mov	x20, x1
  401bec:	mov	x19, x0
  401bf0:	str	x21, [sp, #16]
  401bf4:	str	xzr, [x29, #24]
  401bf8:	cbz	x0, 401c28 <ferror@plt+0xa98>
  401bfc:	ldrb	w8, [x19]
  401c00:	cbz	w8, 401c28 <ferror@plt+0xa98>
  401c04:	bl	401140 <__errno_location@plt>
  401c08:	mov	x21, x0
  401c0c:	str	wzr, [x0]
  401c10:	add	x1, x29, #0x18
  401c14:	mov	w2, #0xa                   	// #10
  401c18:	mov	x0, x19
  401c1c:	bl	401100 <strtol@plt>
  401c20:	ldr	w8, [x21]
  401c24:	cbz	w8, 401c5c <ferror@plt+0xacc>
  401c28:	bl	401140 <__errno_location@plt>
  401c2c:	ldr	w1, [x0]
  401c30:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401c34:	add	x2, x2, #0x40
  401c38:	mov	w0, #0x1                   	// #1
  401c3c:	mov	x3, x20
  401c40:	mov	x4, x19
  401c44:	bl	400fb0 <error@plt>
  401c48:	mov	x0, xzr
  401c4c:	ldp	x20, x19, [sp, #32]
  401c50:	ldr	x21, [sp, #16]
  401c54:	ldp	x29, x30, [sp], #48
  401c58:	ret
  401c5c:	ldr	x8, [x29, #24]
  401c60:	cmp	x8, x19
  401c64:	b.eq	401c28 <ferror@plt+0xa98>  // b.none
  401c68:	cbz	x8, 401c28 <ferror@plt+0xa98>
  401c6c:	ldrb	w8, [x8]
  401c70:	cbnz	w8, 401c28 <ferror@plt+0xa98>
  401c74:	b	401c4c <ferror@plt+0xabc>
  401c78:	stp	x29, x30, [sp, #-48]!
  401c7c:	stp	x20, x19, [sp, #32]
  401c80:	mov	x29, sp
  401c84:	mov	x20, x1
  401c88:	mov	x19, x0
  401c8c:	str	x21, [sp, #16]
  401c90:	str	xzr, [x29, #24]
  401c94:	cbz	x0, 401cc0 <ferror@plt+0xb30>
  401c98:	ldrb	w8, [x19]
  401c9c:	cbz	w8, 401cc0 <ferror@plt+0xb30>
  401ca0:	bl	401140 <__errno_location@plt>
  401ca4:	mov	x21, x0
  401ca8:	str	wzr, [x0]
  401cac:	add	x1, x29, #0x18
  401cb0:	mov	x0, x19
  401cb4:	bl	400fd0 <strtod@plt>
  401cb8:	ldr	w8, [x21]
  401cbc:	cbz	w8, 401cf4 <ferror@plt+0xb64>
  401cc0:	bl	401140 <__errno_location@plt>
  401cc4:	ldr	w1, [x0]
  401cc8:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401ccc:	add	x2, x2, #0x40
  401cd0:	mov	w0, #0x1                   	// #1
  401cd4:	mov	x3, x20
  401cd8:	mov	x4, x19
  401cdc:	bl	400fb0 <error@plt>
  401ce0:	fmov	d0, xzr
  401ce4:	ldp	x20, x19, [sp, #32]
  401ce8:	ldr	x21, [sp, #16]
  401cec:	ldp	x29, x30, [sp], #48
  401cf0:	ret
  401cf4:	ldr	x8, [x29, #24]
  401cf8:	cmp	x8, x19
  401cfc:	b.eq	401cc0 <ferror@plt+0xb30>  // b.none
  401d00:	cbz	x8, 401cc0 <ferror@plt+0xb30>
  401d04:	ldrb	w8, [x8]
  401d08:	cbnz	w8, 401cc0 <ferror@plt+0xb30>
  401d0c:	b	401ce4 <ferror@plt+0xb54>
  401d10:	sub	sp, sp, #0x90
  401d14:	stp	x20, x19, [sp, #128]
  401d18:	mov	x20, x1
  401d1c:	mov	x19, x0
  401d20:	stp	x29, x30, [sp, #48]
  401d24:	stp	x28, x27, [sp, #64]
  401d28:	stp	x26, x25, [sp, #80]
  401d2c:	stp	x24, x23, [sp, #96]
  401d30:	stp	x22, x21, [sp, #112]
  401d34:	add	x29, sp, #0x30
  401d38:	cbz	x0, 401ed4 <ferror@plt+0xd44>
  401d3c:	ldrb	w22, [x19]
  401d40:	cbz	x22, 401ed4 <ferror@plt+0xd44>
  401d44:	bl	4010f0 <__ctype_b_loc@plt>
  401d48:	ldr	x23, [x0]
  401d4c:	mov	x21, x0
  401d50:	mov	x24, x19
  401d54:	ldrh	w8, [x23, x22, lsl #1]
  401d58:	tbz	w8, #13, 401d6c <ferror@plt+0xbdc>
  401d5c:	mov	x24, x19
  401d60:	ldrb	w22, [x24, #1]!
  401d64:	ldrh	w8, [x23, x22, lsl #1]
  401d68:	tbnz	w8, #13, 401d60 <ferror@plt+0xbd0>
  401d6c:	cmp	w22, #0x2b
  401d70:	b.eq	401d88 <ferror@plt+0xbf8>  // b.none
  401d74:	cmp	w22, #0x2d
  401d78:	b.ne	401d94 <ferror@plt+0xc04>  // b.any
  401d7c:	add	x24, x24, #0x1
  401d80:	mov	w22, #0x1                   	// #1
  401d84:	b	401d98 <ferror@plt+0xc08>
  401d88:	mov	w22, wzr
  401d8c:	add	x24, x24, #0x1
  401d90:	b	401d98 <ferror@plt+0xc08>
  401d94:	mov	w22, wzr
  401d98:	ldrb	w25, [x24]
  401d9c:	adrp	x26, 405000 <ferror@plt+0x3e70>
  401da0:	ldr	q0, [x26]
  401da4:	ldrh	w27, [x23, x25, lsl #1]
  401da8:	stur	q0, [x29, #-16]
  401dac:	tbz	w27, #11, 401e2c <ferror@plt+0xc9c>
  401db0:	adrp	x8, 405000 <ferror@plt+0x3e70>
  401db4:	adrp	x9, 405000 <ferror@plt+0x3e70>
  401db8:	ldr	q0, [x8, #16]
  401dbc:	ldr	q1, [x9, #32]
  401dc0:	mov	w28, #0x1                   	// #1
  401dc4:	str	q1, [sp, #16]
  401dc8:	ldr	q1, [sp, #16]
  401dcc:	bl	403548 <ferror@plt+0x23b8>
  401dd0:	ldrb	w8, [x24, x28]
  401dd4:	add	x28, x28, #0x1
  401dd8:	ldrh	w8, [x23, x8, lsl #1]
  401ddc:	tbnz	w8, #11, 401dc8 <ferror@plt+0xc38>
  401de0:	tbz	w27, #11, 401e2c <ferror@plt+0xc9c>
  401de4:	ldr	q2, [x26]
  401de8:	stur	q2, [x29, #-16]
  401dec:	and	w8, w25, #0xff
  401df0:	sub	w0, w8, #0x30
  401df4:	str	q0, [sp]
  401df8:	bl	404810 <ferror@plt+0x3680>
  401dfc:	mov	v1.16b, v0.16b
  401e00:	ldr	q0, [sp]
  401e04:	bl	403548 <ferror@plt+0x23b8>
  401e08:	mov	v1.16b, v0.16b
  401e0c:	ldur	q0, [x29, #-16]
  401e10:	bl	402100 <ferror@plt+0xf70>
  401e14:	stur	q0, [x29, #-16]
  401e18:	ldp	q0, q1, [sp]
  401e1c:	bl	402c28 <ferror@plt+0x1a98>
  401e20:	ldrb	w25, [x24, #1]!
  401e24:	ldrh	w8, [x23, x25, lsl #1]
  401e28:	tbnz	w8, #11, 401dec <ferror@plt+0xc5c>
  401e2c:	cmp	w25, #0x2e
  401e30:	b.eq	401e64 <ferror@plt+0xcd4>  // b.none
  401e34:	ldur	q1, [x29, #-16]
  401e38:	cmp	w25, #0x2c
  401e3c:	b.eq	401e64 <ferror@plt+0xcd4>  // b.none
  401e40:	cbz	w25, 401efc <ferror@plt+0xd6c>
  401e44:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401e48:	add	x2, x2, #0x40
  401e4c:	mov	w0, #0x1                   	// #1
  401e50:	mov	w1, #0x16                  	// #22
  401e54:	mov	x3, x20
  401e58:	mov	x4, x19
  401e5c:	bl	400fb0 <error@plt>
  401e60:	ldr	x23, [x21]
  401e64:	ldrb	w8, [x24, #1]
  401e68:	ldrh	w9, [x23, x8, lsl #1]
  401e6c:	tbz	w9, #11, 401ecc <ferror@plt+0xd3c>
  401e70:	adrp	x9, 405000 <ferror@plt+0x3e70>
  401e74:	adrp	x10, 405000 <ferror@plt+0x3e70>
  401e78:	ldr	q1, [x9, #16]
  401e7c:	ldr	q0, [x10, #32]
  401e80:	add	x21, x24, #0x2
  401e84:	str	q0, [sp]
  401e88:	and	w8, w8, #0xff
  401e8c:	sub	w0, w8, #0x30
  401e90:	str	q1, [sp, #16]
  401e94:	bl	404810 <ferror@plt+0x3680>
  401e98:	mov	v1.16b, v0.16b
  401e9c:	ldr	q0, [sp, #16]
  401ea0:	bl	403548 <ferror@plt+0x23b8>
  401ea4:	mov	v1.16b, v0.16b
  401ea8:	ldur	q0, [x29, #-16]
  401eac:	bl	402100 <ferror@plt+0xf70>
  401eb0:	stur	q0, [x29, #-16]
  401eb4:	ldp	q1, q0, [sp]
  401eb8:	bl	402c28 <ferror@plt+0x1a98>
  401ebc:	ldrb	w8, [x21], #1
  401ec0:	mov	v1.16b, v0.16b
  401ec4:	ldrh	w9, [x23, x8, lsl #1]
  401ec8:	tbnz	w9, #11, 401e88 <ferror@plt+0xcf8>
  401ecc:	ldur	q1, [x29, #-16]
  401ed0:	cbz	w8, 401efc <ferror@plt+0xd6c>
  401ed4:	bl	401140 <__errno_location@plt>
  401ed8:	ldr	w1, [x0]
  401edc:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401ee0:	add	x2, x2, #0x40
  401ee4:	mov	w0, #0x1                   	// #1
  401ee8:	mov	x3, x20
  401eec:	mov	x4, x19
  401ef0:	bl	400fb0 <error@plt>
  401ef4:	fmov	d0, xzr
  401ef8:	b	401f1c <ferror@plt+0xd8c>
  401efc:	adrp	x8, 405000 <ferror@plt+0x3e70>
  401f00:	ldr	q0, [x8, #48]
  401f04:	stur	q1, [x29, #-16]
  401f08:	bl	403d30 <ferror@plt+0x2ba0>
  401f0c:	cmp	w22, #0x0
  401f10:	b.ne	401f18 <ferror@plt+0xd88>  // b.any
  401f14:	ldur	q0, [x29, #-16]
  401f18:	bl	404890 <ferror@plt+0x3700>
  401f1c:	ldp	x20, x19, [sp, #128]
  401f20:	ldp	x22, x21, [sp, #112]
  401f24:	ldp	x24, x23, [sp, #96]
  401f28:	ldp	x26, x25, [sp, #80]
  401f2c:	ldp	x28, x27, [sp, #64]
  401f30:	ldp	x29, x30, [sp, #48]
  401f34:	add	sp, sp, #0x90
  401f38:	ret
  401f3c:	stp	x29, x30, [sp, #-48]!
  401f40:	str	x21, [sp, #16]
  401f44:	stp	x20, x19, [sp, #32]
  401f48:	mov	x29, sp
  401f4c:	mov	x20, x0
  401f50:	bl	401000 <__fpending@plt>
  401f54:	mov	x19, x0
  401f58:	mov	x0, x20
  401f5c:	bl	401190 <ferror@plt>
  401f60:	mov	w21, w0
  401f64:	mov	x0, x20
  401f68:	bl	401030 <fclose@plt>
  401f6c:	mov	w8, w0
  401f70:	cbz	w21, 401f94 <ferror@plt+0xe04>
  401f74:	cbnz	w8, 401f8c <ferror@plt+0xdfc>
  401f78:	bl	401140 <__errno_location@plt>
  401f7c:	ldr	w8, [x0]
  401f80:	cmp	w8, #0x20
  401f84:	b.eq	401f8c <ferror@plt+0xdfc>  // b.none
  401f88:	str	wzr, [x0]
  401f8c:	mov	w0, #0xffffffff            	// #-1
  401f90:	b	401fb4 <ferror@plt+0xe24>
  401f94:	cmp	w8, #0x0
  401f98:	csetm	w0, ne  // ne = any
  401f9c:	cbnz	x19, 401fb4 <ferror@plt+0xe24>
  401fa0:	cbz	w8, 401fb4 <ferror@plt+0xe24>
  401fa4:	bl	401140 <__errno_location@plt>
  401fa8:	ldr	w8, [x0]
  401fac:	cmp	w8, #0x9
  401fb0:	csetm	w0, ne  // ne = any
  401fb4:	ldp	x20, x19, [sp, #32]
  401fb8:	ldr	x21, [sp, #16]
  401fbc:	ldp	x29, x30, [sp], #48
  401fc0:	ret
  401fc4:	stp	x29, x30, [sp, #-48]!
  401fc8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401fcc:	stp	x20, x19, [sp, #32]
  401fd0:	ldr	x20, [x8, #352]
  401fd4:	str	x21, [sp, #16]
  401fd8:	mov	x29, sp
  401fdc:	mov	x0, x20
  401fe0:	bl	401000 <__fpending@plt>
  401fe4:	mov	x19, x0
  401fe8:	mov	x0, x20
  401fec:	bl	401190 <ferror@plt>
  401ff0:	mov	w21, w0
  401ff4:	mov	x0, x20
  401ff8:	bl	401030 <fclose@plt>
  401ffc:	cbz	w21, 40201c <ferror@plt+0xe8c>
  402000:	cbnz	w0, 40203c <ferror@plt+0xeac>
  402004:	bl	401140 <__errno_location@plt>
  402008:	ldr	w8, [x0]
  40200c:	cmp	w8, #0x20
  402010:	b.eq	40203c <ferror@plt+0xeac>  // b.none
  402014:	str	wzr, [x0]
  402018:	b	40203c <ferror@plt+0xeac>
  40201c:	cbnz	x19, 402038 <ferror@plt+0xea8>
  402020:	cbz	w0, 402038 <ferror@plt+0xea8>
  402024:	bl	401140 <__errno_location@plt>
  402028:	ldr	w8, [x0]
  40202c:	cmp	w8, #0x9
  402030:	b.ne	40203c <ferror@plt+0xeac>  // b.any
  402034:	b	40204c <ferror@plt+0xebc>
  402038:	cbz	w0, 40204c <ferror@plt+0xebc>
  40203c:	bl	401140 <__errno_location@plt>
  402040:	ldr	w8, [x0]
  402044:	cmp	w8, #0x20
  402048:	b.ne	4020c8 <ferror@plt+0xf38>  // b.any
  40204c:	adrp	x8, 416000 <ferror@plt+0x14e70>
  402050:	ldr	x20, [x8, #328]
  402054:	mov	x0, x20
  402058:	bl	401000 <__fpending@plt>
  40205c:	mov	x19, x0
  402060:	mov	x0, x20
  402064:	bl	401190 <ferror@plt>
  402068:	mov	w21, w0
  40206c:	mov	x0, x20
  402070:	bl	401030 <fclose@plt>
  402074:	cbnz	w21, 4020a8 <ferror@plt+0xf18>
  402078:	cbnz	x19, 402094 <ferror@plt+0xf04>
  40207c:	cbz	w0, 402094 <ferror@plt+0xf04>
  402080:	bl	401140 <__errno_location@plt>
  402084:	ldr	w8, [x0]
  402088:	cmp	w8, #0x9
  40208c:	b.eq	402098 <ferror@plt+0xf08>  // b.none
  402090:	b	4020c0 <ferror@plt+0xf30>
  402094:	cbnz	w0, 4020c0 <ferror@plt+0xf30>
  402098:	ldp	x20, x19, [sp, #32]
  40209c:	ldr	x21, [sp, #16]
  4020a0:	ldp	x29, x30, [sp], #48
  4020a4:	ret
  4020a8:	cbnz	w0, 4020c0 <ferror@plt+0xf30>
  4020ac:	bl	401140 <__errno_location@plt>
  4020b0:	ldr	w8, [x0]
  4020b4:	cmp	w8, #0x20
  4020b8:	b.eq	4020c0 <ferror@plt+0xf30>  // b.none
  4020bc:	str	wzr, [x0]
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	bl	400f70 <_exit@plt>
  4020c8:	adrp	x1, 405000 <ferror@plt+0x3e70>
  4020cc:	add	x1, x1, #0x49
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	mov	x19, x0
  4020d8:	mov	x0, xzr
  4020dc:	bl	401110 <dcgettext@plt>
  4020e0:	ldr	w1, [x19]
  4020e4:	adrp	x2, 405000 <ferror@plt+0x3e70>
  4020e8:	mov	x3, x0
  4020ec:	add	x2, x2, #0x55
  4020f0:	mov	w0, wzr
  4020f4:	bl	400fb0 <error@plt>
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	400f70 <_exit@plt>
  402100:	stp	x29, x30, [sp, #-48]!
  402104:	mov	x29, sp
  402108:	str	q0, [sp, #16]
  40210c:	str	q1, [sp, #32]
  402110:	ldp	x6, x1, [sp, #16]
  402114:	ldp	x0, x3, [sp, #32]
  402118:	mrs	x15, fpcr
  40211c:	lsr	x7, x1, #63
  402120:	mov	x10, x0
  402124:	ubfiz	x4, x3, #3, #48
  402128:	lsr	x5, x3, #63
  40212c:	mov	x12, x7
  402130:	ubfiz	x2, x1, #3, #48
  402134:	orr	x4, x4, x0, lsr #61
  402138:	ubfx	x8, x1, #48, #15
  40213c:	ubfx	x0, x3, #48, #15
  402140:	and	w7, w7, #0xff
  402144:	mov	x16, x12
  402148:	cmp	x12, x5
  40214c:	and	w11, w5, #0xff
  402150:	orr	x2, x2, x6, lsr #61
  402154:	mov	x1, x8
  402158:	lsl	x9, x6, #3
  40215c:	mov	x3, x0
  402160:	lsl	x13, x10, #3
  402164:	b.eq	402310 <ferror@plt+0x1180>  // b.none
  402168:	sub	w0, w8, w0
  40216c:	cmp	w0, #0x0
  402170:	b.le	4022bc <ferror@plt+0x112c>
  402174:	cbz	x3, 402370 <ferror@plt+0x11e0>
  402178:	orr	x4, x4, #0x8000000000000
  40217c:	mov	x3, #0x7fff                	// #32767
  402180:	cmp	x1, x3
  402184:	b.eq	402574 <ferror@plt+0x13e4>  // b.none
  402188:	cmp	w0, #0x74
  40218c:	b.gt	4025f8 <ferror@plt+0x1468>
  402190:	cmp	w0, #0x3f
  402194:	b.gt	402758 <ferror@plt+0x15c8>
  402198:	mov	w3, #0x40                  	// #64
  40219c:	sub	w3, w3, w0
  4021a0:	lsr	x6, x13, x0
  4021a4:	lsl	x13, x13, x3
  4021a8:	cmp	x13, #0x0
  4021ac:	cset	x5, ne  // ne = any
  4021b0:	lsl	x3, x4, x3
  4021b4:	orr	x3, x3, x6
  4021b8:	lsr	x0, x4, x0
  4021bc:	orr	x3, x3, x5
  4021c0:	sub	x2, x2, x0
  4021c4:	subs	x9, x9, x3
  4021c8:	sbc	x2, x2, xzr
  4021cc:	and	x3, x2, #0x7ffffffffffff
  4021d0:	tbz	x2, #51, 4023b0 <ferror@plt+0x1220>
  4021d4:	cbz	x3, 4025dc <ferror@plt+0x144c>
  4021d8:	clz	x0, x3
  4021dc:	sub	w0, w0, #0xc
  4021e0:	neg	w2, w0
  4021e4:	lsl	x4, x3, x0
  4021e8:	lsl	x3, x9, x0
  4021ec:	lsr	x9, x9, x2
  4021f0:	orr	x2, x9, x4
  4021f4:	cmp	x1, w0, sxtw
  4021f8:	sxtw	x4, w0
  4021fc:	b.gt	4025bc <ferror@plt+0x142c>
  402200:	sub	w1, w0, w1
  402204:	add	w0, w1, #0x1
  402208:	cmp	w0, #0x3f
  40220c:	b.gt	402720 <ferror@plt+0x1590>
  402210:	mov	w1, #0x40                  	// #64
  402214:	sub	w1, w1, w0
  402218:	lsr	x4, x3, x0
  40221c:	lsl	x3, x3, x1
  402220:	cmp	x3, #0x0
  402224:	lsl	x9, x2, x1
  402228:	cset	x1, ne  // ne = any
  40222c:	orr	x9, x9, x4
  402230:	lsr	x2, x2, x0
  402234:	orr	x9, x9, x1
  402238:	orr	x8, x9, x2
  40223c:	cbz	x8, 4023c4 <ferror@plt+0x1234>
  402240:	and	x0, x9, #0x7
  402244:	mov	x1, #0x0                   	// #0
  402248:	mov	w5, #0x1                   	// #1
  40224c:	cbz	x0, 402608 <ferror@plt+0x1478>
  402250:	and	x3, x15, #0xc00000
  402254:	cmp	x3, #0x400, lsl #12
  402258:	b.eq	40254c <ferror@plt+0x13bc>  // b.none
  40225c:	cmp	x3, #0x800, lsl #12
  402260:	b.eq	40252c <ferror@plt+0x139c>  // b.none
  402264:	cbz	x3, 402558 <ferror@plt+0x13c8>
  402268:	and	x3, x2, #0x8000000000000
  40226c:	mov	w0, #0x10                  	// #16
  402270:	cbz	w5, 402278 <ferror@plt+0x10e8>
  402274:	orr	w0, w0, #0x8
  402278:	cbz	x3, 402590 <ferror@plt+0x1400>
  40227c:	add	x1, x1, #0x1
  402280:	mov	x3, #0x7fff                	// #32767
  402284:	cmp	x1, x3
  402288:	b.eq	402474 <ferror@plt+0x12e4>  // b.none
  40228c:	and	w1, w1, #0x7fff
  402290:	extr	x8, x2, x9, #3
  402294:	ubfx	x2, x2, #3, #48
  402298:	mov	x5, #0x0                   	// #0
  40229c:	orr	w1, w1, w7, lsl #15
  4022a0:	bfxil	x5, x2, #0, #48
  4022a4:	fmov	d0, x8
  4022a8:	bfi	x5, x1, #48, #16
  4022ac:	fmov	v0.d[1], x5
  4022b0:	cbnz	w0, 4024d0 <ferror@plt+0x1340>
  4022b4:	ldp	x29, x30, [sp], #48
  4022b8:	ret
  4022bc:	mov	x14, x5
  4022c0:	b.eq	4023dc <ferror@plt+0x124c>  // b.none
  4022c4:	cbnz	x8, 402660 <ferror@plt+0x14d0>
  4022c8:	orr	x1, x2, x9
  4022cc:	cbz	x1, 40238c <ferror@plt+0x11fc>
  4022d0:	cmn	w0, #0x1
  4022d4:	b.eq	402a7c <ferror@plt+0x18ec>  // b.none
  4022d8:	mov	x1, #0x7fff                	// #32767
  4022dc:	mvn	w0, w0
  4022e0:	cmp	x3, x1
  4022e4:	b.ne	402674 <ferror@plt+0x14e4>  // b.any
  4022e8:	orr	x0, x4, x13
  4022ec:	cbnz	x0, 4029d4 <ferror@plt+0x1844>
  4022f0:	mov	x16, x14
  4022f4:	nop
  4022f8:	mov	x4, #0x0                   	// #0
  4022fc:	fmov	d0, x4
  402300:	lsl	x16, x16, #63
  402304:	orr	x5, x16, #0x7fff000000000000
  402308:	fmov	v0.d[1], x5
  40230c:	b	4022b4 <ferror@plt+0x1124>
  402310:	sub	w5, w8, w0
  402314:	cmp	w5, #0x0
  402318:	b.le	4024e4 <ferror@plt+0x1354>
  40231c:	cbz	x0, 402424 <ferror@plt+0x1294>
  402320:	orr	x4, x4, #0x8000000000000
  402324:	mov	x0, #0x7fff                	// #32767
  402328:	cmp	x1, x0
  40232c:	b.eq	402574 <ferror@plt+0x13e4>  // b.none
  402330:	cmp	w5, #0x74
  402334:	b.gt	402708 <ferror@plt+0x1578>
  402338:	cmp	w5, #0x3f
  40233c:	b.gt	402808 <ferror@plt+0x1678>
  402340:	mov	w0, #0x40                  	// #64
  402344:	sub	w0, w0, w5
  402348:	lsr	x6, x13, x5
  40234c:	lsl	x13, x13, x0
  402350:	cmp	x13, #0x0
  402354:	lsl	x0, x4, x0
  402358:	cset	x3, ne  // ne = any
  40235c:	orr	x0, x0, x6
  402360:	lsr	x4, x4, x5
  402364:	orr	x0, x0, x3
  402368:	add	x2, x2, x4
  40236c:	b	402714 <ferror@plt+0x1584>
  402370:	orr	x3, x4, x13
  402374:	cbz	x3, 4026e4 <ferror@plt+0x1554>
  402378:	subs	w0, w0, #0x1
  40237c:	b.ne	40217c <ferror@plt+0xfec>  // b.any
  402380:	subs	x9, x9, x13
  402384:	sbc	x2, x2, x4
  402388:	b	4021cc <ferror@plt+0x103c>
  40238c:	mov	x0, #0x7fff                	// #32767
  402390:	cmp	x3, x0
  402394:	b.eq	402ac8 <ferror@plt+0x1938>  // b.none
  402398:	mov	w7, w11
  40239c:	mov	x2, x4
  4023a0:	mov	x9, x13
  4023a4:	mov	x1, x3
  4023a8:	mov	x12, x5
  4023ac:	nop
  4023b0:	orr	x8, x9, x2
  4023b4:	and	x0, x9, #0x7
  4023b8:	mov	w5, #0x0                   	// #0
  4023bc:	cbnz	x1, 40224c <ferror@plt+0x10bc>
  4023c0:	cbnz	x8, 402240 <ferror@plt+0x10b0>
  4023c4:	mov	x2, #0x0                   	// #0
  4023c8:	mov	x1, #0x0                   	// #0
  4023cc:	mov	w0, #0x0                   	// #0
  4023d0:	and	x2, x2, #0xffffffffffff
  4023d4:	and	w1, w1, #0x7fff
  4023d8:	b	402298 <ferror@plt+0x1108>
  4023dc:	add	x5, x8, #0x1
  4023e0:	tst	x5, #0x7ffe
  4023e4:	b.ne	4026b4 <ferror@plt+0x1524>  // b.any
  4023e8:	orr	x5, x2, x9
  4023ec:	orr	x8, x4, x13
  4023f0:	cbnz	x1, 402874 <ferror@plt+0x16e4>
  4023f4:	cbz	x5, 40291c <ferror@plt+0x178c>
  4023f8:	cbz	x8, 402930 <ferror@plt+0x17a0>
  4023fc:	subs	x5, x9, x13
  402400:	cmp	x9, x13
  402404:	sbc	x3, x2, x4
  402408:	tbz	x3, #51, 402afc <ferror@plt+0x196c>
  40240c:	subs	x9, x13, x9
  402410:	mov	w7, w11
  402414:	sbc	x2, x4, x2
  402418:	mov	x12, x14
  40241c:	orr	x8, x9, x2
  402420:	b	40223c <ferror@plt+0x10ac>
  402424:	orr	x0, x4, x13
  402428:	cbz	x0, 4028fc <ferror@plt+0x176c>
  40242c:	subs	w5, w5, #0x1
  402430:	b.ne	402324 <ferror@plt+0x1194>  // b.any
  402434:	adds	x9, x9, x13
  402438:	adc	x2, x4, x2
  40243c:	nop
  402440:	tbz	x2, #51, 4023b0 <ferror@plt+0x1220>
  402444:	add	x1, x1, #0x1
  402448:	mov	x0, #0x7fff                	// #32767
  40244c:	cmp	x1, x0
  402450:	b.eq	40293c <ferror@plt+0x17ac>  // b.none
  402454:	and	x0, x9, #0x1
  402458:	and	x3, x2, #0xfff7ffffffffffff
  40245c:	orr	x9, x0, x9, lsr #1
  402460:	mov	w5, #0x0                   	// #0
  402464:	orr	x9, x9, x2, lsl #63
  402468:	lsr	x2, x3, #1
  40246c:	and	x0, x9, #0x7
  402470:	b	40224c <ferror@plt+0x10bc>
  402474:	and	x3, x15, #0xc00000
  402478:	cbz	x3, 4024b0 <ferror@plt+0x1320>
  40247c:	cmp	x3, #0x400, lsl #12
  402480:	b.eq	4024a8 <ferror@plt+0x1318>  // b.none
  402484:	cmp	x3, #0x800, lsl #12
  402488:	csel	w12, w12, wzr, eq  // eq = none
  40248c:	cbnz	w12, 4024b0 <ferror@plt+0x1320>
  402490:	mov	w1, #0x14                  	// #20
  402494:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  402498:	orr	w0, w0, w1
  40249c:	mov	x8, #0xffffffffffffffff    	// #-1
  4024a0:	mov	x1, #0x7ffe                	// #32766
  4024a4:	b	4023d0 <ferror@plt+0x1240>
  4024a8:	cbnz	x12, 402490 <ferror@plt+0x1300>
  4024ac:	nop
  4024b0:	mov	w1, #0x14                  	// #20
  4024b4:	and	x16, x7, #0xff
  4024b8:	orr	w0, w0, w1
  4024bc:	mov	x4, #0x0                   	// #0
  4024c0:	fmov	d0, x4
  4024c4:	lsl	x16, x16, #63
  4024c8:	orr	x5, x16, #0x7fff000000000000
  4024cc:	fmov	v0.d[1], x5
  4024d0:	str	q0, [sp, #16]
  4024d4:	bl	404ba0 <ferror@plt+0x3a10>
  4024d8:	ldr	q0, [sp, #16]
  4024dc:	ldp	x29, x30, [sp], #48
  4024e0:	ret
  4024e4:	b.eq	402624 <ferror@plt+0x1494>  // b.none
  4024e8:	cbnz	x8, 4027a8 <ferror@plt+0x1618>
  4024ec:	orr	x0, x2, x9
  4024f0:	cbz	x0, 402a14 <ferror@plt+0x1884>
  4024f4:	cmn	w5, #0x1
  4024f8:	b.eq	402b74 <ferror@plt+0x19e4>  // b.none
  4024fc:	mov	x0, #0x7fff                	// #32767
  402500:	mvn	w5, w5
  402504:	cmp	x3, x0
  402508:	b.ne	4027bc <ferror@plt+0x162c>  // b.any
  40250c:	orr	x0, x4, x13
  402510:	cbz	x0, 4022f8 <ferror@plt+0x1168>
  402514:	lsr	x5, x4, #50
  402518:	mov	x9, x13
  40251c:	eor	x5, x5, #0x1
  402520:	mov	x2, x4
  402524:	and	w5, w5, #0x1
  402528:	b	402588 <ferror@plt+0x13f8>
  40252c:	mov	w0, #0x10                  	// #16
  402530:	cbz	x12, 40253c <ferror@plt+0x13ac>
  402534:	adds	x9, x9, #0x8
  402538:	cinc	x2, x2, cs  // cs = hs, nlast
  40253c:	and	x3, x2, #0x8000000000000
  402540:	cbz	w5, 402278 <ferror@plt+0x10e8>
  402544:	orr	w0, w0, #0x8
  402548:	b	402278 <ferror@plt+0x10e8>
  40254c:	mov	w0, #0x10                  	// #16
  402550:	cbnz	x12, 40253c <ferror@plt+0x13ac>
  402554:	b	402534 <ferror@plt+0x13a4>
  402558:	and	x3, x9, #0xf
  40255c:	mov	w0, #0x10                  	// #16
  402560:	cmp	x3, #0x4
  402564:	b.eq	40253c <ferror@plt+0x13ac>  // b.none
  402568:	adds	x9, x9, #0x4
  40256c:	cinc	x2, x2, cs  // cs = hs, nlast
  402570:	b	40253c <ferror@plt+0x13ac>
  402574:	orr	x0, x2, x9
  402578:	cbz	x0, 4022f8 <ferror@plt+0x1168>
  40257c:	lsr	x5, x2, #50
  402580:	eor	x5, x5, #0x1
  402584:	and	w5, w5, #0x1
  402588:	mov	w0, w5
  40258c:	mov	x1, #0x7fff                	// #32767
  402590:	mov	x3, #0x7fff                	// #32767
  402594:	extr	x8, x2, x9, #3
  402598:	cmp	x1, x3
  40259c:	lsr	x2, x2, #3
  4025a0:	b.ne	4023d0 <ferror@plt+0x1240>  // b.any
  4025a4:	orr	x1, x8, x2
  4025a8:	cbz	x1, 402c14 <ferror@plt+0x1a84>
  4025ac:	orr	x2, x2, #0x800000000000
  4025b0:	mov	w1, #0x7fff                	// #32767
  4025b4:	and	x2, x2, #0xffffffffffff
  4025b8:	b	402298 <ferror@plt+0x1108>
  4025bc:	mov	x9, x3
  4025c0:	and	x2, x2, #0xfff7ffffffffffff
  4025c4:	sub	x1, x1, x4
  4025c8:	orr	x8, x9, x2
  4025cc:	and	x0, x9, #0x7
  4025d0:	mov	w5, #0x0                   	// #0
  4025d4:	cbz	x1, 4023c0 <ferror@plt+0x1230>
  4025d8:	b	40224c <ferror@plt+0x10bc>
  4025dc:	clz	x2, x9
  4025e0:	add	w0, w2, #0x34
  4025e4:	cmp	w0, #0x3f
  4025e8:	b.le	4021e0 <ferror@plt+0x1050>
  4025ec:	sub	w2, w2, #0xc
  4025f0:	lsl	x2, x9, x2
  4025f4:	b	4021f4 <ferror@plt+0x1064>
  4025f8:	orr	x4, x4, x13
  4025fc:	cmp	x4, #0x0
  402600:	cset	x3, ne  // ne = any
  402604:	b	4021c4 <ferror@plt+0x1034>
  402608:	and	x3, x2, #0x8000000000000
  40260c:	mov	w0, #0x0                   	// #0
  402610:	cbz	w5, 402278 <ferror@plt+0x10e8>
  402614:	mov	w0, #0x0                   	// #0
  402618:	tbz	w15, #11, 402278 <ferror@plt+0x10e8>
  40261c:	orr	w0, w0, #0x8
  402620:	b	402278 <ferror@plt+0x10e8>
  402624:	add	x0, x8, #0x1
  402628:	tst	x0, #0x7ffe
  40262c:	b.ne	402834 <ferror@plt+0x16a4>  // b.any
  402630:	orr	x0, x2, x9
  402634:	cbnz	x8, 4029f0 <ferror@plt+0x1860>
  402638:	orr	x8, x4, x13
  40263c:	cbz	x0, 402a44 <ferror@plt+0x18b4>
  402640:	cbz	x8, 402930 <ferror@plt+0x17a0>
  402644:	adds	x9, x9, x13
  402648:	adc	x2, x4, x2
  40264c:	tbz	x2, #51, 40241c <ferror@plt+0x128c>
  402650:	and	x2, x2, #0xfff7ffffffffffff
  402654:	and	x0, x9, #0x7
  402658:	mov	x1, #0x1                   	// #1
  40265c:	b	40224c <ferror@plt+0x10bc>
  402660:	mov	x1, #0x7fff                	// #32767
  402664:	neg	w0, w0
  402668:	orr	x2, x2, #0x8000000000000
  40266c:	cmp	x3, x1
  402670:	b.eq	4022e8 <ferror@plt+0x1158>  // b.none
  402674:	cmp	w0, #0x74
  402678:	b.gt	402784 <ferror@plt+0x15f4>
  40267c:	cmp	w0, #0x3f
  402680:	b.gt	4029a0 <ferror@plt+0x1810>
  402684:	mov	w1, #0x40                  	// #64
  402688:	sub	w1, w1, w0
  40268c:	lsr	x5, x9, x0
  402690:	lsl	x9, x9, x1
  402694:	cmp	x9, #0x0
  402698:	lsl	x9, x2, x1
  40269c:	cset	x1, ne  // ne = any
  4026a0:	orr	x9, x9, x5
  4026a4:	lsr	x0, x2, x0
  4026a8:	orr	x9, x9, x1
  4026ac:	sub	x4, x4, x0
  4026b0:	b	402790 <ferror@plt+0x1600>
  4026b4:	subs	x5, x9, x13
  4026b8:	cmp	x9, x13
  4026bc:	sbc	x3, x2, x4
  4026c0:	tbnz	x3, #51, 40285c <ferror@plt+0x16cc>
  4026c4:	orr	x8, x5, x3
  4026c8:	cbnz	x8, 402988 <ferror@plt+0x17f8>
  4026cc:	and	x15, x15, #0xc00000
  4026d0:	mov	x2, #0x0                   	// #0
  4026d4:	cmp	x15, #0x800, lsl #12
  4026d8:	mov	x1, #0x0                   	// #0
  4026dc:	cset	w7, eq  // eq = none
  4026e0:	b	4023d0 <ferror@plt+0x1240>
  4026e4:	mov	x0, #0x7fff                	// #32767
  4026e8:	cmp	x8, x0
  4026ec:	b.ne	4023b0 <ferror@plt+0x1220>  // b.any
  4026f0:	orr	x0, x2, x9
  4026f4:	cbnz	x0, 40257c <ferror@plt+0x13ec>
  4026f8:	mov	x2, #0x0                   	// #0
  4026fc:	mov	x8, #0x0                   	// #0
  402700:	mov	w0, #0x0                   	// #0
  402704:	b	4025a4 <ferror@plt+0x1414>
  402708:	orr	x4, x4, x13
  40270c:	cmp	x4, #0x0
  402710:	cset	x0, ne  // ne = any
  402714:	adds	x9, x0, x9
  402718:	cinc	x2, x2, cs  // cs = hs, nlast
  40271c:	b	402440 <ferror@plt+0x12b0>
  402720:	mov	w4, #0x80                  	// #128
  402724:	sub	w4, w4, w0
  402728:	cmp	w0, #0x40
  40272c:	sub	w9, w1, #0x3f
  402730:	lsl	x0, x2, x4
  402734:	orr	x0, x3, x0
  402738:	csel	x3, x0, x3, ne  // ne = any
  40273c:	lsr	x9, x2, x9
  402740:	cmp	x3, #0x0
  402744:	mov	x2, #0x0                   	// #0
  402748:	cset	x0, ne  // ne = any
  40274c:	orr	x9, x0, x9
  402750:	mov	x8, x9
  402754:	b	40223c <ferror@plt+0x10ac>
  402758:	mov	w5, #0x80                  	// #128
  40275c:	sub	w5, w5, w0
  402760:	subs	w0, w0, #0x40
  402764:	lsl	x5, x4, x5
  402768:	orr	x5, x13, x5
  40276c:	csel	x13, x5, x13, ne  // ne = any
  402770:	lsr	x4, x4, x0
  402774:	cmp	x13, #0x0
  402778:	cset	x3, ne  // ne = any
  40277c:	orr	x3, x3, x4
  402780:	b	4021c4 <ferror@plt+0x1034>
  402784:	orr	x2, x2, x9
  402788:	cmp	x2, #0x0
  40278c:	cset	x9, ne  // ne = any
  402790:	subs	x9, x13, x9
  402794:	mov	w7, w11
  402798:	sbc	x2, x4, xzr
  40279c:	mov	x1, x3
  4027a0:	mov	x12, x14
  4027a4:	b	4021cc <ferror@plt+0x103c>
  4027a8:	mov	x0, #0x7fff                	// #32767
  4027ac:	neg	w5, w5
  4027b0:	orr	x2, x2, #0x8000000000000
  4027b4:	cmp	x3, x0
  4027b8:	b.eq	40250c <ferror@plt+0x137c>  // b.none
  4027bc:	cmp	w5, #0x74
  4027c0:	b.gt	402990 <ferror@plt+0x1800>
  4027c4:	cmp	w5, #0x3f
  4027c8:	b.gt	402a50 <ferror@plt+0x18c0>
  4027cc:	mov	w1, #0x40                  	// #64
  4027d0:	sub	w1, w1, w5
  4027d4:	lsr	x6, x9, x5
  4027d8:	lsl	x9, x9, x1
  4027dc:	cmp	x9, #0x0
  4027e0:	cset	x0, ne  // ne = any
  4027e4:	lsl	x9, x2, x1
  4027e8:	orr	x9, x9, x6
  4027ec:	lsr	x5, x2, x5
  4027f0:	orr	x9, x9, x0
  4027f4:	add	x4, x4, x5
  4027f8:	adds	x9, x9, x13
  4027fc:	mov	x1, x3
  402800:	cinc	x2, x4, cs  // cs = hs, nlast
  402804:	b	402440 <ferror@plt+0x12b0>
  402808:	mov	w0, #0x80                  	// #128
  40280c:	sub	w0, w0, w5
  402810:	subs	w5, w5, #0x40
  402814:	lsl	x0, x4, x0
  402818:	orr	x0, x13, x0
  40281c:	csel	x13, x0, x13, ne  // ne = any
  402820:	lsr	x4, x4, x5
  402824:	cmp	x13, #0x0
  402828:	cset	x0, ne  // ne = any
  40282c:	orr	x0, x0, x4
  402830:	b	402714 <ferror@plt+0x1584>
  402834:	mov	x1, #0x7fff                	// #32767
  402838:	cmp	x0, x1
  40283c:	b.eq	402a98 <ferror@plt+0x1908>  // b.none
  402840:	adds	x9, x9, x13
  402844:	mov	x1, x0
  402848:	adc	x2, x4, x2
  40284c:	ubfx	x0, x9, #1, #3
  402850:	extr	x9, x2, x9, #1
  402854:	lsr	x2, x2, #1
  402858:	b	40224c <ferror@plt+0x10bc>
  40285c:	cmp	x13, x9
  402860:	mov	w7, w11
  402864:	sbc	x3, x4, x2
  402868:	sub	x9, x13, x9
  40286c:	mov	x12, x14
  402870:	b	4021d4 <ferror@plt+0x1044>
  402874:	mov	x12, #0x7fff                	// #32767
  402878:	cmp	x1, x12
  40287c:	b.eq	4028a8 <ferror@plt+0x1718>  // b.none
  402880:	cmp	x3, x12
  402884:	b.eq	402ad8 <ferror@plt+0x1948>  // b.none
  402888:	cbnz	x5, 4028c0 <ferror@plt+0x1730>
  40288c:	mov	w5, w0
  402890:	cbnz	x8, 402bb8 <ferror@plt+0x1a28>
  402894:	mov	w7, #0x0                   	// #0
  402898:	mov	x2, #0xffffffffffff        	// #281474976710655
  40289c:	mov	w0, #0x1                   	// #1
  4028a0:	mov	x8, #0xffffffffffffffff    	// #-1
  4028a4:	b	4025ac <ferror@plt+0x141c>
  4028a8:	cbz	x5, 402bd4 <ferror@plt+0x1a44>
  4028ac:	lsr	x0, x2, #50
  4028b0:	cmp	x3, x1
  4028b4:	eor	x0, x0, #0x1
  4028b8:	and	w0, w0, #0x1
  4028bc:	b.eq	402ad8 <ferror@plt+0x1948>  // b.none
  4028c0:	cbz	x8, 402af4 <ferror@plt+0x1964>
  4028c4:	bfi	x6, x2, #61, #3
  4028c8:	lsr	x3, x2, #3
  4028cc:	tbz	x2, #50, 4028e8 <ferror@plt+0x1758>
  4028d0:	lsr	x1, x4, #3
  4028d4:	tbnz	x4, #50, 4028e8 <ferror@plt+0x1758>
  4028d8:	mov	x6, x10
  4028dc:	mov	w7, w11
  4028e0:	bfi	x6, x4, #61, #3
  4028e4:	mov	x3, x1
  4028e8:	extr	x2, x3, x6, #61
  4028ec:	bfi	x6, x2, #61, #3
  4028f0:	lsr	x2, x2, #3
  4028f4:	mov	x8, x6
  4028f8:	b	4025a4 <ferror@plt+0x1414>
  4028fc:	mov	x0, #0x7fff                	// #32767
  402900:	cmp	x8, x0
  402904:	b.ne	4023b0 <ferror@plt+0x1220>  // b.any
  402908:	orr	x0, x2, x9
  40290c:	cbz	x0, 4026f8 <ferror@plt+0x1568>
  402910:	lsr	x5, x2, #50
  402914:	eor	w5, w5, #0x1
  402918:	b	402588 <ferror@plt+0x13f8>
  40291c:	cbz	x8, 402a30 <ferror@plt+0x18a0>
  402920:	mov	w7, w11
  402924:	mov	x2, x4
  402928:	mov	x9, x13
  40292c:	mov	x12, x14
  402930:	mov	x1, #0x0                   	// #0
  402934:	mov	x3, #0x0                   	// #0
  402938:	b	402614 <ferror@plt+0x1484>
  40293c:	ands	x3, x15, #0xc00000
  402940:	b.eq	4029cc <ferror@plt+0x183c>  // b.none
  402944:	cmp	x3, #0x400, lsl #12
  402948:	eor	w0, w7, #0x1
  40294c:	cset	w1, eq  // eq = none
  402950:	tst	w1, w0
  402954:	b.ne	402bf0 <ferror@plt+0x1a60>  // b.any
  402958:	cmp	x3, #0x800, lsl #12
  40295c:	b.eq	402b9c <ferror@plt+0x1a0c>  // b.none
  402960:	cmp	x3, #0x400, lsl #12
  402964:	mov	w0, #0x14                  	// #20
  402968:	b.ne	402478 <ferror@plt+0x12e8>  // b.any
  40296c:	mov	x2, #0xffffffffffffffff    	// #-1
  402970:	mov	x1, #0x7ffe                	// #32766
  402974:	mov	x9, x2
  402978:	mov	w5, #0x0                   	// #0
  40297c:	mov	w0, #0x14                  	// #20
  402980:	cbnz	x12, 40253c <ferror@plt+0x13ac>
  402984:	b	402534 <ferror@plt+0x13a4>
  402988:	mov	x9, x5
  40298c:	b	4021d4 <ferror@plt+0x1044>
  402990:	orr	x2, x2, x9
  402994:	cmp	x2, #0x0
  402998:	cset	x9, ne  // ne = any
  40299c:	b	4027f8 <ferror@plt+0x1668>
  4029a0:	mov	w1, #0x80                  	// #128
  4029a4:	sub	w1, w1, w0
  4029a8:	subs	w0, w0, #0x40
  4029ac:	lsl	x1, x2, x1
  4029b0:	orr	x1, x9, x1
  4029b4:	csel	x9, x1, x9, ne  // ne = any
  4029b8:	lsr	x2, x2, x0
  4029bc:	cmp	x9, #0x0
  4029c0:	cset	x9, ne  // ne = any
  4029c4:	orr	x9, x9, x2
  4029c8:	b	402790 <ferror@plt+0x1600>
  4029cc:	mov	w0, #0x14                  	// #20
  4029d0:	b	4024bc <ferror@plt+0x132c>
  4029d4:	lsr	x5, x4, #50
  4029d8:	mov	w7, w11
  4029dc:	eor	x5, x5, #0x1
  4029e0:	mov	x9, x13
  4029e4:	and	w5, w5, #0x1
  4029e8:	mov	x2, x4
  4029ec:	b	402588 <ferror@plt+0x13f8>
  4029f0:	mov	x8, #0x7fff                	// #32767
  4029f4:	cmp	x1, x8
  4029f8:	b.eq	402b18 <ferror@plt+0x1988>  // b.none
  4029fc:	cmp	x3, x8
  402a00:	b.eq	402b8c <ferror@plt+0x19fc>  // b.none
  402a04:	cbnz	x0, 402b30 <ferror@plt+0x19a0>
  402a08:	mov	x2, x4
  402a0c:	mov	x9, x13
  402a10:	b	402588 <ferror@plt+0x13f8>
  402a14:	mov	x0, #0x7fff                	// #32767
  402a18:	cmp	x3, x0
  402a1c:	b.eq	402bc8 <ferror@plt+0x1a38>  // b.none
  402a20:	mov	x2, x4
  402a24:	mov	x9, x13
  402a28:	mov	x1, x3
  402a2c:	b	4023b0 <ferror@plt+0x1220>
  402a30:	and	x15, x15, #0xc00000
  402a34:	mov	x2, #0x0                   	// #0
  402a38:	cmp	x15, #0x800, lsl #12
  402a3c:	cset	w7, eq  // eq = none
  402a40:	b	4023d0 <ferror@plt+0x1240>
  402a44:	mov	x2, x4
  402a48:	mov	x9, x13
  402a4c:	b	40223c <ferror@plt+0x10ac>
  402a50:	mov	w0, #0x80                  	// #128
  402a54:	sub	w0, w0, w5
  402a58:	subs	w5, w5, #0x40
  402a5c:	lsl	x0, x2, x0
  402a60:	orr	x0, x9, x0
  402a64:	csel	x9, x0, x9, ne  // ne = any
  402a68:	lsr	x2, x2, x5
  402a6c:	cmp	x9, #0x0
  402a70:	cset	x9, ne  // ne = any
  402a74:	orr	x9, x9, x2
  402a78:	b	4027f8 <ferror@plt+0x1668>
  402a7c:	cmp	x13, x9
  402a80:	mov	w7, w11
  402a84:	sbc	x2, x4, x2
  402a88:	sub	x9, x13, x9
  402a8c:	mov	x1, x3
  402a90:	mov	x12, x5
  402a94:	b	4021cc <ferror@plt+0x103c>
  402a98:	ands	x3, x15, #0xc00000
  402a9c:	b.eq	4029cc <ferror@plt+0x183c>  // b.none
  402aa0:	cmp	x3, #0x400, lsl #12
  402aa4:	eor	w0, w7, #0x1
  402aa8:	csel	w0, w0, wzr, eq  // eq = none
  402aac:	cbnz	w0, 402bf0 <ferror@plt+0x1a60>
  402ab0:	cmp	x3, #0x800, lsl #12
  402ab4:	b.ne	402960 <ferror@plt+0x17d0>  // b.any
  402ab8:	cbz	x12, 402ba0 <ferror@plt+0x1a10>
  402abc:	mov	w0, #0x14                  	// #20
  402ac0:	mov	x16, #0x1                   	// #1
  402ac4:	b	4024bc <ferror@plt+0x132c>
  402ac8:	orr	x0, x4, x13
  402acc:	cbnz	x0, 4029d4 <ferror@plt+0x1844>
  402ad0:	mov	w7, w11
  402ad4:	b	4026f8 <ferror@plt+0x1568>
  402ad8:	cbz	x8, 402be4 <ferror@plt+0x1a54>
  402adc:	tst	x4, #0x4000000000000
  402ae0:	csinc	w0, w0, wzr, ne  // ne = any
  402ae4:	cbnz	x5, 4028c4 <ferror@plt+0x1734>
  402ae8:	mov	w7, w11
  402aec:	mov	x2, x4
  402af0:	mov	x9, x13
  402af4:	mov	w5, w0
  402af8:	b	402588 <ferror@plt+0x13f8>
  402afc:	orr	x8, x5, x3
  402b00:	cbz	x8, 402a30 <ferror@plt+0x18a0>
  402b04:	and	x0, x5, #0x7
  402b08:	mov	x9, x5
  402b0c:	mov	x2, x3
  402b10:	mov	w5, #0x1                   	// #1
  402b14:	b	40224c <ferror@plt+0x10bc>
  402b18:	cbz	x0, 402b84 <ferror@plt+0x19f4>
  402b1c:	lsr	x5, x2, #50
  402b20:	cmp	x3, x1
  402b24:	eor	x5, x5, #0x1
  402b28:	and	w5, w5, #0x1
  402b2c:	b.eq	402bfc <ferror@plt+0x1a6c>  // b.none
  402b30:	orr	x13, x4, x13
  402b34:	cbz	x13, 402588 <ferror@plt+0x13f8>
  402b38:	bfi	x6, x2, #61, #3
  402b3c:	lsr	x0, x2, #3
  402b40:	tbz	x2, #50, 402b5c <ferror@plt+0x19cc>
  402b44:	lsr	x1, x4, #3
  402b48:	tbnz	x4, #50, 402b5c <ferror@plt+0x19cc>
  402b4c:	and	x6, x10, #0x1fffffffffffffff
  402b50:	mov	w7, w11
  402b54:	orr	x6, x6, x4, lsl #61
  402b58:	mov	x0, x1
  402b5c:	extr	x2, x0, x6, #61
  402b60:	mov	w0, w5
  402b64:	bfi	x6, x2, #61, #3
  402b68:	lsr	x2, x2, #3
  402b6c:	mov	x8, x6
  402b70:	b	4025a4 <ferror@plt+0x1414>
  402b74:	adds	x9, x9, x13
  402b78:	mov	x1, x3
  402b7c:	adc	x2, x4, x2
  402b80:	b	402440 <ferror@plt+0x12b0>
  402b84:	cmp	x3, x1
  402b88:	b.ne	402a08 <ferror@plt+0x1878>  // b.any
  402b8c:	orr	x1, x4, x13
  402b90:	cbnz	x1, 402c04 <ferror@plt+0x1a74>
  402b94:	cbz	x0, 4026f8 <ferror@plt+0x1568>
  402b98:	b	402588 <ferror@plt+0x13f8>
  402b9c:	cbnz	x16, 402abc <ferror@plt+0x192c>
  402ba0:	mov	x2, #0xffffffffffffffff    	// #-1
  402ba4:	mov	w7, #0x0                   	// #0
  402ba8:	mov	x9, x2
  402bac:	mov	x1, #0x7ffe                	// #32766
  402bb0:	mov	w0, #0x14                  	// #20
  402bb4:	b	40227c <ferror@plt+0x10ec>
  402bb8:	mov	w7, w11
  402bbc:	mov	x2, x4
  402bc0:	mov	x9, x13
  402bc4:	b	402588 <ferror@plt+0x13f8>
  402bc8:	orr	x0, x4, x13
  402bcc:	cbz	x0, 4026f8 <ferror@plt+0x1568>
  402bd0:	b	402514 <ferror@plt+0x1384>
  402bd4:	cmp	x3, x1
  402bd8:	b.eq	402ad8 <ferror@plt+0x1948>  // b.none
  402bdc:	mov	w5, #0x0                   	// #0
  402be0:	b	402890 <ferror@plt+0x1700>
  402be4:	cbnz	x5, 402af4 <ferror@plt+0x1964>
  402be8:	mov	w5, w0
  402bec:	b	402890 <ferror@plt+0x1700>
  402bf0:	mov	w0, #0x14                  	// #20
  402bf4:	mov	x16, #0x0                   	// #0
  402bf8:	b	4024bc <ferror@plt+0x132c>
  402bfc:	orr	x1, x4, x13
  402c00:	cbz	x1, 402588 <ferror@plt+0x13f8>
  402c04:	tst	x4, #0x4000000000000
  402c08:	csinc	w5, w5, wzr, ne  // ne = any
  402c0c:	cbnz	x0, 402b38 <ferror@plt+0x19a8>
  402c10:	b	402a08 <ferror@plt+0x1878>
  402c14:	mov	x8, #0x0                   	// #0
  402c18:	mov	w1, #0x7fff                	// #32767
  402c1c:	mov	x2, #0x0                   	// #0
  402c20:	b	402298 <ferror@plt+0x1108>
  402c24:	nop
  402c28:	stp	x29, x30, [sp, #-48]!
  402c2c:	mov	x29, sp
  402c30:	str	q0, [sp, #16]
  402c34:	str	q1, [sp, #32]
  402c38:	ldp	x2, x0, [sp, #16]
  402c3c:	ldp	x5, x3, [sp, #32]
  402c40:	mrs	x10, fpcr
  402c44:	lsr	x1, x0, #63
  402c48:	ubfx	x6, x0, #0, #48
  402c4c:	and	w13, w1, #0xff
  402c50:	mov	x14, x1
  402c54:	ubfx	x7, x0, #48, #15
  402c58:	cbz	w7, 403078 <ferror@plt+0x1ee8>
  402c5c:	mov	w4, #0x7fff                	// #32767
  402c60:	cmp	w7, w4
  402c64:	b.eq	4030c0 <ferror@plt+0x1f30>  // b.none
  402c68:	and	x7, x7, #0xffff
  402c6c:	extr	x6, x6, x2, #61
  402c70:	mov	x15, #0xffffffffffffc001    	// #-16383
  402c74:	orr	x4, x6, #0x8000000000000
  402c78:	add	x7, x7, x15
  402c7c:	lsl	x2, x2, #3
  402c80:	mov	x1, #0x0                   	// #0
  402c84:	mov	x16, #0x0                   	// #0
  402c88:	mov	w0, #0x0                   	// #0
  402c8c:	lsr	x8, x3, #63
  402c90:	ubfx	x6, x3, #0, #48
  402c94:	and	w15, w8, #0xff
  402c98:	ubfx	x9, x3, #48, #15
  402c9c:	cbz	w9, 403034 <ferror@plt+0x1ea4>
  402ca0:	mov	w11, #0x7fff                	// #32767
  402ca4:	cmp	w9, w11
  402ca8:	b.eq	402d6c <ferror@plt+0x1bdc>  // b.none
  402cac:	and	x9, x9, #0xffff
  402cb0:	extr	x6, x6, x5, #61
  402cb4:	mov	x12, #0xffffffffffffc001    	// #-16383
  402cb8:	orr	x6, x6, #0x8000000000000
  402cbc:	add	x9, x9, x12
  402cc0:	lsl	x5, x5, #3
  402cc4:	sub	x7, x7, x9
  402cc8:	mov	x9, #0x0                   	// #0
  402ccc:	eor	w11, w13, w15
  402cd0:	cmp	x1, #0x9
  402cd4:	and	x3, x11, #0xff
  402cd8:	mov	x12, x3
  402cdc:	b.gt	40300c <ferror@plt+0x1e7c>
  402ce0:	cmp	x1, #0x7
  402ce4:	b.gt	4031cc <ferror@plt+0x203c>
  402ce8:	cmp	x1, #0x3
  402cec:	b.eq	402d08 <ferror@plt+0x1b78>  // b.none
  402cf0:	b.le	402fdc <ferror@plt+0x1e4c>
  402cf4:	cmp	x1, #0x5
  402cf8:	b.eq	40301c <ferror@plt+0x1e8c>  // b.none
  402cfc:	b.le	402e00 <ferror@plt+0x1c70>
  402d00:	cmp	x1, #0x6
  402d04:	b.eq	402dd0 <ferror@plt+0x1c40>  // b.none
  402d08:	cmp	x9, #0x1
  402d0c:	b.eq	403150 <ferror@plt+0x1fc0>  // b.none
  402d10:	cbz	x9, 402d24 <ferror@plt+0x1b94>
  402d14:	cmp	x9, #0x2
  402d18:	b.eq	403354 <ferror@plt+0x21c4>  // b.none
  402d1c:	cmp	x9, #0x3
  402d20:	b.eq	40333c <ferror@plt+0x21ac>  // b.none
  402d24:	mov	x1, #0x3fff                	// #16383
  402d28:	mov	x12, x8
  402d2c:	add	x3, x7, x1
  402d30:	cmp	x3, #0x0
  402d34:	b.le	403210 <ferror@plt+0x2080>
  402d38:	tst	x5, #0x7
  402d3c:	b.ne	403180 <ferror@plt+0x1ff0>  // b.any
  402d40:	and	w11, w12, #0x1
  402d44:	tbz	x6, #52, 402d50 <ferror@plt+0x1bc0>
  402d48:	and	x6, x6, #0xffefffffffffffff
  402d4c:	add	x3, x7, #0x4, lsl #12
  402d50:	mov	x1, #0x7ffe                	// #32766
  402d54:	cmp	x3, x1
  402d58:	b.gt	4032f8 <ferror@plt+0x2168>
  402d5c:	and	w1, w3, #0x7fff
  402d60:	extr	x2, x6, x5, #3
  402d64:	ubfx	x6, x6, #3, #48
  402d68:	b	402ddc <ferror@plt+0x1c4c>
  402d6c:	mov	x9, #0xffffffffffff8001    	// #-32767
  402d70:	orr	x3, x6, x5
  402d74:	add	x7, x7, x9
  402d78:	cbz	x3, 4030f4 <ferror@plt+0x1f64>
  402d7c:	tst	x6, #0x800000000000
  402d80:	orr	x1, x1, #0x3
  402d84:	csinc	w0, w0, wzr, ne  // ne = any
  402d88:	mov	x9, #0x3                   	// #3
  402d8c:	eor	w11, w13, w15
  402d90:	cmp	x1, #0x9
  402d94:	and	x3, x11, #0xff
  402d98:	mov	x12, x3
  402d9c:	b.le	402ce0 <ferror@plt+0x1b50>
  402da0:	cmp	x1, #0xf
  402da4:	b.ne	40300c <ferror@plt+0x1e7c>  // b.any
  402da8:	tbz	x4, #47, 4031b8 <ferror@plt+0x2028>
  402dac:	tbnz	x6, #47, 4031b8 <ferror@plt+0x2028>
  402db0:	orr	x6, x6, #0x800000000000
  402db4:	mov	w11, w15
  402db8:	and	x6, x6, #0xffffffffffff
  402dbc:	mov	x2, x5
  402dc0:	mov	w1, #0x7fff                	// #32767
  402dc4:	b	402ddc <ferror@plt+0x1c4c>
  402dc8:	cmp	x1, #0x2
  402dcc:	b.ne	402e08 <ferror@plt+0x1c78>  // b.any
  402dd0:	mov	w1, #0x0                   	// #0
  402dd4:	mov	x6, #0x0                   	// #0
  402dd8:	mov	x2, #0x0                   	// #0
  402ddc:	mov	x5, #0x0                   	// #0
  402de0:	orr	w1, w1, w11, lsl #15
  402de4:	bfxil	x5, x6, #0, #48
  402de8:	fmov	d0, x2
  402dec:	bfi	x5, x1, #48, #16
  402df0:	fmov	v0.d[1], x5
  402df4:	cbnz	w0, 402ffc <ferror@plt+0x1e6c>
  402df8:	ldp	x29, x30, [sp], #48
  402dfc:	ret
  402e00:	cmp	x1, #0x4
  402e04:	b.eq	402dd0 <ferror@plt+0x1c40>  // b.none
  402e08:	cmp	x4, x6
  402e0c:	b.ls	403164 <ferror@plt+0x1fd4>  // b.plast
  402e10:	lsr	x3, x4, #1
  402e14:	extr	x8, x4, x2, #1
  402e18:	lsl	x2, x2, #63
  402e1c:	ubfx	x14, x6, #20, #32
  402e20:	extr	x9, x6, x5, #52
  402e24:	lsl	x13, x5, #12
  402e28:	and	x15, x9, #0xffffffff
  402e2c:	udiv	x5, x3, x14
  402e30:	msub	x3, x5, x14, x3
  402e34:	mul	x1, x15, x5
  402e38:	extr	x3, x3, x8, #32
  402e3c:	cmp	x1, x3
  402e40:	b.ls	402e54 <ferror@plt+0x1cc4>  // b.plast
  402e44:	adds	x3, x9, x3
  402e48:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  402e4c:	b.hi	403434 <ferror@plt+0x22a4>  // b.pmore
  402e50:	sub	x5, x5, #0x1
  402e54:	sub	x3, x3, x1
  402e58:	mov	x4, x8
  402e5c:	udiv	x1, x3, x14
  402e60:	msub	x3, x1, x14, x3
  402e64:	mul	x6, x15, x1
  402e68:	bfi	x4, x3, #32, #32
  402e6c:	cmp	x6, x4
  402e70:	b.ls	402e84 <ferror@plt+0x1cf4>  // b.plast
  402e74:	adds	x4, x9, x4
  402e78:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  402e7c:	b.hi	403428 <ferror@plt+0x2298>  // b.pmore
  402e80:	sub	x1, x1, #0x1
  402e84:	orr	x8, x1, x5, lsl #32
  402e88:	and	x17, x13, #0xffffffff
  402e8c:	and	x1, x8, #0xffffffff
  402e90:	lsr	x16, x13, #32
  402e94:	lsr	x5, x8, #32
  402e98:	sub	x4, x4, x6
  402e9c:	mov	x18, #0x100000000           	// #4294967296
  402ea0:	mul	x3, x1, x17
  402ea4:	mul	x30, x5, x17
  402ea8:	madd	x6, x16, x1, x30
  402eac:	and	x1, x3, #0xffffffff
  402eb0:	mul	x5, x5, x16
  402eb4:	add	x3, x6, x3, lsr #32
  402eb8:	add	x6, x5, x18
  402ebc:	cmp	x30, x3
  402ec0:	csel	x5, x6, x5, hi  // hi = pmore
  402ec4:	add	x1, x1, x3, lsl #32
  402ec8:	add	x5, x5, x3, lsr #32
  402ecc:	cmp	x4, x5
  402ed0:	b.cc	4031dc <ferror@plt+0x204c>  // b.lo, b.ul, b.last
  402ed4:	ccmp	x2, x1, #0x2, eq  // eq = none
  402ed8:	mov	x6, x8
  402edc:	b.cc	4031dc <ferror@plt+0x204c>  // b.lo, b.ul, b.last
  402ee0:	subs	x8, x2, x1
  402ee4:	mov	x3, #0x3fff                	// #16383
  402ee8:	cmp	x2, x1
  402eec:	add	x3, x7, x3
  402ef0:	sbc	x4, x4, x5
  402ef4:	cmp	x9, x4
  402ef8:	b.eq	403440 <ferror@plt+0x22b0>  // b.none
  402efc:	udiv	x5, x4, x14
  402f00:	msub	x4, x5, x14, x4
  402f04:	mul	x2, x15, x5
  402f08:	extr	x1, x4, x8, #32
  402f0c:	cmp	x2, x1
  402f10:	b.ls	402f24 <ferror@plt+0x1d94>  // b.plast
  402f14:	adds	x1, x9, x1
  402f18:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  402f1c:	b.hi	4034f8 <ferror@plt+0x2368>  // b.pmore
  402f20:	sub	x5, x5, #0x1
  402f24:	sub	x1, x1, x2
  402f28:	udiv	x2, x1, x14
  402f2c:	msub	x1, x2, x14, x1
  402f30:	mul	x15, x15, x2
  402f34:	bfi	x8, x1, #32, #32
  402f38:	mov	x1, x8
  402f3c:	cmp	x15, x8
  402f40:	b.ls	402f54 <ferror@plt+0x1dc4>  // b.plast
  402f44:	adds	x1, x9, x8
  402f48:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  402f4c:	b.hi	403504 <ferror@plt+0x2374>  // b.pmore
  402f50:	sub	x2, x2, #0x1
  402f54:	orr	x5, x2, x5, lsl #32
  402f58:	mov	x11, #0x100000000           	// #4294967296
  402f5c:	and	x4, x5, #0xffffffff
  402f60:	sub	x1, x1, x15
  402f64:	lsr	x14, x5, #32
  402f68:	mul	x2, x17, x4
  402f6c:	mul	x17, x14, x17
  402f70:	madd	x4, x16, x4, x17
  402f74:	and	x8, x2, #0xffffffff
  402f78:	mul	x16, x16, x14
  402f7c:	add	x2, x4, x2, lsr #32
  402f80:	add	x4, x16, x11
  402f84:	cmp	x17, x2
  402f88:	csel	x16, x4, x16, hi  // hi = pmore
  402f8c:	add	x4, x8, x2, lsl #32
  402f90:	add	x16, x16, x2, lsr #32
  402f94:	cmp	x1, x16
  402f98:	b.cs	403378 <ferror@plt+0x21e8>  // b.hs, b.nlast
  402f9c:	adds	x2, x9, x1
  402fa0:	sub	x8, x5, #0x1
  402fa4:	mov	x1, x2
  402fa8:	b.cs	402fbc <ferror@plt+0x1e2c>  // b.hs, b.nlast
  402fac:	cmp	x2, x16
  402fb0:	b.cc	403478 <ferror@plt+0x22e8>  // b.lo, b.ul, b.last
  402fb4:	ccmp	x13, x4, #0x2, eq  // eq = none
  402fb8:	b.cc	403478 <ferror@plt+0x22e8>  // b.lo, b.ul, b.last
  402fbc:	cmp	x13, x4
  402fc0:	mov	x5, x8
  402fc4:	cset	w2, ne  // ne = any
  402fc8:	cmp	w2, #0x0
  402fcc:	orr	x2, x5, #0x1
  402fd0:	ccmp	x1, x16, #0x0, eq  // eq = none
  402fd4:	csel	x5, x2, x5, ne  // ne = any
  402fd8:	b	402d30 <ferror@plt+0x1ba0>
  402fdc:	cmp	x1, #0x1
  402fe0:	b.ne	402dc8 <ferror@plt+0x1c38>  // b.any
  402fe4:	mov	x4, #0x0                   	// #0
  402fe8:	fmov	d0, x4
  402fec:	lsl	x3, x3, #63
  402ff0:	orr	w0, w0, #0x2
  402ff4:	orr	x5, x3, #0x7fff000000000000
  402ff8:	fmov	v0.d[1], x5
  402ffc:	str	q0, [sp, #16]
  403000:	bl	404ba0 <ferror@plt+0x3a10>
  403004:	ldr	q0, [sp, #16]
  403008:	b	402df8 <ferror@plt+0x1c68>
  40300c:	cmp	x1, #0xb
  403010:	b.gt	4030e0 <ferror@plt+0x1f50>
  403014:	cmp	x1, #0xa
  403018:	b.ne	402d08 <ferror@plt+0x1b78>  // b.any
  40301c:	mov	w11, #0x0                   	// #0
  403020:	mov	x6, #0xffffffffffff        	// #281474976710655
  403024:	mov	x2, #0xffffffffffffffff    	// #-1
  403028:	mov	w0, #0x1                   	// #1
  40302c:	mov	w1, #0x7fff                	// #32767
  403030:	b	402ddc <ferror@plt+0x1c4c>
  403034:	orr	x3, x6, x5
  403038:	cbz	x3, 403120 <ferror@plt+0x1f90>
  40303c:	cbz	x6, 4032d4 <ferror@plt+0x2144>
  403040:	clz	x3, x6
  403044:	sub	x9, x3, #0xf
  403048:	add	w12, w9, #0x3
  40304c:	mov	w11, #0x3d                  	// #61
  403050:	sub	w9, w11, w9
  403054:	lsl	x6, x6, x12
  403058:	lsr	x9, x5, x9
  40305c:	orr	x6, x9, x6
  403060:	lsl	x5, x5, x12
  403064:	add	x7, x3, x7
  403068:	mov	x11, #0x3fef                	// #16367
  40306c:	mov	x9, #0x0                   	// #0
  403070:	add	x7, x7, x11
  403074:	b	402ccc <ferror@plt+0x1b3c>
  403078:	orr	x4, x6, x2
  40307c:	cbz	x4, 403108 <ferror@plt+0x1f78>
  403080:	cbz	x6, 4032b0 <ferror@plt+0x2120>
  403084:	clz	x0, x6
  403088:	sub	x4, x0, #0xf
  40308c:	add	w7, w4, #0x3
  403090:	mov	w1, #0x3d                  	// #61
  403094:	sub	w4, w1, w4
  403098:	lsl	x6, x6, x7
  40309c:	lsr	x4, x2, x4
  4030a0:	orr	x4, x4, x6
  4030a4:	lsl	x2, x2, x7
  4030a8:	mov	x7, #0xffffffffffffc011    	// #-16367
  4030ac:	mov	x1, #0x0                   	// #0
  4030b0:	sub	x7, x7, x0
  4030b4:	mov	x16, #0x0                   	// #0
  4030b8:	mov	w0, #0x0                   	// #0
  4030bc:	b	402c8c <ferror@plt+0x1afc>
  4030c0:	orr	x4, x6, x2
  4030c4:	cbnz	x4, 403134 <ferror@plt+0x1fa4>
  4030c8:	mov	x2, #0x0                   	// #0
  4030cc:	mov	x1, #0x8                   	// #8
  4030d0:	mov	x7, #0x7fff                	// #32767
  4030d4:	mov	x16, #0x2                   	// #2
  4030d8:	mov	w0, #0x0                   	// #0
  4030dc:	b	402c8c <ferror@plt+0x1afc>
  4030e0:	mov	x6, x4
  4030e4:	mov	x5, x2
  4030e8:	mov	x8, x14
  4030ec:	mov	x9, x16
  4030f0:	b	402d08 <ferror@plt+0x1b78>
  4030f4:	orr	x1, x1, #0x2
  4030f8:	mov	x6, #0x0                   	// #0
  4030fc:	mov	x5, #0x0                   	// #0
  403100:	mov	x9, #0x2                   	// #2
  403104:	b	402d8c <ferror@plt+0x1bfc>
  403108:	mov	x2, #0x0                   	// #0
  40310c:	mov	x1, #0x4                   	// #4
  403110:	mov	x7, #0x0                   	// #0
  403114:	mov	x16, #0x1                   	// #1
  403118:	mov	w0, #0x0                   	// #0
  40311c:	b	402c8c <ferror@plt+0x1afc>
  403120:	orr	x1, x1, #0x1
  403124:	mov	x6, #0x0                   	// #0
  403128:	mov	x5, #0x0                   	// #0
  40312c:	mov	x9, #0x1                   	// #1
  403130:	b	402ccc <ferror@plt+0x1b3c>
  403134:	lsr	x0, x6, #47
  403138:	mov	x4, x6
  40313c:	eor	w0, w0, #0x1
  403140:	mov	x1, #0xc                   	// #12
  403144:	mov	x7, #0x7fff                	// #32767
  403148:	mov	x16, #0x3                   	// #3
  40314c:	b	402c8c <ferror@plt+0x1afc>
  403150:	mov	w11, w8
  403154:	mov	w1, #0x0                   	// #0
  403158:	mov	x6, #0x0                   	// #0
  40315c:	mov	x2, #0x0                   	// #0
  403160:	b	402ddc <ferror@plt+0x1c4c>
  403164:	ccmp	x5, x2, #0x2, eq  // eq = none
  403168:	b.ls	402e10 <ferror@plt+0x1c80>  // b.plast
  40316c:	mov	x8, x2
  403170:	sub	x7, x7, #0x1
  403174:	mov	x3, x4
  403178:	mov	x2, #0x0                   	// #0
  40317c:	b	402e1c <ferror@plt+0x1c8c>
  403180:	and	x1, x10, #0xc00000
  403184:	orr	w0, w0, #0x10
  403188:	cmp	x1, #0x400, lsl #12
  40318c:	b.eq	4034e0 <ferror@plt+0x2350>  // b.none
  403190:	cmp	x1, #0x800, lsl #12
  403194:	b.eq	4033f4 <ferror@plt+0x2264>  // b.none
  403198:	cbnz	x1, 402d40 <ferror@plt+0x1bb0>
  40319c:	and	x1, x5, #0xf
  4031a0:	and	w11, w12, #0x1
  4031a4:	cmp	x1, #0x4
  4031a8:	b.eq	402d44 <ferror@plt+0x1bb4>  // b.none
  4031ac:	adds	x5, x5, #0x4
  4031b0:	cinc	x6, x6, cs  // cs = hs, nlast
  4031b4:	b	402d44 <ferror@plt+0x1bb4>
  4031b8:	orr	x6, x4, #0x800000000000
  4031bc:	mov	w11, w13
  4031c0:	and	x6, x6, #0xffffffffffff
  4031c4:	mov	w1, #0x7fff                	// #32767
  4031c8:	b	402ddc <ferror@plt+0x1c4c>
  4031cc:	mov	w1, #0x7fff                	// #32767
  4031d0:	mov	x6, #0x0                   	// #0
  4031d4:	mov	x2, #0x0                   	// #0
  4031d8:	b	402ddc <ferror@plt+0x1c4c>
  4031dc:	adds	x3, x2, x13
  4031e0:	sub	x6, x8, #0x1
  4031e4:	adc	x4, x4, x9
  4031e8:	cset	x18, cs  // cs = hs, nlast
  4031ec:	mov	x2, x3
  4031f0:	cmp	x9, x4
  4031f4:	b.cs	403368 <ferror@plt+0x21d8>  // b.hs, b.nlast
  4031f8:	cmp	x5, x4
  4031fc:	b.ls	403390 <ferror@plt+0x2200>  // b.plast
  403200:	adds	x2, x13, x3
  403204:	sub	x6, x8, #0x2
  403208:	adc	x4, x4, x9
  40320c:	b	402ee0 <ferror@plt+0x1d50>
  403210:	mov	x1, #0x1                   	// #1
  403214:	sub	x1, x1, x3
  403218:	cmp	x1, #0x74
  40321c:	and	w11, w12, #0x1
  403220:	b.le	40323c <ferror@plt+0x20ac>
  403224:	orr	x2, x5, x6
  403228:	cbnz	x2, 40345c <ferror@plt+0x22cc>
  40322c:	orr	w0, w0, #0x8
  403230:	mov	w1, #0x0                   	// #0
  403234:	mov	x6, #0x0                   	// #0
  403238:	b	403320 <ferror@plt+0x2190>
  40323c:	cmp	x1, #0x3f
  403240:	b.le	40339c <ferror@plt+0x220c>
  403244:	mov	w2, #0x80                  	// #128
  403248:	sub	w2, w2, w1
  40324c:	cmp	x1, #0x40
  403250:	sub	w1, w1, #0x40
  403254:	lsl	x2, x6, x2
  403258:	orr	x2, x5, x2
  40325c:	csel	x5, x2, x5, ne  // ne = any
  403260:	lsr	x6, x6, x1
  403264:	cmp	x5, #0x0
  403268:	cset	x2, ne  // ne = any
  40326c:	orr	x2, x2, x6
  403270:	ands	x6, x2, #0x7
  403274:	b.eq	4033d0 <ferror@plt+0x2240>  // b.none
  403278:	mov	x6, #0x0                   	// #0
  40327c:	and	x10, x10, #0xc00000
  403280:	orr	w0, w0, #0x10
  403284:	cmp	x10, #0x400, lsl #12
  403288:	b.eq	40351c <ferror@plt+0x238c>  // b.none
  40328c:	cmp	x10, #0x800, lsl #12
  403290:	b.eq	403530 <ferror@plt+0x23a0>  // b.none
  403294:	cbz	x10, 403498 <ferror@plt+0x2308>
  403298:	tbnz	x6, #51, 4034b0 <ferror@plt+0x2320>
  40329c:	orr	w0, w0, #0x8
  4032a0:	extr	x2, x6, x2, #3
  4032a4:	mov	w1, #0x0                   	// #0
  4032a8:	ubfx	x6, x6, #3, #48
  4032ac:	b	403320 <ferror@plt+0x2190>
  4032b0:	clz	x7, x2
  4032b4:	add	x4, x7, #0x31
  4032b8:	add	x0, x7, #0x40
  4032bc:	cmp	x4, #0x3c
  4032c0:	b.le	40308c <ferror@plt+0x1efc>
  4032c4:	sub	w4, w4, #0x3d
  4032c8:	lsl	x4, x2, x4
  4032cc:	mov	x2, #0x0                   	// #0
  4032d0:	b	4030a8 <ferror@plt+0x1f18>
  4032d4:	clz	x3, x5
  4032d8:	add	x9, x3, #0x31
  4032dc:	add	x3, x3, #0x40
  4032e0:	cmp	x9, #0x3c
  4032e4:	b.le	403048 <ferror@plt+0x1eb8>
  4032e8:	sub	w6, w9, #0x3d
  4032ec:	lsl	x6, x5, x6
  4032f0:	mov	x5, #0x0                   	// #0
  4032f4:	b	403064 <ferror@plt+0x1ed4>
  4032f8:	and	x2, x10, #0xc00000
  4032fc:	cmp	x2, #0x400, lsl #12
  403300:	b.eq	4034c4 <ferror@plt+0x2334>  // b.none
  403304:	cmp	x2, #0x800, lsl #12
  403308:	b.eq	40340c <ferror@plt+0x227c>  // b.none
  40330c:	cbz	x2, 4033e8 <ferror@plt+0x2258>
  403310:	mov	x6, #0xffffffffffff        	// #281474976710655
  403314:	mov	x2, #0xffffffffffffffff    	// #-1
  403318:	mov	w3, #0x14                  	// #20
  40331c:	orr	w0, w0, w3
  403320:	mov	x5, #0x0                   	// #0
  403324:	orr	w1, w1, w11, lsl #15
  403328:	bfxil	x5, x6, #0, #48
  40332c:	fmov	d0, x2
  403330:	bfi	x5, x1, #48, #16
  403334:	fmov	v0.d[1], x5
  403338:	b	402ffc <ferror@plt+0x1e6c>
  40333c:	orr	x6, x6, #0x800000000000
  403340:	mov	w11, w8
  403344:	and	x6, x6, #0xffffffffffff
  403348:	mov	x2, x5
  40334c:	mov	w1, #0x7fff                	// #32767
  403350:	b	402ddc <ferror@plt+0x1c4c>
  403354:	mov	w11, w8
  403358:	mov	w1, #0x7fff                	// #32767
  40335c:	mov	x6, #0x0                   	// #0
  403360:	mov	x2, #0x0                   	// #0
  403364:	b	402ddc <ferror@plt+0x1c4c>
  403368:	cmp	x18, #0x0
  40336c:	ccmp	x9, x4, #0x0, eq  // eq = none
  403370:	b.ne	402ee0 <ferror@plt+0x1d50>  // b.any
  403374:	b	4031f8 <ferror@plt+0x2068>
  403378:	cmp	x4, #0x0
  40337c:	cset	w2, ne  // ne = any
  403380:	cmp	w2, #0x0
  403384:	ccmp	x1, x16, #0x0, ne  // ne = any
  403388:	b.ne	402fc8 <ferror@plt+0x1e38>  // b.any
  40338c:	b	402f9c <ferror@plt+0x1e0c>
  403390:	ccmp	x1, x3, #0x0, eq  // eq = none
  403394:	b.ls	402ee0 <ferror@plt+0x1d50>  // b.plast
  403398:	b	403200 <ferror@plt+0x2070>
  40339c:	mov	w2, #0x40                  	// #64
  4033a0:	sub	w2, w2, w1
  4033a4:	lsr	x4, x5, x1
  4033a8:	lsl	x5, x5, x2
  4033ac:	cmp	x5, #0x0
  4033b0:	cset	x3, ne  // ne = any
  4033b4:	lsl	x2, x6, x2
  4033b8:	orr	x2, x2, x4
  4033bc:	lsr	x6, x6, x1
  4033c0:	orr	x2, x2, x3
  4033c4:	tst	x2, #0x7
  4033c8:	b.ne	40327c <ferror@plt+0x20ec>  // b.any
  4033cc:	tbnz	x6, #51, 40353c <ferror@plt+0x23ac>
  4033d0:	mov	w1, #0x0                   	// #0
  4033d4:	extr	x2, x6, x2, #3
  4033d8:	ubfx	x6, x6, #3, #48
  4033dc:	tbz	w10, #11, 402ddc <ferror@plt+0x1c4c>
  4033e0:	orr	w0, w0, #0x8
  4033e4:	b	403320 <ferror@plt+0x2190>
  4033e8:	mov	w1, #0x7fff                	// #32767
  4033ec:	mov	x6, #0x0                   	// #0
  4033f0:	b	403318 <ferror@plt+0x2188>
  4033f4:	mov	w11, #0x0                   	// #0
  4033f8:	cbz	x12, 402d44 <ferror@plt+0x1bb4>
  4033fc:	adds	x5, x5, #0x8
  403400:	mov	w11, #0x1                   	// #1
  403404:	cinc	x6, x6, cs  // cs = hs, nlast
  403408:	b	402d44 <ferror@plt+0x1bb4>
  40340c:	cmp	x12, #0x0
  403410:	mov	w2, #0x7fff                	// #32767
  403414:	mov	x6, #0xffffffffffff        	// #281474976710655
  403418:	csel	w1, w1, w2, eq  // eq = none
  40341c:	csel	x6, x6, xzr, eq  // eq = none
  403420:	csetm	x2, eq  // eq = none
  403424:	b	403318 <ferror@plt+0x2188>
  403428:	sub	x1, x1, #0x2
  40342c:	add	x4, x4, x9
  403430:	b	402e84 <ferror@plt+0x1cf4>
  403434:	sub	x5, x5, #0x2
  403438:	add	x3, x3, x9
  40343c:	b	402e54 <ferror@plt+0x1cc4>
  403440:	cmp	x3, #0x0
  403444:	mov	x5, #0xffffffffffffffff    	// #-1
  403448:	b.gt	403180 <ferror@plt+0x1ff0>
  40344c:	mov	x1, #0x1                   	// #1
  403450:	sub	x1, x1, x3
  403454:	cmp	x1, #0x74
  403458:	b.le	40323c <ferror@plt+0x20ac>
  40345c:	and	x10, x10, #0xc00000
  403460:	orr	w0, w0, #0x10
  403464:	cmp	x10, #0x400, lsl #12
  403468:	b.eq	403510 <ferror@plt+0x2380>  // b.none
  40346c:	cmp	x10, #0x800, lsl #12
  403470:	csel	x2, x12, xzr, eq  // eq = none
  403474:	b	40322c <ferror@plt+0x209c>
  403478:	lsl	x8, x13, #1
  40347c:	sub	x5, x5, #0x2
  403480:	cmp	x13, x8
  403484:	cinc	x1, x9, hi  // hi = pmore
  403488:	cmp	x4, x8
  40348c:	add	x1, x2, x1
  403490:	cset	w2, ne  // ne = any
  403494:	b	402fc8 <ferror@plt+0x1e38>
  403498:	and	x1, x2, #0xf
  40349c:	cmp	x1, #0x4
  4034a0:	b.eq	4034ac <ferror@plt+0x231c>  // b.none
  4034a4:	adds	x2, x2, #0x4
  4034a8:	cinc	x6, x6, cs  // cs = hs, nlast
  4034ac:	tbz	x6, #51, 40329c <ferror@plt+0x210c>
  4034b0:	orr	w0, w0, #0x8
  4034b4:	mov	w1, #0x1                   	// #1
  4034b8:	mov	x6, #0x0                   	// #0
  4034bc:	mov	x2, #0x0                   	// #0
  4034c0:	b	403320 <ferror@plt+0x2190>
  4034c4:	cmp	x12, #0x0
  4034c8:	mov	w2, #0x7fff                	// #32767
  4034cc:	mov	x6, #0xffffffffffff        	// #281474976710655
  4034d0:	csel	w1, w1, w2, ne  // ne = any
  4034d4:	csel	x6, x6, xzr, ne  // ne = any
  4034d8:	csetm	x2, ne  // ne = any
  4034dc:	b	403318 <ferror@plt+0x2188>
  4034e0:	mov	w11, #0x1                   	// #1
  4034e4:	cbnz	x12, 402d44 <ferror@plt+0x1bb4>
  4034e8:	adds	x5, x5, #0x8
  4034ec:	mov	w11, #0x0                   	// #0
  4034f0:	cinc	x6, x6, cs  // cs = hs, nlast
  4034f4:	b	402d44 <ferror@plt+0x1bb4>
  4034f8:	sub	x5, x5, #0x2
  4034fc:	add	x1, x1, x9
  403500:	b	402f24 <ferror@plt+0x1d94>
  403504:	sub	x2, x2, #0x2
  403508:	add	x1, x1, x9
  40350c:	b	402f54 <ferror@plt+0x1dc4>
  403510:	mov	x2, #0x1                   	// #1
  403514:	sub	x2, x2, x12
  403518:	b	40322c <ferror@plt+0x209c>
  40351c:	cbnz	x12, 4034ac <ferror@plt+0x231c>
  403520:	adds	x2, x2, #0x8
  403524:	cinc	x6, x6, cs  // cs = hs, nlast
  403528:	tbnz	x6, #51, 4034b0 <ferror@plt+0x2320>
  40352c:	b	40329c <ferror@plt+0x210c>
  403530:	cbnz	x12, 403520 <ferror@plt+0x2390>
  403534:	tbnz	x6, #51, 4034b0 <ferror@plt+0x2320>
  403538:	b	40329c <ferror@plt+0x210c>
  40353c:	orr	w0, w0, #0x10
  403540:	b	4034b0 <ferror@plt+0x2320>
  403544:	nop
  403548:	stp	x29, x30, [sp, #-80]!
  40354c:	mov	x29, sp
  403550:	str	q0, [sp, #48]
  403554:	str	q1, [sp, #64]
  403558:	ldp	x1, x0, [sp, #48]
  40355c:	ldp	x6, x2, [sp, #64]
  403560:	mrs	x11, fpcr
  403564:	lsr	x3, x0, #63
  403568:	ubfx	x7, x0, #0, #48
  40356c:	and	w12, w3, #0xff
  403570:	mov	x14, x3
  403574:	ubfx	x3, x0, #48, #15
  403578:	cbz	w3, 403920 <ferror@plt+0x2790>
  40357c:	mov	w4, #0x7fff                	// #32767
  403580:	cmp	w3, w4
  403584:	b.eq	4039c4 <ferror@plt+0x2834>  // b.none
  403588:	and	x3, x3, #0xffff
  40358c:	extr	x4, x7, x1, #61
  403590:	mov	x18, #0xffffffffffffc001    	// #-16383
  403594:	orr	x7, x4, #0x8000000000000
  403598:	add	x3, x3, x18
  40359c:	lsl	x5, x1, #3
  4035a0:	mov	x16, #0x0                   	// #0
  4035a4:	mov	x1, #0x0                   	// #0
  4035a8:	mov	w0, #0x0                   	// #0
  4035ac:	lsr	x8, x2, #63
  4035b0:	ubfx	x4, x2, #0, #48
  4035b4:	and	w15, w8, #0xff
  4035b8:	mov	x13, x8
  4035bc:	ubfx	x9, x2, #48, #15
  4035c0:	cbz	w9, 403980 <ferror@plt+0x27f0>
  4035c4:	mov	w8, #0x7fff                	// #32767
  4035c8:	cmp	w9, w8
  4035cc:	b.eq	403650 <ferror@plt+0x24c0>  // b.none
  4035d0:	and	x9, x9, #0xffff
  4035d4:	mov	x17, #0xffffffffffffc001    	// #-16383
  4035d8:	add	x9, x9, x17
  4035dc:	extr	x2, x4, x6, #61
  4035e0:	add	x9, x9, x3
  4035e4:	lsl	x6, x6, #3
  4035e8:	orr	x4, x2, #0x8000000000000
  4035ec:	mov	x2, #0x0                   	// #0
  4035f0:	eor	w8, w12, w15
  4035f4:	cmp	x1, #0xa
  4035f8:	and	w10, w8, #0xff
  4035fc:	add	x3, x9, #0x1
  403600:	and	x8, x8, #0xff
  403604:	b.le	403688 <ferror@plt+0x24f8>
  403608:	cmp	x1, #0xb
  40360c:	b.eq	403d20 <ferror@plt+0x2b90>  // b.none
  403610:	mov	w15, w12
  403614:	mov	x13, x14
  403618:	mov	w10, w15
  40361c:	cmp	x16, #0x2
  403620:	b.eq	4039e4 <ferror@plt+0x2854>  // b.none
  403624:	mov	x4, x7
  403628:	mov	x6, x5
  40362c:	mov	x2, x16
  403630:	mov	x8, x13
  403634:	cmp	x2, #0x3
  403638:	b.ne	4036a4 <ferror@plt+0x2514>  // b.any
  40363c:	orr	x4, x4, #0x800000000000
  403640:	mov	x5, x6
  403644:	and	x4, x4, #0xffffffffffff
  403648:	mov	w1, #0x7fff                	// #32767
  40364c:	b	4036b8 <ferror@plt+0x2528>
  403650:	mov	x8, #0x7fff                	// #32767
  403654:	orr	x2, x4, x6
  403658:	add	x9, x3, x8
  40365c:	cbnz	x2, 4036dc <ferror@plt+0x254c>
  403660:	eor	w8, w12, w15
  403664:	orr	x1, x1, #0x2
  403668:	and	w10, w8, #0xff
  40366c:	cmp	x1, #0xa
  403670:	add	x3, x3, #0x8, lsl #12
  403674:	and	x8, x8, #0xff
  403678:	mov	x6, #0x0                   	// #0
  40367c:	b.gt	403c94 <ferror@plt+0x2b04>
  403680:	mov	x4, #0x0                   	// #0
  403684:	mov	x2, #0x2                   	// #2
  403688:	cmp	x1, #0x2
  40368c:	b.gt	403704 <ferror@plt+0x2574>
  403690:	sub	x1, x1, #0x1
  403694:	cmp	x1, #0x1
  403698:	b.hi	403740 <ferror@plt+0x25b0>  // b.pmore
  40369c:	cmp	x2, #0x2
  4036a0:	b.eq	4039e4 <ferror@plt+0x2854>  // b.none
  4036a4:	cmp	x2, #0x1
  4036a8:	b.ne	4038a0 <ferror@plt+0x2710>  // b.any
  4036ac:	mov	w1, #0x0                   	// #0
  4036b0:	mov	x4, #0x0                   	// #0
  4036b4:	mov	x5, #0x0                   	// #0
  4036b8:	mov	x3, #0x0                   	// #0
  4036bc:	orr	w1, w1, w10, lsl #15
  4036c0:	bfxil	x3, x4, #0, #48
  4036c4:	fmov	d0, x5
  4036c8:	bfi	x3, x1, #48, #16
  4036cc:	fmov	v0.d[1], x3
  4036d0:	cbnz	w0, 403b10 <ferror@plt+0x2980>
  4036d4:	ldp	x29, x30, [sp], #80
  4036d8:	ret
  4036dc:	tst	x4, #0x800000000000
  4036e0:	eor	w8, w12, w15
  4036e4:	orr	x1, x1, #0x3
  4036e8:	csinc	w0, w0, wzr, ne  // ne = any
  4036ec:	and	w10, w8, #0xff
  4036f0:	add	x3, x3, #0x8, lsl #12
  4036f4:	cmp	x1, #0xa
  4036f8:	and	x8, x8, #0xff
  4036fc:	mov	x2, #0x3                   	// #3
  403700:	b.gt	403d14 <ferror@plt+0x2b84>
  403704:	mov	x12, #0x1                   	// #1
  403708:	mov	x14, #0x530                 	// #1328
  40370c:	lsl	x1, x12, x1
  403710:	tst	x1, x14
  403714:	b.ne	403914 <ferror@plt+0x2784>  // b.any
  403718:	mov	x14, #0x240                 	// #576
  40371c:	tst	x1, x14
  403720:	b.ne	4038fc <ferror@plt+0x276c>  // b.any
  403724:	mov	x12, #0x88                  	// #136
  403728:	tst	x1, x12
  40372c:	b.eq	403740 <ferror@plt+0x25b0>  // b.none
  403730:	mov	x7, x4
  403734:	mov	x5, x6
  403738:	mov	x16, x2
  40373c:	b	403618 <ferror@plt+0x2488>
  403740:	lsr	x13, x5, #32
  403744:	and	x12, x6, #0xffffffff
  403748:	and	x15, x5, #0xffffffff
  40374c:	lsr	x6, x6, #32
  403750:	and	x18, x4, #0xffffffff
  403754:	lsr	x2, x4, #32
  403758:	mul	x4, x13, x12
  40375c:	stp	x21, x22, [sp, #32]
  403760:	lsr	x22, x7, #32
  403764:	and	x5, x7, #0xffffffff
  403768:	mul	x16, x12, x15
  40376c:	madd	x7, x6, x15, x4
  403770:	stp	x19, x20, [sp, #16]
  403774:	mul	x1, x13, x18
  403778:	mul	x17, x15, x18
  40377c:	and	x30, x16, #0xffffffff
  403780:	madd	x15, x2, x15, x1
  403784:	add	x16, x7, x16, lsr #32
  403788:	mul	x21, x22, x12
  40378c:	cmp	x4, x16
  403790:	mul	x20, x22, x18
  403794:	mov	x14, #0x100000000           	// #4294967296
  403798:	mul	x19, x13, x6
  40379c:	add	x15, x15, x17, lsr #32
  4037a0:	mul	x12, x12, x5
  4037a4:	and	x17, x17, #0xffffffff
  4037a8:	mul	x18, x5, x18
  4037ac:	add	x4, x19, x14
  4037b0:	madd	x7, x6, x5, x21
  4037b4:	csel	x19, x4, x19, hi  // hi = pmore
  4037b8:	madd	x5, x2, x5, x20
  4037bc:	cmp	x1, x15
  4037c0:	mul	x13, x13, x2
  4037c4:	add	x17, x17, x15, lsl #32
  4037c8:	mul	x6, x6, x22
  4037cc:	add	x7, x7, x12, lsr #32
  4037d0:	add	x5, x5, x18, lsr #32
  4037d4:	add	x4, x13, x14
  4037d8:	mul	x2, x2, x22
  4037dc:	csel	x13, x4, x13, hi  // hi = pmore
  4037e0:	and	x1, x18, #0xffffffff
  4037e4:	cmp	x21, x7
  4037e8:	add	x4, x6, x14
  4037ec:	add	x30, x30, x16, lsl #32
  4037f0:	csel	x6, x4, x6, hi  // hi = pmore
  4037f4:	add	x13, x13, x15, lsr #32
  4037f8:	cmp	x20, x5
  4037fc:	add	x1, x1, x5, lsl #32
  403800:	add	x16, x17, x16, lsr #32
  403804:	add	x14, x2, x14
  403808:	csel	x2, x14, x2, hi  // hi = pmore
  40380c:	add	x16, x19, x16
  403810:	adds	x1, x1, x13
  403814:	and	x12, x12, #0xffffffff
  403818:	cset	x13, cs  // cs = hs, nlast
  40381c:	cmp	x16, x17
  403820:	cset	x4, cc  // cc = lo, ul, last
  403824:	add	x12, x12, x7, lsl #32
  403828:	adds	x1, x1, x4
  40382c:	lsr	x5, x5, #32
  403830:	cset	x4, cs  // cs = hs, nlast
  403834:	cmp	x13, #0x0
  403838:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40383c:	add	x7, x6, x7, lsr #32
  403840:	cinc	x5, x5, ne  // ne = any
  403844:	adds	x6, x16, x12
  403848:	cset	x4, cs  // cs = hs, nlast
  40384c:	adds	x1, x1, x7
  403850:	cset	x7, cs  // cs = hs, nlast
  403854:	adds	x4, x1, x4
  403858:	cset	x1, cs  // cs = hs, nlast
  40385c:	cmp	x7, #0x0
  403860:	orr	x30, x30, x6, lsl #13
  403864:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403868:	cinc	x1, x2, ne  // ne = any
  40386c:	cmp	x30, #0x0
  403870:	add	x1, x1, x5
  403874:	cset	x2, ne  // ne = any
  403878:	orr	x6, x2, x6, lsr #51
  40387c:	orr	x6, x6, x4, lsl #13
  403880:	extr	x4, x1, x4, #51
  403884:	tbz	x1, #39, 403b98 <ferror@plt+0x2a08>
  403888:	ldp	x19, x20, [sp, #16]
  40388c:	and	x1, x6, #0x1
  403890:	ldp	x21, x22, [sp, #32]
  403894:	orr	x6, x1, x6, lsr #1
  403898:	orr	x6, x6, x4, lsl #63
  40389c:	lsr	x4, x4, #1
  4038a0:	mov	x1, #0x3fff                	// #16383
  4038a4:	add	x2, x3, x1
  4038a8:	cmp	x2, #0x0
  4038ac:	b.le	403a44 <ferror@plt+0x28b4>
  4038b0:	tst	x6, #0x7
  4038b4:	b.eq	4038d4 <ferror@plt+0x2744>  // b.none
  4038b8:	and	x1, x11, #0xc00000
  4038bc:	orr	w0, w0, #0x10
  4038c0:	cmp	x1, #0x400, lsl #12
  4038c4:	b.eq	403c8c <ferror@plt+0x2afc>  // b.none
  4038c8:	cmp	x1, #0x800, lsl #12
  4038cc:	b.eq	403c34 <ferror@plt+0x2aa4>  // b.none
  4038d0:	cbz	x1, 403c1c <ferror@plt+0x2a8c>
  4038d4:	tbz	x4, #52, 4038e0 <ferror@plt+0x2750>
  4038d8:	and	x4, x4, #0xffefffffffffffff
  4038dc:	add	x2, x3, #0x4, lsl #12
  4038e0:	mov	x1, #0x7ffe                	// #32766
  4038e4:	cmp	x2, x1
  4038e8:	b.gt	403b6c <ferror@plt+0x29dc>
  4038ec:	and	w1, w2, #0x7fff
  4038f0:	extr	x5, x4, x6, #3
  4038f4:	ubfx	x4, x4, #3, #48
  4038f8:	b	4036b8 <ferror@plt+0x2528>
  4038fc:	mov	w0, w12
  403900:	mov	w10, #0x0                   	// #0
  403904:	mov	x4, #0xffffffffffff        	// #281474976710655
  403908:	mov	x5, #0xffffffffffffffff    	// #-1
  40390c:	mov	w1, #0x7fff                	// #32767
  403910:	b	4036b8 <ferror@plt+0x2528>
  403914:	mov	w15, w10
  403918:	mov	x13, x8
  40391c:	b	403618 <ferror@plt+0x2488>
  403920:	orr	x5, x7, x1
  403924:	cbz	x5, 403a2c <ferror@plt+0x289c>
  403928:	cbz	x7, 403b48 <ferror@plt+0x29b8>
  40392c:	clz	x0, x7
  403930:	sub	x4, x0, #0xf
  403934:	add	w5, w4, #0x3
  403938:	mov	w3, #0x3d                  	// #61
  40393c:	sub	w3, w3, w4
  403940:	lsl	x4, x7, x5
  403944:	lsr	x3, x1, x3
  403948:	orr	x7, x3, x4
  40394c:	lsl	x5, x1, x5
  403950:	lsr	x8, x2, #63
  403954:	mov	x3, #0xffffffffffffc011    	// #-16367
  403958:	ubfx	x4, x2, #0, #48
  40395c:	sub	x3, x3, x0
  403960:	and	w15, w8, #0xff
  403964:	mov	x13, x8
  403968:	ubfx	x9, x2, #48, #15
  40396c:	mov	x1, #0x0                   	// #0
  403970:	mov	x16, #0x0                   	// #0
  403974:	mov	w0, #0x0                   	// #0
  403978:	cbnz	w9, 4035c4 <ferror@plt+0x2434>
  40397c:	nop
  403980:	orr	x2, x4, x6
  403984:	cbz	x2, 4039f4 <ferror@plt+0x2864>
  403988:	cbz	x4, 403b24 <ferror@plt+0x2994>
  40398c:	clz	x9, x4
  403990:	sub	x2, x9, #0xf
  403994:	add	w10, w2, #0x3
  403998:	mov	w8, #0x3d                  	// #61
  40399c:	sub	w8, w8, w2
  4039a0:	lsl	x2, x4, x10
  4039a4:	lsr	x8, x6, x8
  4039a8:	orr	x4, x8, x2
  4039ac:	lsl	x6, x6, x10
  4039b0:	sub	x9, x3, x9
  4039b4:	mov	x10, #0xffffffffffffc011    	// #-16367
  4039b8:	mov	x2, #0x0                   	// #0
  4039bc:	add	x9, x9, x10
  4039c0:	b	4035f0 <ferror@plt+0x2460>
  4039c4:	orr	x5, x7, x1
  4039c8:	cbnz	x5, 403a0c <ferror@plt+0x287c>
  4039cc:	mov	x7, #0x0                   	// #0
  4039d0:	mov	x1, #0x8                   	// #8
  4039d4:	mov	x3, #0x7fff                	// #32767
  4039d8:	mov	x16, #0x2                   	// #2
  4039dc:	mov	w0, #0x0                   	// #0
  4039e0:	b	4035ac <ferror@plt+0x241c>
  4039e4:	mov	w1, #0x7fff                	// #32767
  4039e8:	mov	x4, #0x0                   	// #0
  4039ec:	mov	x5, #0x0                   	// #0
  4039f0:	b	4036b8 <ferror@plt+0x2528>
  4039f4:	orr	x1, x1, #0x1
  4039f8:	mov	x9, x3
  4039fc:	mov	x4, #0x0                   	// #0
  403a00:	mov	x6, #0x0                   	// #0
  403a04:	mov	x2, #0x1                   	// #1
  403a08:	b	4035f0 <ferror@plt+0x2460>
  403a0c:	lsr	x0, x7, #47
  403a10:	mov	x5, x1
  403a14:	eor	x0, x0, #0x1
  403a18:	mov	x1, #0xc                   	// #12
  403a1c:	and	w0, w0, #0x1
  403a20:	mov	x3, #0x7fff                	// #32767
  403a24:	mov	x16, #0x3                   	// #3
  403a28:	b	4035ac <ferror@plt+0x241c>
  403a2c:	mov	x7, #0x0                   	// #0
  403a30:	mov	x1, #0x4                   	// #4
  403a34:	mov	x3, #0x0                   	// #0
  403a38:	mov	x16, #0x1                   	// #1
  403a3c:	mov	w0, #0x0                   	// #0
  403a40:	b	4035ac <ferror@plt+0x241c>
  403a44:	mov	x1, #0x1                   	// #1
  403a48:	sub	x2, x1, x2
  403a4c:	cmp	x2, #0x74
  403a50:	b.gt	403ac8 <ferror@plt+0x2938>
  403a54:	cmp	x2, #0x3f
  403a58:	b.le	403ba8 <ferror@plt+0x2a18>
  403a5c:	mov	w1, #0x80                  	// #128
  403a60:	sub	w1, w1, w2
  403a64:	cmp	x2, #0x40
  403a68:	sub	w2, w2, #0x40
  403a6c:	lsl	x1, x4, x1
  403a70:	orr	x1, x6, x1
  403a74:	csel	x6, x1, x6, ne  // ne = any
  403a78:	lsr	x2, x4, x2
  403a7c:	cmp	x6, #0x0
  403a80:	cset	x5, ne  // ne = any
  403a84:	orr	x5, x5, x2
  403a88:	ands	x2, x5, #0x7
  403a8c:	b.eq	403bdc <ferror@plt+0x2a4c>  // b.none
  403a90:	mov	x2, #0x0                   	// #0
  403a94:	and	x11, x11, #0xc00000
  403a98:	orr	w0, w0, #0x10
  403a9c:	cmp	x11, #0x400, lsl #12
  403aa0:	b.eq	403cec <ferror@plt+0x2b5c>  // b.none
  403aa4:	cmp	x11, #0x800, lsl #12
  403aa8:	b.eq	403d00 <ferror@plt+0x2b70>  // b.none
  403aac:	cbz	x11, 403c44 <ferror@plt+0x2ab4>
  403ab0:	tbnz	x2, #51, 403c5c <ferror@plt+0x2acc>
  403ab4:	ubfx	x4, x2, #3, #48
  403ab8:	extr	x5, x2, x5, #3
  403abc:	orr	w0, w0, #0x8
  403ac0:	mov	w1, #0x0                   	// #0
  403ac4:	b	403af8 <ferror@plt+0x2968>
  403ac8:	orr	x5, x6, x4
  403acc:	cbz	x5, 403aec <ferror@plt+0x295c>
  403ad0:	and	x11, x11, #0xc00000
  403ad4:	orr	w0, w0, #0x10
  403ad8:	cmp	x11, #0x400, lsl #12
  403adc:	sub	x5, x1, x8
  403ae0:	b.eq	403aec <ferror@plt+0x295c>  // b.none
  403ae4:	cmp	x11, #0x800, lsl #12
  403ae8:	csel	x5, x8, xzr, eq  // eq = none
  403aec:	orr	w0, w0, #0x8
  403af0:	mov	w1, #0x0                   	// #0
  403af4:	mov	x4, #0x0                   	// #0
  403af8:	mov	x3, #0x0                   	// #0
  403afc:	fmov	d0, x5
  403b00:	bfxil	x3, x4, #0, #48
  403b04:	bfi	x3, x1, #48, #15
  403b08:	bfi	x3, x10, #63, #1
  403b0c:	fmov	v0.d[1], x3
  403b10:	str	q0, [sp, #48]
  403b14:	bl	404ba0 <ferror@plt+0x3a10>
  403b18:	ldr	q0, [sp, #48]
  403b1c:	ldp	x29, x30, [sp], #80
  403b20:	ret
  403b24:	clz	x9, x6
  403b28:	add	x2, x9, #0x31
  403b2c:	add	x9, x9, #0x40
  403b30:	cmp	x2, #0x3c
  403b34:	b.le	403994 <ferror@plt+0x2804>
  403b38:	sub	w2, w2, #0x3d
  403b3c:	lsl	x4, x6, x2
  403b40:	mov	x6, #0x0                   	// #0
  403b44:	b	4039b0 <ferror@plt+0x2820>
  403b48:	clz	x3, x1
  403b4c:	add	x4, x3, #0x31
  403b50:	add	x0, x3, #0x40
  403b54:	cmp	x4, #0x3c
  403b58:	b.le	403934 <ferror@plt+0x27a4>
  403b5c:	sub	w4, w4, #0x3d
  403b60:	mov	x5, #0x0                   	// #0
  403b64:	lsl	x7, x1, x4
  403b68:	b	403950 <ferror@plt+0x27c0>
  403b6c:	and	x5, x11, #0xc00000
  403b70:	cmp	x5, #0x400, lsl #12
  403b74:	b.eq	403c70 <ferror@plt+0x2ae0>  // b.none
  403b78:	cmp	x5, #0x800, lsl #12
  403b7c:	b.eq	403c00 <ferror@plt+0x2a70>  // b.none
  403b80:	cbz	x5, 403bf4 <ferror@plt+0x2a64>
  403b84:	mov	x4, #0xffffffffffff        	// #281474976710655
  403b88:	mov	x5, #0xffffffffffffffff    	// #-1
  403b8c:	mov	w2, #0x14                  	// #20
  403b90:	orr	w0, w0, w2
  403b94:	b	403af8 <ferror@plt+0x2968>
  403b98:	mov	x3, x9
  403b9c:	ldp	x19, x20, [sp, #16]
  403ba0:	ldp	x21, x22, [sp, #32]
  403ba4:	b	4038a0 <ferror@plt+0x2710>
  403ba8:	mov	w1, #0x40                  	// #64
  403bac:	sub	w1, w1, w2
  403bb0:	lsr	x3, x6, x2
  403bb4:	lsl	x6, x6, x1
  403bb8:	cmp	x6, #0x0
  403bbc:	lsl	x5, x4, x1
  403bc0:	cset	x1, ne  // ne = any
  403bc4:	orr	x5, x5, x3
  403bc8:	lsr	x2, x4, x2
  403bcc:	orr	x5, x5, x1
  403bd0:	tst	x5, #0x7
  403bd4:	b.ne	403a94 <ferror@plt+0x2904>  // b.any
  403bd8:	tbnz	x2, #51, 403d0c <ferror@plt+0x2b7c>
  403bdc:	ubfx	x4, x2, #3, #48
  403be0:	extr	x5, x2, x5, #3
  403be4:	mov	w1, #0x0                   	// #0
  403be8:	tbz	w11, #11, 4036b8 <ferror@plt+0x2528>
  403bec:	orr	w0, w0, #0x8
  403bf0:	b	403af8 <ferror@plt+0x2968>
  403bf4:	mov	w1, #0x7fff                	// #32767
  403bf8:	mov	x4, #0x0                   	// #0
  403bfc:	b	403b8c <ferror@plt+0x29fc>
  403c00:	cmp	x8, #0x0
  403c04:	mov	w2, #0x7fff                	// #32767
  403c08:	mov	x4, #0xffffffffffff        	// #281474976710655
  403c0c:	csel	w1, w1, w2, eq  // eq = none
  403c10:	csel	x4, x4, xzr, eq  // eq = none
  403c14:	csetm	x5, eq  // eq = none
  403c18:	b	403b8c <ferror@plt+0x29fc>
  403c1c:	and	x1, x6, #0xf
  403c20:	cmp	x1, #0x4
  403c24:	b.eq	4038d4 <ferror@plt+0x2744>  // b.none
  403c28:	adds	x6, x6, #0x4
  403c2c:	cinc	x4, x4, cs  // cs = hs, nlast
  403c30:	b	4038d4 <ferror@plt+0x2744>
  403c34:	cbz	x8, 4038d4 <ferror@plt+0x2744>
  403c38:	adds	x6, x6, #0x8
  403c3c:	cinc	x4, x4, cs  // cs = hs, nlast
  403c40:	b	4038d4 <ferror@plt+0x2744>
  403c44:	and	x1, x5, #0xf
  403c48:	cmp	x1, #0x4
  403c4c:	b.eq	403c58 <ferror@plt+0x2ac8>  // b.none
  403c50:	adds	x5, x5, #0x4
  403c54:	cinc	x2, x2, cs  // cs = hs, nlast
  403c58:	tbz	x2, #51, 403ab4 <ferror@plt+0x2924>
  403c5c:	orr	w0, w0, #0x8
  403c60:	mov	w1, #0x1                   	// #1
  403c64:	mov	x4, #0x0                   	// #0
  403c68:	mov	x5, #0x0                   	// #0
  403c6c:	b	403af8 <ferror@plt+0x2968>
  403c70:	cmp	x8, #0x0
  403c74:	mov	w2, #0x7fff                	// #32767
  403c78:	mov	x4, #0xffffffffffff        	// #281474976710655
  403c7c:	csel	w1, w1, w2, ne  // ne = any
  403c80:	csel	x4, x4, xzr, ne  // ne = any
  403c84:	csetm	x5, ne  // ne = any
  403c88:	b	403b8c <ferror@plt+0x29fc>
  403c8c:	cbnz	x8, 4038d4 <ferror@plt+0x2744>
  403c90:	b	403c38 <ferror@plt+0x2aa8>
  403c94:	mov	x4, #0x2                   	// #2
  403c98:	cmp	x1, #0xf
  403c9c:	b.ne	403cc0 <ferror@plt+0x2b30>  // b.any
  403ca0:	tbz	x7, #47, 403cd8 <ferror@plt+0x2b48>
  403ca4:	tbnz	x2, #47, 403cd8 <ferror@plt+0x2b48>
  403ca8:	orr	x4, x2, #0x800000000000
  403cac:	mov	w10, w15
  403cb0:	and	x4, x4, #0xffffffffffff
  403cb4:	mov	x5, x6
  403cb8:	mov	w1, #0x7fff                	// #32767
  403cbc:	b	4036b8 <ferror@plt+0x2528>
  403cc0:	cmp	x1, #0xb
  403cc4:	b.ne	403610 <ferror@plt+0x2480>  // b.any
  403cc8:	mov	x7, x2
  403ccc:	mov	x5, x6
  403cd0:	mov	x16, x4
  403cd4:	b	403618 <ferror@plt+0x2488>
  403cd8:	orr	x4, x7, #0x800000000000
  403cdc:	mov	w10, w12
  403ce0:	and	x4, x4, #0xffffffffffff
  403ce4:	mov	w1, #0x7fff                	// #32767
  403ce8:	b	4036b8 <ferror@plt+0x2528>
  403cec:	cbnz	x8, 403c58 <ferror@plt+0x2ac8>
  403cf0:	adds	x5, x5, #0x8
  403cf4:	cinc	x2, x2, cs  // cs = hs, nlast
  403cf8:	tbnz	x2, #51, 403c5c <ferror@plt+0x2acc>
  403cfc:	b	403ab4 <ferror@plt+0x2924>
  403d00:	cbnz	x8, 403cf0 <ferror@plt+0x2b60>
  403d04:	tbnz	x2, #51, 403c5c <ferror@plt+0x2acc>
  403d08:	b	403ab4 <ferror@plt+0x2924>
  403d0c:	orr	w0, w0, #0x10
  403d10:	b	403c5c <ferror@plt+0x2acc>
  403d14:	mov	x2, x4
  403d18:	mov	x4, #0x3                   	// #3
  403d1c:	b	403c98 <ferror@plt+0x2b08>
  403d20:	mov	w10, w15
  403d24:	mov	x8, x13
  403d28:	b	403634 <ferror@plt+0x24a4>
  403d2c:	nop
  403d30:	stp	x29, x30, [sp, #-48]!
  403d34:	mov	x29, sp
  403d38:	str	q0, [sp, #16]
  403d3c:	str	q1, [sp, #32]
  403d40:	ldp	x5, x1, [sp, #16]
  403d44:	ldp	x0, x2, [sp, #32]
  403d48:	mrs	x12, fpcr
  403d4c:	mov	x9, x0
  403d50:	ubfx	x0, x2, #48, #15
  403d54:	lsr	x6, x1, #63
  403d58:	ubfx	x7, x1, #48, #15
  403d5c:	ubfiz	x3, x1, #3, #48
  403d60:	mov	x13, x0
  403d64:	lsr	x4, x2, #63
  403d68:	ubfiz	x2, x2, #3, #48
  403d6c:	mov	x11, x6
  403d70:	and	w8, w6, #0xff
  403d74:	mov	x14, x6
  403d78:	sub	w0, w7, w0
  403d7c:	mov	x1, x7
  403d80:	orr	x3, x3, x5, lsr #61
  403d84:	mov	x7, #0x7fff                	// #32767
  403d88:	and	w4, w4, #0xff
  403d8c:	cmp	x13, x7
  403d90:	orr	x2, x2, x9, lsr #61
  403d94:	lsl	x6, x5, #3
  403d98:	lsl	x10, x9, #3
  403d9c:	b.eq	403f0c <ferror@plt+0x2d7c>  // b.none
  403da0:	eor	w4, w4, #0x1
  403da4:	and	x4, x4, #0xff
  403da8:	cmp	x11, x4
  403dac:	b.eq	403fa4 <ferror@plt+0x2e14>  // b.none
  403db0:	cmp	w0, #0x0
  403db4:	b.le	403f28 <ferror@plt+0x2d98>
  403db8:	cbnz	x13, 404094 <ferror@plt+0x2f04>
  403dbc:	orr	x4, x2, x10
  403dc0:	cbz	x4, 404274 <ferror@plt+0x30e4>
  403dc4:	subs	w0, w0, #0x1
  403dc8:	b.eq	404548 <ferror@plt+0x33b8>  // b.none
  403dcc:	mov	x4, #0x7fff                	// #32767
  403dd0:	cmp	x1, x4
  403dd4:	b.eq	404248 <ferror@plt+0x30b8>  // b.none
  403dd8:	cmp	w0, #0x74
  403ddc:	b.gt	404264 <ferror@plt+0x30d4>
  403de0:	cmp	w0, #0x3f
  403de4:	b.gt	40440c <ferror@plt+0x327c>
  403de8:	mov	w4, #0x40                  	// #64
  403dec:	sub	w4, w4, w0
  403df0:	lsr	x7, x10, x0
  403df4:	lsl	x10, x10, x4
  403df8:	cmp	x10, #0x0
  403dfc:	lsl	x4, x2, x4
  403e00:	cset	x5, ne  // ne = any
  403e04:	orr	x4, x4, x7
  403e08:	lsr	x2, x2, x0
  403e0c:	orr	x4, x4, x5
  403e10:	sub	x3, x3, x2
  403e14:	subs	x6, x6, x4
  403e18:	sbc	x3, x3, xzr
  403e1c:	and	x5, x3, #0x7ffffffffffff
  403e20:	tbz	x3, #51, 404020 <ferror@plt+0x2e90>
  403e24:	cbz	x5, 40422c <ferror@plt+0x309c>
  403e28:	clz	x0, x5
  403e2c:	sub	w0, w0, #0xc
  403e30:	neg	w3, w0
  403e34:	lsl	x2, x5, x0
  403e38:	lsl	x5, x6, x0
  403e3c:	lsr	x6, x6, x3
  403e40:	orr	x3, x6, x2
  403e44:	cmp	x1, w0, sxtw
  403e48:	sxtw	x2, w0
  403e4c:	b.gt	40420c <ferror@plt+0x307c>
  403e50:	sub	w1, w0, w1
  403e54:	add	w0, w1, #0x1
  403e58:	cmp	w0, #0x3f
  403e5c:	b.gt	4043d4 <ferror@plt+0x3244>
  403e60:	mov	w1, #0x40                  	// #64
  403e64:	sub	w1, w1, w0
  403e68:	lsr	x2, x5, x0
  403e6c:	lsl	x5, x5, x1
  403e70:	cmp	x5, #0x0
  403e74:	lsl	x6, x3, x1
  403e78:	cset	x1, ne  // ne = any
  403e7c:	orr	x6, x6, x2
  403e80:	lsr	x3, x3, x0
  403e84:	orr	x6, x6, x1
  403e88:	orr	x7, x6, x3
  403e8c:	cbz	x7, 404034 <ferror@plt+0x2ea4>
  403e90:	and	x0, x6, #0x7
  403e94:	mov	x1, #0x0                   	// #0
  403e98:	mov	w4, #0x1                   	// #1
  403e9c:	cbz	x0, 404298 <ferror@plt+0x3108>
  403ea0:	and	x2, x12, #0xc00000
  403ea4:	cmp	x2, #0x400, lsl #12
  403ea8:	b.eq	4041e4 <ferror@plt+0x3054>  // b.none
  403eac:	cmp	x2, #0x800, lsl #12
  403eb0:	b.eq	4041c4 <ferror@plt+0x3034>  // b.none
  403eb4:	cbz	x2, 4041f0 <ferror@plt+0x3060>
  403eb8:	and	x2, x3, #0x8000000000000
  403ebc:	mov	w0, #0x10                  	// #16
  403ec0:	cbz	w4, 403ec8 <ferror@plt+0x2d38>
  403ec4:	orr	w0, w0, #0x8
  403ec8:	cbz	x2, 403f78 <ferror@plt+0x2de8>
  403ecc:	add	x1, x1, #0x1
  403ed0:	mov	x2, #0x7fff                	// #32767
  403ed4:	cmp	x1, x2
  403ed8:	b.eq	4040ec <ferror@plt+0x2f5c>  // b.none
  403edc:	ubfx	x7, x3, #3, #48
  403ee0:	extr	x5, x3, x6, #3
  403ee4:	and	w1, w1, #0x7fff
  403ee8:	mov	x3, #0x0                   	// #0
  403eec:	orr	w1, w1, w8, lsl #15
  403ef0:	bfxil	x3, x7, #0, #48
  403ef4:	fmov	d0, x5
  403ef8:	bfi	x3, x1, #48, #16
  403efc:	fmov	v0.d[1], x3
  403f00:	cbnz	w0, 404148 <ferror@plt+0x2fb8>
  403f04:	ldp	x29, x30, [sp], #48
  403f08:	ret
  403f0c:	orr	x7, x2, x10
  403f10:	cbz	x7, 403da0 <ferror@plt+0x2c10>
  403f14:	and	x4, x4, #0xff
  403f18:	cmp	x11, x4
  403f1c:	b.eq	40415c <ferror@plt+0x2fcc>  // b.none
  403f20:	cmp	w0, #0x0
  403f24:	b.gt	404094 <ferror@plt+0x2f04>
  403f28:	cbz	w0, 40404c <ferror@plt+0x2ebc>
  403f2c:	mov	w8, w4
  403f30:	cbnz	x1, 404368 <ferror@plt+0x31d8>
  403f34:	orr	x1, x3, x6
  403f38:	cbz	x1, 404000 <ferror@plt+0x2e70>
  403f3c:	cmn	w0, #0x1
  403f40:	b.eq	4046a8 <ferror@plt+0x3518>  // b.none
  403f44:	mov	x1, #0x7fff                	// #32767
  403f48:	mvn	w0, w0
  403f4c:	cmp	x13, x1
  403f50:	b.ne	40437c <ferror@plt+0x31ec>  // b.any
  403f54:	orr	x0, x2, x10
  403f58:	and	x11, x8, #0xff
  403f5c:	cbz	x0, 4042e0 <ferror@plt+0x3150>
  403f60:	lsr	x0, x2, #50
  403f64:	mov	x6, x10
  403f68:	eor	x0, x0, #0x1
  403f6c:	mov	x3, x2
  403f70:	and	w0, w0, #0x1
  403f74:	mov	x1, #0x7fff                	// #32767
  403f78:	mov	x2, #0x7fff                	// #32767
  403f7c:	extr	x5, x3, x6, #3
  403f80:	lsr	x7, x3, #3
  403f84:	cmp	x1, x2
  403f88:	b.ne	404040 <ferror@plt+0x2eb0>  // b.any
  403f8c:	orr	x1, x7, x5
  403f90:	cbz	x1, 4047fc <ferror@plt+0x366c>
  403f94:	orr	x7, x7, #0x800000000000
  403f98:	mov	w1, #0x7fff                	// #32767
  403f9c:	and	x7, x7, #0xffffffffffff
  403fa0:	b	403ee8 <ferror@plt+0x2d58>
  403fa4:	cmp	w0, #0x0
  403fa8:	b.le	40415c <ferror@plt+0x2fcc>
  403fac:	cbz	x13, 40409c <ferror@plt+0x2f0c>
  403fb0:	orr	x2, x2, #0x8000000000000
  403fb4:	mov	x4, #0x7fff                	// #32767
  403fb8:	cmp	x1, x4
  403fbc:	b.eq	404248 <ferror@plt+0x30b8>  // b.none
  403fc0:	cmp	w0, #0x74
  403fc4:	b.gt	4043bc <ferror@plt+0x322c>
  403fc8:	cmp	w0, #0x3f
  403fcc:	b.gt	404458 <ferror@plt+0x32c8>
  403fd0:	mov	w4, #0x40                  	// #64
  403fd4:	sub	w4, w4, w0
  403fd8:	lsr	x7, x10, x0
  403fdc:	lsl	x10, x10, x4
  403fe0:	cmp	x10, #0x0
  403fe4:	lsl	x4, x2, x4
  403fe8:	cset	x5, ne  // ne = any
  403fec:	orr	x4, x4, x7
  403ff0:	lsr	x2, x2, x0
  403ff4:	orr	x0, x4, x5
  403ff8:	add	x3, x3, x2
  403ffc:	b	4043c8 <ferror@plt+0x3238>
  404000:	mov	x0, #0x7fff                	// #32767
  404004:	cmp	x13, x0
  404008:	b.eq	404634 <ferror@plt+0x34a4>  // b.none
  40400c:	mov	x3, x2
  404010:	mov	x6, x10
  404014:	mov	x1, x13
  404018:	mov	x14, x4
  40401c:	nop
  404020:	orr	x7, x6, x3
  404024:	and	x0, x6, #0x7
  404028:	mov	w4, #0x0                   	// #0
  40402c:	cbnz	x1, 403e9c <ferror@plt+0x2d0c>
  404030:	cbnz	x7, 403e90 <ferror@plt+0x2d00>
  404034:	mov	x5, #0x0                   	// #0
  404038:	mov	x1, #0x0                   	// #0
  40403c:	mov	w0, #0x0                   	// #0
  404040:	and	x7, x7, #0xffffffffffff
  404044:	and	w1, w1, #0x7fff
  404048:	b	403ee8 <ferror@plt+0x2d58>
  40404c:	add	x7, x1, #0x1
  404050:	tst	x7, #0x7ffe
  404054:	b.ne	404338 <ferror@plt+0x31a8>  // b.any
  404058:	orr	x11, x3, x6
  40405c:	orr	x7, x2, x10
  404060:	cbnz	x1, 4044c8 <ferror@plt+0x3338>
  404064:	cbz	x11, 404554 <ferror@plt+0x33c4>
  404068:	cbz	x7, 404568 <ferror@plt+0x33d8>
  40406c:	subs	x9, x6, x10
  404070:	cmp	x6, x10
  404074:	sbc	x5, x3, x2
  404078:	tbz	x5, #51, 404710 <ferror@plt+0x3580>
  40407c:	subs	x6, x10, x6
  404080:	mov	w8, w4
  404084:	sbc	x3, x2, x3
  404088:	mov	x14, x4
  40408c:	orr	x7, x6, x3
  404090:	b	403e8c <ferror@plt+0x2cfc>
  404094:	orr	x2, x2, #0x8000000000000
  404098:	b	403dcc <ferror@plt+0x2c3c>
  40409c:	orr	x4, x2, x10
  4040a0:	cbz	x4, 404274 <ferror@plt+0x30e4>
  4040a4:	subs	w0, w0, #0x1
  4040a8:	b.ne	403fb4 <ferror@plt+0x2e24>  // b.any
  4040ac:	adds	x6, x6, x10
  4040b0:	adc	x3, x2, x3
  4040b4:	nop
  4040b8:	tbz	x3, #51, 404020 <ferror@plt+0x2e90>
  4040bc:	add	x1, x1, #0x1
  4040c0:	mov	x0, #0x7fff                	// #32767
  4040c4:	cmp	x1, x0
  4040c8:	b.eq	404574 <ferror@plt+0x33e4>  // b.none
  4040cc:	and	x0, x6, #0x1
  4040d0:	and	x2, x3, #0xfff7ffffffffffff
  4040d4:	orr	x6, x0, x6, lsr #1
  4040d8:	mov	w4, #0x0                   	// #0
  4040dc:	orr	x6, x6, x3, lsl #63
  4040e0:	lsr	x3, x2, #1
  4040e4:	and	x0, x6, #0x7
  4040e8:	b	403e9c <ferror@plt+0x2d0c>
  4040ec:	and	x2, x12, #0xc00000
  4040f0:	cbz	x2, 404128 <ferror@plt+0x2f98>
  4040f4:	cmp	x2, #0x400, lsl #12
  4040f8:	b.eq	404124 <ferror@plt+0x2f94>  // b.none
  4040fc:	cmp	x2, #0x800, lsl #12
  404100:	and	w14, w14, #0x1
  404104:	csel	w14, w14, wzr, eq  // eq = none
  404108:	cbnz	w14, 404128 <ferror@plt+0x2f98>
  40410c:	mov	w1, #0x14                  	// #20
  404110:	mov	x5, #0xffffffffffffffff    	// #-1
  404114:	orr	w0, w0, w1
  404118:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  40411c:	mov	x1, #0x7ffe                	// #32766
  404120:	b	404040 <ferror@plt+0x2eb0>
  404124:	cbnz	x14, 40410c <ferror@plt+0x2f7c>
  404128:	mov	w1, #0x14                  	// #20
  40412c:	and	x11, x8, #0xff
  404130:	orr	w0, w0, w1
  404134:	mov	x2, #0x0                   	// #0
  404138:	fmov	d0, x2
  40413c:	lsl	x11, x11, #63
  404140:	orr	x3, x11, #0x7fff000000000000
  404144:	fmov	v0.d[1], x3
  404148:	str	q0, [sp, #16]
  40414c:	bl	404ba0 <ferror@plt+0x3a10>
  404150:	ldr	q0, [sp, #16]
  404154:	ldp	x29, x30, [sp], #48
  404158:	ret
  40415c:	cbz	w0, 4042f8 <ferror@plt+0x3168>
  404160:	cbz	x1, 4042b4 <ferror@plt+0x3124>
  404164:	mov	x1, #0x7fff                	// #32767
  404168:	neg	w0, w0
  40416c:	orr	x3, x3, #0x8000000000000
  404170:	cmp	x13, x1
  404174:	b.eq	4042d4 <ferror@plt+0x3144>  // b.none
  404178:	cmp	w0, #0x74
  40417c:	b.gt	4045c8 <ferror@plt+0x3438>
  404180:	cmp	w0, #0x3f
  404184:	b.gt	40467c <ferror@plt+0x34ec>
  404188:	mov	w1, #0x40                  	// #64
  40418c:	sub	w1, w1, w0
  404190:	lsr	x4, x6, x0
  404194:	lsl	x6, x6, x1
  404198:	cmp	x6, #0x0
  40419c:	lsl	x6, x3, x1
  4041a0:	cset	x1, ne  // ne = any
  4041a4:	orr	x6, x6, x4
  4041a8:	lsr	x0, x3, x0
  4041ac:	orr	x6, x6, x1
  4041b0:	add	x2, x2, x0
  4041b4:	adds	x6, x6, x10
  4041b8:	mov	x1, x13
  4041bc:	cinc	x3, x2, cs  // cs = hs, nlast
  4041c0:	b	4040b8 <ferror@plt+0x2f28>
  4041c4:	mov	w0, #0x10                  	// #16
  4041c8:	cbz	x14, 4041d4 <ferror@plt+0x3044>
  4041cc:	adds	x6, x6, #0x8
  4041d0:	cinc	x3, x3, cs  // cs = hs, nlast
  4041d4:	and	x2, x3, #0x8000000000000
  4041d8:	cbz	w4, 403ec8 <ferror@plt+0x2d38>
  4041dc:	orr	w0, w0, #0x8
  4041e0:	b	403ec8 <ferror@plt+0x2d38>
  4041e4:	mov	w0, #0x10                  	// #16
  4041e8:	cbnz	x14, 4041d4 <ferror@plt+0x3044>
  4041ec:	b	4041cc <ferror@plt+0x303c>
  4041f0:	and	x2, x6, #0xf
  4041f4:	mov	w0, #0x10                  	// #16
  4041f8:	cmp	x2, #0x4
  4041fc:	b.eq	4041d4 <ferror@plt+0x3044>  // b.none
  404200:	adds	x6, x6, #0x4
  404204:	cinc	x3, x3, cs  // cs = hs, nlast
  404208:	b	4041d4 <ferror@plt+0x3044>
  40420c:	mov	x6, x5
  404210:	and	x3, x3, #0xfff7ffffffffffff
  404214:	sub	x1, x1, x2
  404218:	orr	x7, x6, x3
  40421c:	and	x0, x6, #0x7
  404220:	mov	w4, #0x0                   	// #0
  404224:	cbz	x1, 404030 <ferror@plt+0x2ea0>
  404228:	b	403e9c <ferror@plt+0x2d0c>
  40422c:	clz	x3, x6
  404230:	add	w0, w3, #0x34
  404234:	cmp	w0, #0x3f
  404238:	b.le	403e30 <ferror@plt+0x2ca0>
  40423c:	sub	w3, w3, #0xc
  404240:	lsl	x3, x6, x3
  404244:	b	403e44 <ferror@plt+0x2cb4>
  404248:	orr	x0, x3, x6
  40424c:	cbz	x0, 4042e0 <ferror@plt+0x3150>
  404250:	lsr	x0, x3, #50
  404254:	mov	x1, #0x7fff                	// #32767
  404258:	eor	x0, x0, #0x1
  40425c:	and	w0, w0, #0x1
  404260:	b	403f78 <ferror@plt+0x2de8>
  404264:	orr	x2, x2, x10
  404268:	cmp	x2, #0x0
  40426c:	cset	x4, ne  // ne = any
  404270:	b	403e14 <ferror@plt+0x2c84>
  404274:	mov	x0, #0x7fff                	// #32767
  404278:	cmp	x1, x0
  40427c:	b.ne	404020 <ferror@plt+0x2e90>  // b.any
  404280:	orr	x0, x3, x6
  404284:	cbnz	x0, 404250 <ferror@plt+0x30c0>
  404288:	mov	x5, #0x0                   	// #0
  40428c:	mov	x7, #0x0                   	// #0
  404290:	mov	w0, #0x0                   	// #0
  404294:	b	403f8c <ferror@plt+0x2dfc>
  404298:	and	x2, x3, #0x8000000000000
  40429c:	mov	w0, #0x0                   	// #0
  4042a0:	cbz	w4, 403ec8 <ferror@plt+0x2d38>
  4042a4:	mov	w0, #0x0                   	// #0
  4042a8:	tbz	w12, #11, 403ec8 <ferror@plt+0x2d38>
  4042ac:	orr	w0, w0, #0x8
  4042b0:	b	403ec8 <ferror@plt+0x2d38>
  4042b4:	orr	x1, x3, x6
  4042b8:	cbz	x1, 404640 <ferror@plt+0x34b0>
  4042bc:	cmn	w0, #0x1
  4042c0:	b.eq	404790 <ferror@plt+0x3600>  // b.none
  4042c4:	mov	x1, #0x7fff                	// #32767
  4042c8:	mvn	w0, w0
  4042cc:	cmp	x13, x1
  4042d0:	b.ne	404178 <ferror@plt+0x2fe8>  // b.any
  4042d4:	orr	x0, x2, x10
  4042d8:	cbnz	x0, 403f60 <ferror@plt+0x2dd0>
  4042dc:	nop
  4042e0:	mov	x2, #0x0                   	// #0
  4042e4:	fmov	d0, x2
  4042e8:	lsl	x0, x11, #63
  4042ec:	orr	x3, x0, #0x7fff000000000000
  4042f0:	fmov	v0.d[1], x3
  4042f4:	b	403f04 <ferror@plt+0x2d74>
  4042f8:	add	x7, x1, #0x1
  4042fc:	tst	x7, #0x7ffe
  404300:	b.ne	404484 <ferror@plt+0x32f4>  // b.any
  404304:	orr	x11, x3, x6
  404308:	cbnz	x1, 40460c <ferror@plt+0x347c>
  40430c:	orr	x7, x2, x10
  404310:	cbz	x11, 404670 <ferror@plt+0x34e0>
  404314:	cbz	x7, 404568 <ferror@plt+0x33d8>
  404318:	adds	x6, x6, x10
  40431c:	adc	x3, x2, x3
  404320:	tbz	x3, #51, 403e88 <ferror@plt+0x2cf8>
  404324:	and	x3, x3, #0xfff7ffffffffffff
  404328:	and	x0, x6, #0x7
  40432c:	mov	w4, #0x0                   	// #0
  404330:	mov	x1, #0x1                   	// #1
  404334:	b	403e9c <ferror@plt+0x2d0c>
  404338:	subs	x9, x6, x10
  40433c:	cmp	x6, x10
  404340:	sbc	x5, x3, x2
  404344:	tbnz	x5, #51, 4044b0 <ferror@plt+0x3320>
  404348:	orr	x7, x9, x5
  40434c:	cbnz	x7, 4045c0 <ferror@plt+0x3430>
  404350:	and	x12, x12, #0xc00000
  404354:	mov	x5, #0x0                   	// #0
  404358:	cmp	x12, #0x800, lsl #12
  40435c:	mov	x1, #0x0                   	// #0
  404360:	cset	w8, eq  // eq = none
  404364:	b	404040 <ferror@plt+0x2eb0>
  404368:	mov	x1, #0x7fff                	// #32767
  40436c:	neg	w0, w0
  404370:	orr	x3, x3, #0x8000000000000
  404374:	cmp	x13, x1
  404378:	b.eq	403f54 <ferror@plt+0x2dc4>  // b.none
  40437c:	cmp	w0, #0x74
  404380:	b.gt	404438 <ferror@plt+0x32a8>
  404384:	cmp	w0, #0x3f
  404388:	b.gt	4045d8 <ferror@plt+0x3448>
  40438c:	mov	w1, #0x40                  	// #64
  404390:	sub	w1, w1, w0
  404394:	lsr	x5, x6, x0
  404398:	lsl	x6, x6, x1
  40439c:	cmp	x6, #0x0
  4043a0:	lsl	x6, x3, x1
  4043a4:	cset	x1, ne  // ne = any
  4043a8:	orr	x6, x6, x5
  4043ac:	lsr	x0, x3, x0
  4043b0:	orr	x6, x6, x1
  4043b4:	sub	x2, x2, x0
  4043b8:	b	404444 <ferror@plt+0x32b4>
  4043bc:	orr	x2, x2, x10
  4043c0:	cmp	x2, #0x0
  4043c4:	cset	x0, ne  // ne = any
  4043c8:	adds	x6, x0, x6
  4043cc:	cinc	x3, x3, cs  // cs = hs, nlast
  4043d0:	b	4040b8 <ferror@plt+0x2f28>
  4043d4:	mov	w2, #0x80                  	// #128
  4043d8:	sub	w2, w2, w0
  4043dc:	cmp	w0, #0x40
  4043e0:	sub	w6, w1, #0x3f
  4043e4:	lsl	x0, x3, x2
  4043e8:	orr	x0, x5, x0
  4043ec:	csel	x5, x0, x5, ne  // ne = any
  4043f0:	lsr	x6, x3, x6
  4043f4:	cmp	x5, #0x0
  4043f8:	mov	x3, #0x0                   	// #0
  4043fc:	cset	x0, ne  // ne = any
  404400:	orr	x6, x0, x6
  404404:	mov	x7, x6
  404408:	b	403e8c <ferror@plt+0x2cfc>
  40440c:	mov	w5, #0x80                  	// #128
  404410:	sub	w5, w5, w0
  404414:	subs	w0, w0, #0x40
  404418:	lsl	x5, x2, x5
  40441c:	orr	x5, x10, x5
  404420:	csel	x10, x5, x10, ne  // ne = any
  404424:	lsr	x2, x2, x0
  404428:	cmp	x10, #0x0
  40442c:	cset	x4, ne  // ne = any
  404430:	orr	x4, x4, x2
  404434:	b	403e14 <ferror@plt+0x2c84>
  404438:	orr	x3, x3, x6
  40443c:	cmp	x3, #0x0
  404440:	cset	x6, ne  // ne = any
  404444:	subs	x6, x10, x6
  404448:	mov	x1, x13
  40444c:	sbc	x3, x2, xzr
  404450:	mov	x14, x4
  404454:	b	403e1c <ferror@plt+0x2c8c>
  404458:	mov	w4, #0x80                  	// #128
  40445c:	sub	w4, w4, w0
  404460:	subs	w0, w0, #0x40
  404464:	lsl	x4, x2, x4
  404468:	orr	x4, x10, x4
  40446c:	csel	x10, x4, x10, ne  // ne = any
  404470:	lsr	x2, x2, x0
  404474:	cmp	x10, #0x0
  404478:	cset	x0, ne  // ne = any
  40447c:	orr	x0, x0, x2
  404480:	b	4043c8 <ferror@plt+0x3238>
  404484:	mov	x0, #0x7fff                	// #32767
  404488:	cmp	x7, x0
  40448c:	b.eq	4046c0 <ferror@plt+0x3530>  // b.none
  404490:	adds	x6, x6, x10
  404494:	mov	x1, x7
  404498:	adc	x3, x2, x3
  40449c:	mov	w4, #0x0                   	// #0
  4044a0:	ubfx	x0, x6, #1, #3
  4044a4:	extr	x6, x3, x6, #1
  4044a8:	lsr	x3, x3, #1
  4044ac:	b	403e9c <ferror@plt+0x2d0c>
  4044b0:	cmp	x10, x6
  4044b4:	mov	w8, w4
  4044b8:	sbc	x5, x2, x3
  4044bc:	sub	x6, x10, x6
  4044c0:	mov	x14, x4
  4044c4:	b	403e24 <ferror@plt+0x2c94>
  4044c8:	mov	x12, #0x7fff                	// #32767
  4044cc:	cmp	x1, x12
  4044d0:	b.eq	4044f8 <ferror@plt+0x3368>  // b.none
  4044d4:	cmp	x13, x12
  4044d8:	b.eq	4046ec <ferror@plt+0x355c>  // b.none
  4044dc:	cbnz	x11, 404510 <ferror@plt+0x3380>
  4044e0:	cbnz	x7, 4046fc <ferror@plt+0x356c>
  4044e4:	mov	x5, #0xffffffffffffffff    	// #-1
  4044e8:	mov	x7, #0xffffffffffff        	// #281474976710655
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	mov	w8, #0x0                   	// #0
  4044f4:	b	403f94 <ferror@plt+0x2e04>
  4044f8:	cbz	x11, 4046e4 <ferror@plt+0x3554>
  4044fc:	lsr	x0, x3, #50
  404500:	cmp	x13, x1
  404504:	eor	x0, x0, #0x1
  404508:	and	w0, w0, #0x1
  40450c:	b.eq	4046ec <ferror@plt+0x355c>  // b.none
  404510:	cbz	x7, 403f74 <ferror@plt+0x2de4>
  404514:	bfi	x5, x3, #61, #3
  404518:	lsr	x7, x3, #3
  40451c:	tbz	x3, #50, 404538 <ferror@plt+0x33a8>
  404520:	lsr	x1, x2, #3
  404524:	tbnz	x2, #50, 404538 <ferror@plt+0x33a8>
  404528:	mov	x5, x9
  40452c:	mov	w8, w4
  404530:	bfi	x5, x2, #61, #3
  404534:	mov	x7, x1
  404538:	extr	x7, x7, x5, #61
  40453c:	bfi	x5, x7, #61, #3
  404540:	lsr	x7, x7, #3
  404544:	b	403f8c <ferror@plt+0x2dfc>
  404548:	subs	x6, x6, x10
  40454c:	sbc	x3, x3, x2
  404550:	b	403e1c <ferror@plt+0x2c8c>
  404554:	cbz	x7, 40465c <ferror@plt+0x34cc>
  404558:	mov	x3, x2
  40455c:	mov	x6, x10
  404560:	mov	w8, w4
  404564:	mov	x14, x4
  404568:	mov	x1, #0x0                   	// #0
  40456c:	mov	x2, #0x0                   	// #0
  404570:	b	4042a4 <ferror@plt+0x3114>
  404574:	ands	x2, x12, #0xc00000
  404578:	b.eq	404604 <ferror@plt+0x3474>  // b.none
  40457c:	cmp	x2, #0x400, lsl #12
  404580:	eor	w0, w8, #0x1
  404584:	cset	w1, eq  // eq = none
  404588:	tst	w1, w0
  40458c:	b.ne	4046d8 <ferror@plt+0x3548>  // b.any
  404590:	cmp	x2, #0x800, lsl #12
  404594:	b.eq	40472c <ferror@plt+0x359c>  // b.none
  404598:	cmp	x2, #0x400, lsl #12
  40459c:	mov	w0, #0x14                  	// #20
  4045a0:	b.ne	4040f0 <ferror@plt+0x2f60>  // b.any
  4045a4:	mov	x3, #0xffffffffffffffff    	// #-1
  4045a8:	mov	x1, #0x7ffe                	// #32766
  4045ac:	mov	x6, x3
  4045b0:	mov	w4, #0x0                   	// #0
  4045b4:	mov	w0, #0x14                  	// #20
  4045b8:	cbnz	x14, 4041d4 <ferror@plt+0x3044>
  4045bc:	b	4041cc <ferror@plt+0x303c>
  4045c0:	mov	x6, x9
  4045c4:	b	403e24 <ferror@plt+0x2c94>
  4045c8:	orr	x3, x3, x6
  4045cc:	cmp	x3, #0x0
  4045d0:	cset	x6, ne  // ne = any
  4045d4:	b	4041b4 <ferror@plt+0x3024>
  4045d8:	mov	w1, #0x80                  	// #128
  4045dc:	sub	w1, w1, w0
  4045e0:	subs	w0, w0, #0x40
  4045e4:	lsl	x1, x3, x1
  4045e8:	orr	x1, x6, x1
  4045ec:	csel	x6, x1, x6, ne  // ne = any
  4045f0:	lsr	x3, x3, x0
  4045f4:	cmp	x6, #0x0
  4045f8:	cset	x6, ne  // ne = any
  4045fc:	orr	x6, x6, x3
  404600:	b	404444 <ferror@plt+0x32b4>
  404604:	mov	w0, #0x14                  	// #20
  404608:	b	404134 <ferror@plt+0x2fa4>
  40460c:	mov	x7, #0x7fff                	// #32767
  404610:	cmp	x1, x7
  404614:	b.eq	404748 <ferror@plt+0x35b8>  // b.none
  404618:	cmp	x13, x7
  40461c:	b.eq	4047ac <ferror@plt+0x361c>  // b.none
  404620:	cbnz	x11, 404760 <ferror@plt+0x35d0>
  404624:	mov	x3, x2
  404628:	mov	x6, x10
  40462c:	mov	x1, #0x7fff                	// #32767
  404630:	b	403f78 <ferror@plt+0x2de8>
  404634:	orr	x0, x2, x10
  404638:	cbz	x0, 404288 <ferror@plt+0x30f8>
  40463c:	b	403f60 <ferror@plt+0x2dd0>
  404640:	mov	x0, #0x7fff                	// #32767
  404644:	cmp	x13, x0
  404648:	b.eq	404634 <ferror@plt+0x34a4>  // b.none
  40464c:	mov	x3, x2
  404650:	mov	x6, x10
  404654:	mov	x1, x13
  404658:	b	404020 <ferror@plt+0x2e90>
  40465c:	and	x12, x12, #0xc00000
  404660:	mov	x5, #0x0                   	// #0
  404664:	cmp	x12, #0x800, lsl #12
  404668:	cset	w8, eq  // eq = none
  40466c:	b	404040 <ferror@plt+0x2eb0>
  404670:	mov	x3, x2
  404674:	mov	x6, x10
  404678:	b	403e8c <ferror@plt+0x2cfc>
  40467c:	mov	w1, #0x80                  	// #128
  404680:	sub	w1, w1, w0
  404684:	subs	w0, w0, #0x40
  404688:	lsl	x1, x3, x1
  40468c:	orr	x1, x6, x1
  404690:	csel	x6, x1, x6, ne  // ne = any
  404694:	lsr	x3, x3, x0
  404698:	cmp	x6, #0x0
  40469c:	cset	x6, ne  // ne = any
  4046a0:	orr	x6, x6, x3
  4046a4:	b	4041b4 <ferror@plt+0x3024>
  4046a8:	cmp	x10, x6
  4046ac:	mov	x1, x13
  4046b0:	sbc	x3, x2, x3
  4046b4:	sub	x6, x10, x6
  4046b8:	mov	x14, x4
  4046bc:	b	403e1c <ferror@plt+0x2c8c>
  4046c0:	ands	x2, x12, #0xc00000
  4046c4:	b.eq	404604 <ferror@plt+0x3474>  // b.none
  4046c8:	cmp	x2, #0x400, lsl #12
  4046cc:	eor	w0, w8, #0x1
  4046d0:	csel	w0, w0, wzr, eq  // eq = none
  4046d4:	cbz	w0, 404590 <ferror@plt+0x3400>
  4046d8:	mov	w0, #0x14                  	// #20
  4046dc:	mov	x11, #0x0                   	// #0
  4046e0:	b	404134 <ferror@plt+0x2fa4>
  4046e4:	cmp	x13, x1
  4046e8:	b.ne	4044e0 <ferror@plt+0x3350>  // b.any
  4046ec:	cbz	x7, 4047a0 <ferror@plt+0x3610>
  4046f0:	tst	x2, #0x4000000000000
  4046f4:	csinc	w0, w0, wzr, ne  // ne = any
  4046f8:	cbnz	x11, 404514 <ferror@plt+0x3384>
  4046fc:	mov	w8, w4
  404700:	mov	x3, x2
  404704:	mov	x6, x10
  404708:	mov	x1, #0x7fff                	// #32767
  40470c:	b	403f78 <ferror@plt+0x2de8>
  404710:	orr	x7, x9, x5
  404714:	cbz	x7, 40465c <ferror@plt+0x34cc>
  404718:	mov	x3, x5
  40471c:	and	x0, x9, #0x7
  404720:	mov	x6, x9
  404724:	mov	w4, #0x1                   	// #1
  404728:	b	403e9c <ferror@plt+0x2d0c>
  40472c:	cbnz	x11, 4047c0 <ferror@plt+0x3630>
  404730:	mov	x3, #0xffffffffffffffff    	// #-1
  404734:	mov	w8, #0x0                   	// #0
  404738:	mov	x6, x3
  40473c:	mov	x1, #0x7ffe                	// #32766
  404740:	mov	w0, #0x14                  	// #20
  404744:	b	403ecc <ferror@plt+0x2d3c>
  404748:	cbz	x11, 4047cc <ferror@plt+0x363c>
  40474c:	lsr	x0, x3, #50
  404750:	cmp	x13, x1
  404754:	eor	x0, x0, #0x1
  404758:	and	w0, w0, #0x1
  40475c:	b.eq	4047ec <ferror@plt+0x365c>  // b.none
  404760:	orr	x10, x2, x10
  404764:	cbz	x10, 403f74 <ferror@plt+0x2de4>
  404768:	bfi	x5, x3, #61, #3
  40476c:	lsr	x7, x3, #3
  404770:	tbz	x3, #50, 404538 <ferror@plt+0x33a8>
  404774:	lsr	x1, x2, #3
  404778:	tbnz	x2, #50, 404538 <ferror@plt+0x33a8>
  40477c:	and	x5, x9, #0x1fffffffffffffff
  404780:	mov	w8, w4
  404784:	orr	x5, x5, x2, lsl #61
  404788:	mov	x7, x1
  40478c:	b	404538 <ferror@plt+0x33a8>
  404790:	adds	x6, x6, x10
  404794:	mov	x1, x13
  404798:	adc	x3, x2, x3
  40479c:	b	4040b8 <ferror@plt+0x2f28>
  4047a0:	cbz	x11, 4044e4 <ferror@plt+0x3354>
  4047a4:	mov	x1, #0x7fff                	// #32767
  4047a8:	b	403f78 <ferror@plt+0x2de8>
  4047ac:	orr	x1, x2, x10
  4047b0:	cbnz	x1, 4047dc <ferror@plt+0x364c>
  4047b4:	cbz	x11, 404288 <ferror@plt+0x30f8>
  4047b8:	mov	x1, #0x7fff                	// #32767
  4047bc:	b	403f78 <ferror@plt+0x2de8>
  4047c0:	mov	w0, #0x14                  	// #20
  4047c4:	mov	x11, #0x1                   	// #1
  4047c8:	b	404134 <ferror@plt+0x2fa4>
  4047cc:	cmp	x13, x1
  4047d0:	b.ne	404624 <ferror@plt+0x3494>  // b.any
  4047d4:	orr	x1, x2, x10
  4047d8:	cbz	x1, 404288 <ferror@plt+0x30f8>
  4047dc:	tst	x2, #0x4000000000000
  4047e0:	csinc	w0, w0, wzr, ne  // ne = any
  4047e4:	cbnz	x11, 404768 <ferror@plt+0x35d8>
  4047e8:	b	404624 <ferror@plt+0x3494>
  4047ec:	orr	x1, x2, x10
  4047f0:	cbnz	x1, 4047dc <ferror@plt+0x364c>
  4047f4:	mov	x1, #0x7fff                	// #32767
  4047f8:	b	403f78 <ferror@plt+0x2de8>
  4047fc:	mov	x5, #0x0                   	// #0
  404800:	mov	w1, #0x7fff                	// #32767
  404804:	mov	x7, #0x0                   	// #0
  404808:	b	403ee8 <ferror@plt+0x2d58>
  40480c:	nop
  404810:	cmp	w0, #0x0
  404814:	cbz	w0, 404860 <ferror@plt+0x36d0>
  404818:	cneg	w1, w0, lt  // lt = tstop
  40481c:	mov	w4, #0x403e                	// #16446
  404820:	clz	x3, x1
  404824:	mov	w2, #0x402f                	// #16431
  404828:	sub	w4, w4, w3
  40482c:	lsr	w0, w0, #31
  404830:	sub	w2, w2, w4
  404834:	mov	x3, #0x0                   	// #0
  404838:	and	w4, w4, #0x7fff
  40483c:	lsl	x1, x1, x2
  404840:	and	x1, x1, #0xffffffffffff
  404844:	orr	w0, w4, w0, lsl #15
  404848:	mov	x2, #0x0                   	// #0
  40484c:	bfxil	x3, x1, #0, #48
  404850:	fmov	d0, x2
  404854:	bfi	x3, x0, #48, #16
  404858:	fmov	v0.d[1], x3
  40485c:	ret
  404860:	mov	w4, #0x0                   	// #0
  404864:	mov	x1, #0x0                   	// #0
  404868:	mov	w0, #0x0                   	// #0
  40486c:	mov	x3, #0x0                   	// #0
  404870:	orr	w0, w4, w0, lsl #15
  404874:	bfxil	x3, x1, #0, #48
  404878:	mov	x2, #0x0                   	// #0
  40487c:	fmov	d0, x2
  404880:	bfi	x3, x0, #48, #16
  404884:	fmov	v0.d[1], x3
  404888:	ret
  40488c:	nop
  404890:	stp	x29, x30, [sp, #-48]!
  404894:	mov	x29, sp
  404898:	str	x19, [sp, #16]
  40489c:	str	q0, [sp, #32]
  4048a0:	ldp	x3, x0, [sp, #32]
  4048a4:	mrs	x6, fpcr
  4048a8:	ubfx	x2, x0, #48, #15
  4048ac:	lsr	x4, x0, #63
  4048b0:	add	x1, x2, #0x1
  4048b4:	ubfiz	x0, x0, #3, #48
  4048b8:	tst	x1, #0x7ffe
  4048bc:	and	w4, w4, #0xff
  4048c0:	orr	x0, x0, x3, lsr #61
  4048c4:	lsl	x5, x3, #3
  4048c8:	b.eq	404948 <ferror@plt+0x37b8>  // b.none
  4048cc:	mov	x1, #0xffffffffffffc400    	// #-15360
  4048d0:	add	x2, x2, x1
  4048d4:	cmp	x2, #0x7fe
  4048d8:	b.le	40498c <ferror@plt+0x37fc>
  4048dc:	ands	x0, x6, #0xc00000
  4048e0:	b.eq	404a24 <ferror@plt+0x3894>  // b.none
  4048e4:	cmp	x0, #0x400, lsl #12
  4048e8:	b.eq	404b58 <ferror@plt+0x39c8>  // b.none
  4048ec:	cmp	x0, #0x800, lsl #12
  4048f0:	csel	w7, w4, wzr, eq  // eq = none
  4048f4:	cbnz	w7, 404a24 <ferror@plt+0x3894>
  4048f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4048fc:	mov	x2, #0x7fe                 	// #2046
  404900:	mov	w0, #0x14                  	// #20
  404904:	b.ne	4049d0 <ferror@plt+0x3840>  // b.any
  404908:	cmp	w4, #0x0
  40490c:	add	x3, x1, #0x8
  404910:	csel	x1, x3, x1, ne  // ne = any
  404914:	and	x3, x1, #0x80000000000000
  404918:	cbnz	w7, 4049d8 <ferror@plt+0x3848>
  40491c:	cbnz	x3, 4049e0 <ferror@plt+0x3850>
  404920:	lsr	x1, x1, #3
  404924:	and	w3, w2, #0x7ff
  404928:	and	x4, x4, #0xff
  40492c:	bfi	x1, x3, #52, #12
  404930:	orr	x19, x1, x4, lsl #63
  404934:	bl	404ba0 <ferror@plt+0x3a10>
  404938:	fmov	d0, x19
  40493c:	ldr	x19, [sp, #16]
  404940:	ldp	x29, x30, [sp], #48
  404944:	ret
  404948:	orr	x1, x0, x5
  40494c:	cbnz	x2, 404980 <ferror@plt+0x37f0>
  404950:	cbnz	x1, 4049fc <ferror@plt+0x386c>
  404954:	mov	w0, #0x0                   	// #0
  404958:	and	w2, w2, #0x7ff
  40495c:	mov	x1, #0x0                   	// #0
  404960:	and	x4, x4, #0xff
  404964:	bfi	x1, x2, #52, #12
  404968:	orr	x19, x1, x4, lsl #63
  40496c:	cbnz	w0, 404934 <ferror@plt+0x37a4>
  404970:	fmov	d0, x19
  404974:	ldr	x19, [sp, #16]
  404978:	ldp	x29, x30, [sp], #48
  40497c:	ret
  404980:	cbnz	x1, 404a30 <ferror@plt+0x38a0>
  404984:	mov	x2, #0x7ff                 	// #2047
  404988:	b	404954 <ferror@plt+0x37c4>
  40498c:	cmp	x2, #0x0
  404990:	b.le	404a58 <ferror@plt+0x38c8>
  404994:	cmp	xzr, x3, lsl #7
  404998:	mov	w7, #0x0                   	// #0
  40499c:	cset	x1, ne  // ne = any
  4049a0:	orr	x5, x1, x5, lsr #60
  4049a4:	orr	x1, x5, x0, lsl #4
  4049a8:	mov	w0, #0x0                   	// #0
  4049ac:	tst	x5, #0x7
  4049b0:	b.eq	404b10 <ferror@plt+0x3980>  // b.none
  4049b4:	and	x3, x6, #0xc00000
  4049b8:	cmp	x3, #0x400, lsl #12
  4049bc:	b.eq	404a14 <ferror@plt+0x3884>  // b.none
  4049c0:	cmp	x3, #0x800, lsl #12
  4049c4:	mov	w0, #0x10                  	// #16
  4049c8:	b.eq	404908 <ferror@plt+0x3778>  // b.none
  4049cc:	cbz	x3, 404b1c <ferror@plt+0x398c>
  4049d0:	and	x3, x1, #0x80000000000000
  4049d4:	cbz	w7, 4049dc <ferror@plt+0x384c>
  4049d8:	orr	w0, w0, #0x8
  4049dc:	cbz	x3, 404b10 <ferror@plt+0x3980>
  4049e0:	cmp	x2, #0x7fe
  4049e4:	add	x2, x2, #0x1
  4049e8:	b.eq	404ab8 <ferror@plt+0x3928>  // b.none
  4049ec:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4049f0:	and	w2, w2, #0x7ff
  4049f4:	and	x1, x3, x1, lsr #3
  4049f8:	b	404960 <ferror@plt+0x37d0>
  4049fc:	and	x3, x6, #0xc00000
  404a00:	mov	w7, #0x1                   	// #1
  404a04:	cmp	x3, #0x400, lsl #12
  404a08:	mov	x2, #0x0                   	// #0
  404a0c:	mov	x1, #0x1                   	// #1
  404a10:	b.ne	4049c0 <ferror@plt+0x3830>  // b.any
  404a14:	cbnz	w4, 404a1c <ferror@plt+0x388c>
  404a18:	add	x1, x1, #0x8
  404a1c:	mov	w0, #0x10                  	// #16
  404a20:	b	404914 <ferror@plt+0x3784>
  404a24:	mov	x2, #0x7ff                 	// #2047
  404a28:	mov	w0, #0x14                  	// #20
  404a2c:	b	404958 <ferror@plt+0x37c8>
  404a30:	mov	x3, #0x7fff                	// #32767
  404a34:	extr	x1, x0, x5, #60
  404a38:	lsr	x0, x0, #50
  404a3c:	cmp	x2, x3
  404a40:	lsr	x1, x1, #3
  404a44:	eor	w0, w0, #0x1
  404a48:	orr	x1, x1, #0x8000000000000
  404a4c:	csel	w0, w0, wzr, eq  // eq = none
  404a50:	mov	w2, #0x7ff                 	// #2047
  404a54:	b	404960 <ferror@plt+0x37d0>
  404a58:	cmn	x2, #0x34
  404a5c:	b.lt	4049fc <ferror@plt+0x386c>  // b.tstop
  404a60:	mov	x3, #0x3d                  	// #61
  404a64:	sub	x7, x3, x2
  404a68:	orr	x0, x0, #0x8000000000000
  404a6c:	cmp	x7, #0x3f
  404a70:	b.le	404b30 <ferror@plt+0x39a0>
  404a74:	add	w1, w2, #0x43
  404a78:	cmp	x7, #0x40
  404a7c:	mov	w3, #0xfffffffd            	// #-3
  404a80:	sub	w2, w3, w2
  404a84:	lsl	x1, x0, x1
  404a88:	orr	x1, x5, x1
  404a8c:	csel	x5, x1, x5, ne  // ne = any
  404a90:	lsr	x0, x0, x2
  404a94:	cmp	x5, #0x0
  404a98:	cset	x1, ne  // ne = any
  404a9c:	orr	x1, x1, x0
  404aa0:	cmp	x1, #0x0
  404aa4:	cset	w7, ne  // ne = any
  404aa8:	tst	x1, #0x7
  404aac:	b.eq	404af4 <ferror@plt+0x3964>  // b.none
  404ab0:	mov	x2, #0x0                   	// #0
  404ab4:	b	4049b4 <ferror@plt+0x3824>
  404ab8:	mov	w3, w2
  404abc:	ands	x1, x6, #0xc00000
  404ac0:	b.eq	404ae8 <ferror@plt+0x3958>  // b.none
  404ac4:	cmp	x1, #0x400, lsl #12
  404ac8:	b.eq	404b70 <ferror@plt+0x39e0>  // b.none
  404acc:	cmp	x1, #0x800, lsl #12
  404ad0:	mov	w5, #0x7fe                 	// #2046
  404ad4:	csel	w1, w4, wzr, eq  // eq = none
  404ad8:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404adc:	cmp	w1, #0x0
  404ae0:	csel	w3, w3, w5, ne  // ne = any
  404ae4:	csel	x1, xzr, x2, ne  // ne = any
  404ae8:	mov	w2, #0x14                  	// #20
  404aec:	orr	w0, w0, w2
  404af0:	b	404928 <ferror@plt+0x3798>
  404af4:	and	x3, x1, #0x80000000000000
  404af8:	cbnz	x1, 404b88 <ferror@plt+0x39f8>
  404afc:	nop
  404b00:	mov	w0, #0x0                   	// #0
  404b04:	mov	x2, #0x1                   	// #1
  404b08:	cbnz	x3, 4049ec <ferror@plt+0x385c>
  404b0c:	mov	x2, #0x0                   	// #0
  404b10:	lsr	x1, x1, #3
  404b14:	and	w2, w2, #0x7ff
  404b18:	b	404960 <ferror@plt+0x37d0>
  404b1c:	and	x3, x1, #0xf
  404b20:	cmp	x3, #0x4
  404b24:	add	x3, x1, #0x4
  404b28:	csel	x1, x3, x1, ne  // ne = any
  404b2c:	b	404914 <ferror@plt+0x3784>
  404b30:	add	w1, w2, #0x3
  404b34:	sub	w2, w3, w2
  404b38:	lsl	x3, x5, x1
  404b3c:	cmp	x3, #0x0
  404b40:	cset	x3, ne  // ne = any
  404b44:	lsr	x2, x5, x2
  404b48:	orr	x2, x2, x3
  404b4c:	lsl	x0, x0, x1
  404b50:	orr	x1, x0, x2
  404b54:	b	404aa0 <ferror@plt+0x3910>
  404b58:	cbz	w4, 404a24 <ferror@plt+0x3894>
  404b5c:	mov	x1, #0xffffffffffffffff    	// #-1
  404b60:	mov	x2, #0x7fe                 	// #2046
  404b64:	mov	w7, #0x0                   	// #0
  404b68:	mov	w0, #0x14                  	// #20
  404b6c:	b	404914 <ferror@plt+0x3784>
  404b70:	cmp	w4, #0x0
  404b74:	mov	w1, #0x7fe                 	// #2046
  404b78:	csel	w3, w2, w1, eq  // eq = none
  404b7c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404b80:	csel	x1, xzr, x2, eq  // eq = none
  404b84:	b	404ae8 <ferror@plt+0x3958>
  404b88:	tbz	w6, #11, 404b00 <ferror@plt+0x3970>
  404b8c:	mov	w0, #0x0                   	// #0
  404b90:	mov	x2, #0x0                   	// #0
  404b94:	orr	w0, w0, #0x8
  404b98:	b	4049dc <ferror@plt+0x384c>
  404b9c:	nop
  404ba0:	tbz	w0, #0, 404bb0 <ferror@plt+0x3a20>
  404ba4:	movi	v1.2s, #0x0
  404ba8:	fdiv	s0, s1, s1
  404bac:	mrs	x1, fpsr
  404bb0:	tbz	w0, #1, 404bc4 <ferror@plt+0x3a34>
  404bb4:	fmov	s1, #1.000000000000000000e+00
  404bb8:	movi	v2.2s, #0x0
  404bbc:	fdiv	s0, s1, s2
  404bc0:	mrs	x1, fpsr
  404bc4:	tbz	w0, #2, 404be4 <ferror@plt+0x3a54>
  404bc8:	mov	w2, #0xc5ae                	// #50606
  404bcc:	mov	w1, #0x7f7fffff            	// #2139095039
  404bd0:	movk	w2, #0x749d, lsl #16
  404bd4:	fmov	s1, w1
  404bd8:	fmov	s2, w2
  404bdc:	fadd	s0, s1, s2
  404be0:	mrs	x1, fpsr
  404be4:	tbz	w0, #3, 404bf4 <ferror@plt+0x3a64>
  404be8:	movi	v1.2s, #0x80, lsl #16
  404bec:	fmul	s0, s1, s1
  404bf0:	mrs	x1, fpsr
  404bf4:	tbz	w0, #4, 404c0c <ferror@plt+0x3a7c>
  404bf8:	mov	w0, #0x7f7fffff            	// #2139095039
  404bfc:	fmov	s2, #1.000000000000000000e+00
  404c00:	fmov	s1, w0
  404c04:	fsub	s0, s1, s2
  404c08:	mrs	x0, fpsr
  404c0c:	ret
  404c10:	stp	x29, x30, [sp, #-64]!
  404c14:	mov	x29, sp
  404c18:	stp	x19, x20, [sp, #16]
  404c1c:	adrp	x20, 415000 <ferror@plt+0x13e70>
  404c20:	add	x20, x20, #0xdd0
  404c24:	stp	x21, x22, [sp, #32]
  404c28:	adrp	x21, 415000 <ferror@plt+0x13e70>
  404c2c:	add	x21, x21, #0xdc8
  404c30:	sub	x20, x20, x21
  404c34:	mov	w22, w0
  404c38:	stp	x23, x24, [sp, #48]
  404c3c:	mov	x23, x1
  404c40:	mov	x24, x2
  404c44:	bl	400f28 <memmove@plt-0x38>
  404c48:	cmp	xzr, x20, asr #3
  404c4c:	b.eq	404c78 <ferror@plt+0x3ae8>  // b.none
  404c50:	asr	x20, x20, #3
  404c54:	mov	x19, #0x0                   	// #0
  404c58:	ldr	x3, [x21, x19, lsl #3]
  404c5c:	mov	x2, x24
  404c60:	add	x19, x19, #0x1
  404c64:	mov	x1, x23
  404c68:	mov	w0, w22
  404c6c:	blr	x3
  404c70:	cmp	x20, x19
  404c74:	b.ne	404c58 <ferror@plt+0x3ac8>  // b.any
  404c78:	ldp	x19, x20, [sp, #16]
  404c7c:	ldp	x21, x22, [sp, #32]
  404c80:	ldp	x23, x24, [sp, #48]
  404c84:	ldp	x29, x30, [sp], #64
  404c88:	ret
  404c8c:	nop
  404c90:	ret
  404c94:	nop
  404c98:	adrp	x2, 416000 <ferror@plt+0x14e70>
  404c9c:	mov	x1, #0x0                   	// #0
  404ca0:	ldr	x2, [x2, #296]
  404ca4:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404ca8 <.fini>:
  404ca8:	stp	x29, x30, [sp, #-16]!
  404cac:	mov	x29, sp
  404cb0:	ldp	x29, x30, [sp], #16
  404cb4:	ret
