module counter (
	input wire clk_i,
	input wire enable_i,
	input wire reset_i,
	output reg[3:0] out_o
	);
	
	reg [3:0] reg_counter;
	
	always_ff @(posedge clk_i)
		if (reset_in) begin 
			reg_counter <= 4'b0;
			out_o <= reg_counter;
		end else if (enable_i) begin
			reg_counter <= reg_counter + 1;
			out_o <= reg_counter;
		end
	endmodule