#ifndef CACHESIM_HPP
#define CACHESIM_HPP

#ifdef CCOMPILER
#include <stdint.h>
#else
#include <cstdint>
#endif

struct cache_stats_t {
    uint64_t accesses;
    uint64_t prefetch_issued;
    uint64_t prefetch_hits;
    uint64_t prefetch_misses;
    uint64_t accesses_l2;
    uint64_t accesses_vc;
    uint64_t reads;
    uint64_t read_hits_l1;
    uint64_t read_misses_l1;
    uint64_t read_misses_l2;
    uint64_t writes;
    uint64_t write_hits_l1;
    uint64_t write_misses_l1;
    uint64_t write_misses_l2;
    uint64_t write_back_l1;
    uint64_t write_back_l2;
    uint64_t total_hits_l1;
    uint64_t total_misses_l1;
    double l1_hit_ratio;
    double l1_miss_ratio;
    double overall_miss_ratio;
    double read_hit_ratio;
    double read_miss_ratio;
    double write_hit_ratio;
    double write_miss_ratio;
    double prefetch_hit_ratio;
    uint64_t victim_hits;
    double   avg_access_time_l1;
};

//void setup_cache(uint64_t c1, uint64_t b1, uint64_t s1, uint64_t v,
//                 uint64_t c2, uint64_t b2, uint64_t s2);
void setup_cache(uint64_t c1, uint64_t b1, uint64_t s1, uint64_t p1, uint64_t prefetcher_type);

void cache_access(char type, uint64_t arg, cache_stats_t* p_stats);
void complete_cache(cache_stats_t *p_stats);
uint64_t get_tag(uint64_t address, uint64_t C, uint64_t B, uint64_t S);
uint64_t get_index(uint64_t address, uint64_t C, uint64_t B, uint64_t S);

static const uint64_t DEFAULT_C1 = 12;   /* 4KB Cache */
static const uint64_t DEFAULT_B1 = 5;    /* 32-byte blocks */
static const uint64_t DEFAULT_S1 = 3;    /* 8 blocks per set */
static const uint64_t DEFAULT_P1 = 0;    /* No prefetcher */
static const uint64_t DEFAULT_C2 = 15;   /* 32KB Cache */
static const uint64_t DEFAULT_B2 = 5;    /* 32-byte blocks */
static const uint64_t DEFAULT_S2 = 4;    /* 16 blocks per set */
static const uint64_t DEFAULT_V =  3;    /* 3 blocks in VC */
static const uint64_t DEFAULT_T =  0;    /* No prefetcher */
static const uint64_t MP = 20; 
static const uint64_t PBUFFER_SIZE = 32; 

/** Argument to cache_access rw. Indicates a load */
static const char     READ = 'r';
/** Argument to cache_access rw. Indicates a store */
static const char     WRITE = 'w';

#endif /* CACHESIM_HPP */
