// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/30/2021 19:05:29"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module imagen_lcd (
	CLK,
	RST,
	NCLK,
	GREST,
	HD,
	VD,
	DEN,
	R,
	G,
	B);
input 	CLK;
input 	RST;
output 	NCLK;
output 	GREST;
output 	HD;
output 	VD;
output 	DEN;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;

// Design Ports Information
// NCLK	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GREST	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HD	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VD	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DEN	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_controller_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK~input_o ;
wire \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \RST~input_o ;
wire \lcd_sync_inst|hcount|count[0]~11_combout ;
wire \lcd_sync_inst|hcount|count[5]~29_combout ;
wire \lcd_sync_inst|hcount|count[0]~12 ;
wire \lcd_sync_inst|hcount|count[1]~13_combout ;
wire \lcd_sync_inst|hcount|count[1]~14 ;
wire \lcd_sync_inst|hcount|count[2]~15_combout ;
wire \lcd_sync_inst|hcount|count[2]~16 ;
wire \lcd_sync_inst|hcount|count[3]~17_combout ;
wire \lcd_sync_inst|hcount|count[3]~18 ;
wire \lcd_sync_inst|hcount|count[4]~19_combout ;
wire \lcd_sync_inst|hcount|count[4]~20 ;
wire \lcd_sync_inst|hcount|count[5]~21_combout ;
wire \lcd_sync_inst|hcount|count[5]~22 ;
wire \lcd_sync_inst|hcount|count[6]~23_combout ;
wire \lcd_sync_inst|hcount|count[6]~24 ;
wire \lcd_sync_inst|hcount|count[7]~25_combout ;
wire \lcd_sync_inst|hcount|count[7]~26 ;
wire \lcd_sync_inst|hcount|count[8]~27_combout ;
wire \lcd_sync_inst|hcount|count[8]~28 ;
wire \lcd_sync_inst|hcount|count[9]~30_combout ;
wire \lcd_sync_inst|hcount|count[9]~31 ;
wire \lcd_sync_inst|hcount|count[10]~32_combout ;
wire \lcd_sync_inst|hcount|Equal0~0_combout ;
wire \lcd_sync_inst|hcount|Equal0~2_combout ;
wire \lcd_sync_inst|hcount|Equal0~1_combout ;
wire \lcd_sync_inst|hcount|Equal0~3_combout ;
wire \lcd_sync_inst|vcount|count[0]~10_combout ;
wire \lcd_sync_inst|vcount|Equal0~0_combout ;
wire \lcd_sync_inst|vcount|count[4]~19 ;
wire \lcd_sync_inst|vcount|count[5]~20_combout ;
wire \lcd_sync_inst|vcount|count[5]~21 ;
wire \lcd_sync_inst|vcount|count[6]~24_combout ;
wire \lcd_sync_inst|vcount|count[6]~25 ;
wire \lcd_sync_inst|vcount|count[7]~26_combout ;
wire \lcd_sync_inst|vcount|count[7]~27 ;
wire \lcd_sync_inst|vcount|count[8]~28_combout ;
wire \lcd_sync_inst|vcount|count[8]~29 ;
wire \lcd_sync_inst|vcount|count[9]~30_combout ;
wire \lcd_sync_inst|vcount|count[4]~22_combout ;
wire \lcd_sync_inst|vcount|count[4]~23_combout ;
wire \lcd_sync_inst|vcount|count[0]~11 ;
wire \lcd_sync_inst|vcount|count[1]~12_combout ;
wire \lcd_sync_inst|vcount|count[1]~13 ;
wire \lcd_sync_inst|vcount|count[2]~14_combout ;
wire \lcd_sync_inst|vcount|count[2]~15 ;
wire \lcd_sync_inst|vcount|count[3]~16_combout ;
wire \lcd_sync_inst|vcount|count[3]~17 ;
wire \lcd_sync_inst|vcount|count[4]~18_combout ;
wire \lcd_sync_inst|DEN~0_combout ;
wire \lcd_sync_inst|vcount|Equal0~1_combout ;
wire \lcd_sync_inst|DEN~1_combout ;
wire \lcd_sync_inst|DEN~2_combout ;
wire \lcd_sync_inst|LessThan2~0_combout ;
wire \lcd_sync_inst|LessThan2~1_combout ;
wire \lcd_sync_inst|DEN~3_combout ;
wire \lcd_sync_inst|DEN~4_combout ;
wire \lcd_sync_inst|DEN~5_combout ;
wire \lcd_sync_inst|DEN~6_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~8_combout ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~12_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ;
wire \Add1~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add0~0_combout ;
wire \Add0~2_combout ;
wire \Add0~4_combout ;
wire \Add0~6_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~55_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~62_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~69_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~76_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~104_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout ;
wire \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout ;
wire [4:0] \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w ;
wire [10:0] \lcd_sync_inst|hcount|count ;
wire [9:0] \lcd_sync_inst|vcount|count ;
wire [3:0] \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [4:0] \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;

assign \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \NCLK~output (
	.i(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NCLK),
	.obar());
// synopsys translate_off
defparam \NCLK~output .bus_hold = "false";
defparam \NCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GREST~output (
	.i(\RST~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GREST),
	.obar());
// synopsys translate_off
defparam \GREST~output .bus_hold = "false";
defparam \GREST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \HD~output (
	.i(\lcd_sync_inst|hcount|Equal0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HD),
	.obar());
// synopsys translate_off
defparam \HD~output .bus_hold = "false";
defparam \HD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \VD~output (
	.i(\lcd_sync_inst|vcount|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VD),
	.obar());
// synopsys translate_off
defparam \VD~output .bus_hold = "false";
defparam \VD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \DEN~output (
	.i(\lcd_sync_inst|DEN~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DEN),
	.obar());
// synopsys translate_off
defparam \DEN~output .bus_hold = "false";
defparam \DEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \R[0]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \R[1]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \R[2]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \R[3]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \R[4]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \R[5]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \R[6]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \R[7]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \G[0]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \G[1]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \G[2]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \G[3]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \G[4]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \G[5]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \G[6]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \G[7]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \B[0]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \B[1]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \B[2]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \B[3]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \B[4]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \B[5]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \B[6]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \B[7]~output (
	.i(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[0]~11 (
// Equation(s):
// \lcd_sync_inst|hcount|count[0]~11_combout  = \lcd_sync_inst|hcount|count [0] $ (VCC)
// \lcd_sync_inst|hcount|count[0]~12  = CARRY(\lcd_sync_inst|hcount|count [0])

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lcd_sync_inst|hcount|count[0]~11_combout ),
	.cout(\lcd_sync_inst|hcount|count[0]~12 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[0]~11 .lut_mask = 16'h33CC;
defparam \lcd_sync_inst|hcount|count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[5]~29 (
// Equation(s):
// \lcd_sync_inst|hcount|count[5]~29_combout  = (!\lcd_sync_inst|hcount|Equal0~3_combout ) # (!\RST~input_o )

	.dataa(\RST~input_o ),
	.datab(gnd),
	.datac(\lcd_sync_inst|hcount|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[5]~29 .lut_mask = 16'h5F5F;
defparam \lcd_sync_inst|hcount|count[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \lcd_sync_inst|hcount|count[0] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[0] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[1]~13 (
// Equation(s):
// \lcd_sync_inst|hcount|count[1]~13_combout  = (\lcd_sync_inst|hcount|count [1] & (!\lcd_sync_inst|hcount|count[0]~12 )) # (!\lcd_sync_inst|hcount|count [1] & ((\lcd_sync_inst|hcount|count[0]~12 ) # (GND)))
// \lcd_sync_inst|hcount|count[1]~14  = CARRY((!\lcd_sync_inst|hcount|count[0]~12 ) # (!\lcd_sync_inst|hcount|count [1]))

	.dataa(\lcd_sync_inst|hcount|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[0]~12 ),
	.combout(\lcd_sync_inst|hcount|count[1]~13_combout ),
	.cout(\lcd_sync_inst|hcount|count[1]~14 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[1]~13 .lut_mask = 16'h5A5F;
defparam \lcd_sync_inst|hcount|count[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N11
dffeas \lcd_sync_inst|hcount|count[1] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[1] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[2]~15 (
// Equation(s):
// \lcd_sync_inst|hcount|count[2]~15_combout  = (\lcd_sync_inst|hcount|count [2] & (\lcd_sync_inst|hcount|count[1]~14  $ (GND))) # (!\lcd_sync_inst|hcount|count [2] & (!\lcd_sync_inst|hcount|count[1]~14  & VCC))
// \lcd_sync_inst|hcount|count[2]~16  = CARRY((\lcd_sync_inst|hcount|count [2] & !\lcd_sync_inst|hcount|count[1]~14 ))

	.dataa(\lcd_sync_inst|hcount|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[1]~14 ),
	.combout(\lcd_sync_inst|hcount|count[2]~15_combout ),
	.cout(\lcd_sync_inst|hcount|count[2]~16 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[2]~15 .lut_mask = 16'hA50A;
defparam \lcd_sync_inst|hcount|count[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \lcd_sync_inst|hcount|count[2] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[2] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[3]~17 (
// Equation(s):
// \lcd_sync_inst|hcount|count[3]~17_combout  = (\lcd_sync_inst|hcount|count [3] & (!\lcd_sync_inst|hcount|count[2]~16 )) # (!\lcd_sync_inst|hcount|count [3] & ((\lcd_sync_inst|hcount|count[2]~16 ) # (GND)))
// \lcd_sync_inst|hcount|count[3]~18  = CARRY((!\lcd_sync_inst|hcount|count[2]~16 ) # (!\lcd_sync_inst|hcount|count [3]))

	.dataa(\lcd_sync_inst|hcount|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[2]~16 ),
	.combout(\lcd_sync_inst|hcount|count[3]~17_combout ),
	.cout(\lcd_sync_inst|hcount|count[3]~18 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[3]~17 .lut_mask = 16'h5A5F;
defparam \lcd_sync_inst|hcount|count[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \lcd_sync_inst|hcount|count[3] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[3] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[4]~19 (
// Equation(s):
// \lcd_sync_inst|hcount|count[4]~19_combout  = (\lcd_sync_inst|hcount|count [4] & (\lcd_sync_inst|hcount|count[3]~18  $ (GND))) # (!\lcd_sync_inst|hcount|count [4] & (!\lcd_sync_inst|hcount|count[3]~18  & VCC))
// \lcd_sync_inst|hcount|count[4]~20  = CARRY((\lcd_sync_inst|hcount|count [4] & !\lcd_sync_inst|hcount|count[3]~18 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[3]~18 ),
	.combout(\lcd_sync_inst|hcount|count[4]~19_combout ),
	.cout(\lcd_sync_inst|hcount|count[4]~20 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[4]~19 .lut_mask = 16'hC30C;
defparam \lcd_sync_inst|hcount|count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N17
dffeas \lcd_sync_inst|hcount|count[4] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[4] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[5]~21 (
// Equation(s):
// \lcd_sync_inst|hcount|count[5]~21_combout  = (\lcd_sync_inst|hcount|count [5] & (!\lcd_sync_inst|hcount|count[4]~20 )) # (!\lcd_sync_inst|hcount|count [5] & ((\lcd_sync_inst|hcount|count[4]~20 ) # (GND)))
// \lcd_sync_inst|hcount|count[5]~22  = CARRY((!\lcd_sync_inst|hcount|count[4]~20 ) # (!\lcd_sync_inst|hcount|count [5]))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[4]~20 ),
	.combout(\lcd_sync_inst|hcount|count[5]~21_combout ),
	.cout(\lcd_sync_inst|hcount|count[5]~22 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[5]~21 .lut_mask = 16'h3C3F;
defparam \lcd_sync_inst|hcount|count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N19
dffeas \lcd_sync_inst|hcount|count[5] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[5] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[6]~23 (
// Equation(s):
// \lcd_sync_inst|hcount|count[6]~23_combout  = (\lcd_sync_inst|hcount|count [6] & (\lcd_sync_inst|hcount|count[5]~22  $ (GND))) # (!\lcd_sync_inst|hcount|count [6] & (!\lcd_sync_inst|hcount|count[5]~22  & VCC))
// \lcd_sync_inst|hcount|count[6]~24  = CARRY((\lcd_sync_inst|hcount|count [6] & !\lcd_sync_inst|hcount|count[5]~22 ))

	.dataa(\lcd_sync_inst|hcount|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[5]~22 ),
	.combout(\lcd_sync_inst|hcount|count[6]~23_combout ),
	.cout(\lcd_sync_inst|hcount|count[6]~24 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[6]~23 .lut_mask = 16'hA50A;
defparam \lcd_sync_inst|hcount|count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N21
dffeas \lcd_sync_inst|hcount|count[6] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[6] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[7]~25 (
// Equation(s):
// \lcd_sync_inst|hcount|count[7]~25_combout  = (\lcd_sync_inst|hcount|count [7] & (!\lcd_sync_inst|hcount|count[6]~24 )) # (!\lcd_sync_inst|hcount|count [7] & ((\lcd_sync_inst|hcount|count[6]~24 ) # (GND)))
// \lcd_sync_inst|hcount|count[7]~26  = CARRY((!\lcd_sync_inst|hcount|count[6]~24 ) # (!\lcd_sync_inst|hcount|count [7]))

	.dataa(\lcd_sync_inst|hcount|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[6]~24 ),
	.combout(\lcd_sync_inst|hcount|count[7]~25_combout ),
	.cout(\lcd_sync_inst|hcount|count[7]~26 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[7]~25 .lut_mask = 16'h5A5F;
defparam \lcd_sync_inst|hcount|count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \lcd_sync_inst|hcount|count[7] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[7] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[8]~27 (
// Equation(s):
// \lcd_sync_inst|hcount|count[8]~27_combout  = (\lcd_sync_inst|hcount|count [8] & (\lcd_sync_inst|hcount|count[7]~26  $ (GND))) # (!\lcd_sync_inst|hcount|count [8] & (!\lcd_sync_inst|hcount|count[7]~26  & VCC))
// \lcd_sync_inst|hcount|count[8]~28  = CARRY((\lcd_sync_inst|hcount|count [8] & !\lcd_sync_inst|hcount|count[7]~26 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[7]~26 ),
	.combout(\lcd_sync_inst|hcount|count[8]~27_combout ),
	.cout(\lcd_sync_inst|hcount|count[8]~28 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[8]~27 .lut_mask = 16'hC30C;
defparam \lcd_sync_inst|hcount|count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \lcd_sync_inst|hcount|count[8] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[8] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[9]~30 (
// Equation(s):
// \lcd_sync_inst|hcount|count[9]~30_combout  = (\lcd_sync_inst|hcount|count [9] & (!\lcd_sync_inst|hcount|count[8]~28 )) # (!\lcd_sync_inst|hcount|count [9] & ((\lcd_sync_inst|hcount|count[8]~28 ) # (GND)))
// \lcd_sync_inst|hcount|count[9]~31  = CARRY((!\lcd_sync_inst|hcount|count[8]~28 ) # (!\lcd_sync_inst|hcount|count [9]))

	.dataa(\lcd_sync_inst|hcount|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|hcount|count[8]~28 ),
	.combout(\lcd_sync_inst|hcount|count[9]~30_combout ),
	.cout(\lcd_sync_inst|hcount|count[9]~31 ));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[9]~30 .lut_mask = 16'h5A5F;
defparam \lcd_sync_inst|hcount|count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \lcd_sync_inst|hcount|count[9] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[9] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
cycloneive_lcell_comb \lcd_sync_inst|hcount|count[10]~32 (
// Equation(s):
// \lcd_sync_inst|hcount|count[10]~32_combout  = \lcd_sync_inst|hcount|count[9]~31  $ (!\lcd_sync_inst|hcount|count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_sync_inst|hcount|count [10]),
	.cin(\lcd_sync_inst|hcount|count[9]~31 ),
	.combout(\lcd_sync_inst|hcount|count[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[10]~32 .lut_mask = 16'hF00F;
defparam \lcd_sync_inst|hcount|count[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \lcd_sync_inst|hcount|count[10] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|hcount|count[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|hcount|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|hcount|count[10] .is_wysiwyg = "true";
defparam \lcd_sync_inst|hcount|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \lcd_sync_inst|hcount|Equal0~0 (
// Equation(s):
// \lcd_sync_inst|hcount|Equal0~0_combout  = (((!\lcd_sync_inst|hcount|count [1]) # (!\lcd_sync_inst|hcount|count [0])) # (!\lcd_sync_inst|hcount|count [10])) # (!\lcd_sync_inst|hcount|count [2])

	.dataa(\lcd_sync_inst|hcount|count [2]),
	.datab(\lcd_sync_inst|hcount|count [10]),
	.datac(\lcd_sync_inst|hcount|count [0]),
	.datad(\lcd_sync_inst|hcount|count [1]),
	.cin(gnd),
	.combout(\lcd_sync_inst|hcount|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|hcount|Equal0~0 .lut_mask = 16'h7FFF;
defparam \lcd_sync_inst|hcount|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \lcd_sync_inst|hcount|Equal0~2 (
// Equation(s):
// \lcd_sync_inst|hcount|Equal0~2_combout  = (\lcd_sync_inst|hcount|count [9]) # (!\lcd_sync_inst|hcount|count [4])

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [4]),
	.datac(\lcd_sync_inst|hcount|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lcd_sync_inst|hcount|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|hcount|Equal0~2 .lut_mask = 16'hF3F3;
defparam \lcd_sync_inst|hcount|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
cycloneive_lcell_comb \lcd_sync_inst|hcount|Equal0~1 (
// Equation(s):
// \lcd_sync_inst|hcount|Equal0~1_combout  = (\lcd_sync_inst|hcount|count [6]) # ((\lcd_sync_inst|hcount|count [5]) # ((\lcd_sync_inst|hcount|count [7]) # (!\lcd_sync_inst|hcount|count [3])))

	.dataa(\lcd_sync_inst|hcount|count [6]),
	.datab(\lcd_sync_inst|hcount|count [5]),
	.datac(\lcd_sync_inst|hcount|count [7]),
	.datad(\lcd_sync_inst|hcount|count [3]),
	.cin(gnd),
	.combout(\lcd_sync_inst|hcount|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|hcount|Equal0~1 .lut_mask = 16'hFEFF;
defparam \lcd_sync_inst|hcount|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \lcd_sync_inst|hcount|Equal0~3 (
// Equation(s):
// \lcd_sync_inst|hcount|Equal0~3_combout  = (\lcd_sync_inst|hcount|count [8]) # ((\lcd_sync_inst|hcount|Equal0~0_combout ) # ((\lcd_sync_inst|hcount|Equal0~2_combout ) # (\lcd_sync_inst|hcount|Equal0~1_combout )))

	.dataa(\lcd_sync_inst|hcount|count [8]),
	.datab(\lcd_sync_inst|hcount|Equal0~0_combout ),
	.datac(\lcd_sync_inst|hcount|Equal0~2_combout ),
	.datad(\lcd_sync_inst|hcount|Equal0~1_combout ),
	.cin(gnd),
	.combout(\lcd_sync_inst|hcount|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|hcount|Equal0~3 .lut_mask = 16'hFFFE;
defparam \lcd_sync_inst|hcount|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[0]~10 (
// Equation(s):
// \lcd_sync_inst|vcount|count[0]~10_combout  = \lcd_sync_inst|vcount|count [0] $ (VCC)
// \lcd_sync_inst|vcount|count[0]~11  = CARRY(\lcd_sync_inst|vcount|count [0])

	.dataa(\lcd_sync_inst|vcount|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lcd_sync_inst|vcount|count[0]~10_combout ),
	.cout(\lcd_sync_inst|vcount|count[0]~11 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[0]~10 .lut_mask = 16'h55AA;
defparam \lcd_sync_inst|vcount|count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \lcd_sync_inst|vcount|Equal0~0 (
// Equation(s):
// \lcd_sync_inst|vcount|Equal0~0_combout  = (((\lcd_sync_inst|vcount|count [1]) # (\lcd_sync_inst|vcount|count [0])) # (!\lcd_sync_inst|vcount|count [2])) # (!\lcd_sync_inst|vcount|count [3])

	.dataa(\lcd_sync_inst|vcount|count [3]),
	.datab(\lcd_sync_inst|vcount|count [2]),
	.datac(\lcd_sync_inst|vcount|count [1]),
	.datad(\lcd_sync_inst|vcount|count [0]),
	.cin(gnd),
	.combout(\lcd_sync_inst|vcount|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|vcount|Equal0~0 .lut_mask = 16'hFFF7;
defparam \lcd_sync_inst|vcount|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[4]~18 (
// Equation(s):
// \lcd_sync_inst|vcount|count[4]~18_combout  = (\lcd_sync_inst|vcount|count [4] & (\lcd_sync_inst|vcount|count[3]~17  $ (GND))) # (!\lcd_sync_inst|vcount|count [4] & (!\lcd_sync_inst|vcount|count[3]~17  & VCC))
// \lcd_sync_inst|vcount|count[4]~19  = CARRY((\lcd_sync_inst|vcount|count [4] & !\lcd_sync_inst|vcount|count[3]~17 ))

	.dataa(\lcd_sync_inst|vcount|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[3]~17 ),
	.combout(\lcd_sync_inst|vcount|count[4]~18_combout ),
	.cout(\lcd_sync_inst|vcount|count[4]~19 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[4]~18 .lut_mask = 16'hA50A;
defparam \lcd_sync_inst|vcount|count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[5]~20 (
// Equation(s):
// \lcd_sync_inst|vcount|count[5]~20_combout  = (\lcd_sync_inst|vcount|count [5] & (!\lcd_sync_inst|vcount|count[4]~19 )) # (!\lcd_sync_inst|vcount|count [5] & ((\lcd_sync_inst|vcount|count[4]~19 ) # (GND)))
// \lcd_sync_inst|vcount|count[5]~21  = CARRY((!\lcd_sync_inst|vcount|count[4]~19 ) # (!\lcd_sync_inst|vcount|count [5]))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[4]~19 ),
	.combout(\lcd_sync_inst|vcount|count[5]~20_combout ),
	.cout(\lcd_sync_inst|vcount|count[5]~21 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[5]~20 .lut_mask = 16'h3C3F;
defparam \lcd_sync_inst|vcount|count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N17
dffeas \lcd_sync_inst|vcount|count[5] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[5] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[6]~24 (
// Equation(s):
// \lcd_sync_inst|vcount|count[6]~24_combout  = (\lcd_sync_inst|vcount|count [6] & (\lcd_sync_inst|vcount|count[5]~21  $ (GND))) # (!\lcd_sync_inst|vcount|count [6] & (!\lcd_sync_inst|vcount|count[5]~21  & VCC))
// \lcd_sync_inst|vcount|count[6]~25  = CARRY((\lcd_sync_inst|vcount|count [6] & !\lcd_sync_inst|vcount|count[5]~21 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[5]~21 ),
	.combout(\lcd_sync_inst|vcount|count[6]~24_combout ),
	.cout(\lcd_sync_inst|vcount|count[6]~25 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[6]~24 .lut_mask = 16'hC30C;
defparam \lcd_sync_inst|vcount|count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N19
dffeas \lcd_sync_inst|vcount|count[6] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[6] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[7]~26 (
// Equation(s):
// \lcd_sync_inst|vcount|count[7]~26_combout  = (\lcd_sync_inst|vcount|count [7] & (!\lcd_sync_inst|vcount|count[6]~25 )) # (!\lcd_sync_inst|vcount|count [7] & ((\lcd_sync_inst|vcount|count[6]~25 ) # (GND)))
// \lcd_sync_inst|vcount|count[7]~27  = CARRY((!\lcd_sync_inst|vcount|count[6]~25 ) # (!\lcd_sync_inst|vcount|count [7]))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[6]~25 ),
	.combout(\lcd_sync_inst|vcount|count[7]~26_combout ),
	.cout(\lcd_sync_inst|vcount|count[7]~27 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[7]~26 .lut_mask = 16'h3C3F;
defparam \lcd_sync_inst|vcount|count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N21
dffeas \lcd_sync_inst|vcount|count[7] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[7] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[8]~28 (
// Equation(s):
// \lcd_sync_inst|vcount|count[8]~28_combout  = (\lcd_sync_inst|vcount|count [8] & (\lcd_sync_inst|vcount|count[7]~27  $ (GND))) # (!\lcd_sync_inst|vcount|count [8] & (!\lcd_sync_inst|vcount|count[7]~27  & VCC))
// \lcd_sync_inst|vcount|count[8]~29  = CARRY((\lcd_sync_inst|vcount|count [8] & !\lcd_sync_inst|vcount|count[7]~27 ))

	.dataa(\lcd_sync_inst|vcount|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[7]~27 ),
	.combout(\lcd_sync_inst|vcount|count[8]~28_combout ),
	.cout(\lcd_sync_inst|vcount|count[8]~29 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[8]~28 .lut_mask = 16'hA50A;
defparam \lcd_sync_inst|vcount|count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N23
dffeas \lcd_sync_inst|vcount|count[8] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[8] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[9]~30 (
// Equation(s):
// \lcd_sync_inst|vcount|count[9]~30_combout  = \lcd_sync_inst|vcount|count[8]~29  $ (\lcd_sync_inst|vcount|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_sync_inst|vcount|count [9]),
	.cin(\lcd_sync_inst|vcount|count[8]~29 ),
	.combout(\lcd_sync_inst|vcount|count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[9]~30 .lut_mask = 16'h0FF0;
defparam \lcd_sync_inst|vcount|count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N25
dffeas \lcd_sync_inst|vcount|count[9] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[9] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[4]~22 (
// Equation(s):
// \lcd_sync_inst|vcount|count[4]~22_combout  = (\lcd_sync_inst|vcount|count [5]) # (!\lcd_sync_inst|vcount|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_sync_inst|vcount|count [5]),
	.datad(\lcd_sync_inst|vcount|count [9]),
	.cin(gnd),
	.combout(\lcd_sync_inst|vcount|count[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[4]~22 .lut_mask = 16'hF0FF;
defparam \lcd_sync_inst|vcount|count[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[4]~23 (
// Equation(s):
// \lcd_sync_inst|vcount|count[4]~23_combout  = ((!\lcd_sync_inst|vcount|Equal0~0_combout  & (\lcd_sync_inst|DEN~0_combout  & !\lcd_sync_inst|vcount|count[4]~22_combout ))) # (!\RST~input_o )

	.dataa(\lcd_sync_inst|vcount|Equal0~0_combout ),
	.datab(\lcd_sync_inst|DEN~0_combout ),
	.datac(\RST~input_o ),
	.datad(\lcd_sync_inst|vcount|count[4]~22_combout ),
	.cin(gnd),
	.combout(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[4]~23 .lut_mask = 16'h0F4F;
defparam \lcd_sync_inst|vcount|count[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N7
dffeas \lcd_sync_inst|vcount|count[0] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[0] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[1]~12 (
// Equation(s):
// \lcd_sync_inst|vcount|count[1]~12_combout  = (\lcd_sync_inst|vcount|count [1] & (!\lcd_sync_inst|vcount|count[0]~11 )) # (!\lcd_sync_inst|vcount|count [1] & ((\lcd_sync_inst|vcount|count[0]~11 ) # (GND)))
// \lcd_sync_inst|vcount|count[1]~13  = CARRY((!\lcd_sync_inst|vcount|count[0]~11 ) # (!\lcd_sync_inst|vcount|count [1]))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[0]~11 ),
	.combout(\lcd_sync_inst|vcount|count[1]~12_combout ),
	.cout(\lcd_sync_inst|vcount|count[1]~13 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[1]~12 .lut_mask = 16'h3C3F;
defparam \lcd_sync_inst|vcount|count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N9
dffeas \lcd_sync_inst|vcount|count[1] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[1] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[2]~14 (
// Equation(s):
// \lcd_sync_inst|vcount|count[2]~14_combout  = (\lcd_sync_inst|vcount|count [2] & (\lcd_sync_inst|vcount|count[1]~13  $ (GND))) # (!\lcd_sync_inst|vcount|count [2] & (!\lcd_sync_inst|vcount|count[1]~13  & VCC))
// \lcd_sync_inst|vcount|count[2]~15  = CARRY((\lcd_sync_inst|vcount|count [2] & !\lcd_sync_inst|vcount|count[1]~13 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[1]~13 ),
	.combout(\lcd_sync_inst|vcount|count[2]~14_combout ),
	.cout(\lcd_sync_inst|vcount|count[2]~15 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[2]~14 .lut_mask = 16'hC30C;
defparam \lcd_sync_inst|vcount|count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N11
dffeas \lcd_sync_inst|vcount|count[2] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[2] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \lcd_sync_inst|vcount|count[3]~16 (
// Equation(s):
// \lcd_sync_inst|vcount|count[3]~16_combout  = (\lcd_sync_inst|vcount|count [3] & (!\lcd_sync_inst|vcount|count[2]~15 )) # (!\lcd_sync_inst|vcount|count [3] & ((\lcd_sync_inst|vcount|count[2]~15 ) # (GND)))
// \lcd_sync_inst|vcount|count[3]~17  = CARRY((!\lcd_sync_inst|vcount|count[2]~15 ) # (!\lcd_sync_inst|vcount|count [3]))

	.dataa(\lcd_sync_inst|vcount|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_sync_inst|vcount|count[2]~15 ),
	.combout(\lcd_sync_inst|vcount|count[3]~16_combout ),
	.cout(\lcd_sync_inst|vcount|count[3]~17 ));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[3]~16 .lut_mask = 16'h5A5F;
defparam \lcd_sync_inst|vcount|count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y33_N13
dffeas \lcd_sync_inst|vcount|count[3] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[3] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N15
dffeas \lcd_sync_inst|vcount|count[4] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lcd_sync_inst|vcount|count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_sync_inst|vcount|count[4]~23_combout ),
	.sload(gnd),
	.ena(\lcd_sync_inst|hcount|count[5]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_sync_inst|vcount|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_sync_inst|vcount|count[4] .is_wysiwyg = "true";
defparam \lcd_sync_inst|vcount|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \lcd_sync_inst|DEN~0 (
// Equation(s):
// \lcd_sync_inst|DEN~0_combout  = (!\lcd_sync_inst|vcount|count [4] & (!\lcd_sync_inst|vcount|count [7] & (!\lcd_sync_inst|vcount|count [8] & !\lcd_sync_inst|vcount|count [6])))

	.dataa(\lcd_sync_inst|vcount|count [4]),
	.datab(\lcd_sync_inst|vcount|count [7]),
	.datac(\lcd_sync_inst|vcount|count [8]),
	.datad(\lcd_sync_inst|vcount|count [6]),
	.cin(gnd),
	.combout(\lcd_sync_inst|DEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|DEN~0 .lut_mask = 16'h0001;
defparam \lcd_sync_inst|DEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \lcd_sync_inst|vcount|Equal0~1 (
// Equation(s):
// \lcd_sync_inst|vcount|Equal0~1_combout  = (((\lcd_sync_inst|vcount|count [5]) # (\lcd_sync_inst|vcount|Equal0~0_combout )) # (!\lcd_sync_inst|vcount|count [9])) # (!\lcd_sync_inst|DEN~0_combout )

	.dataa(\lcd_sync_inst|DEN~0_combout ),
	.datab(\lcd_sync_inst|vcount|count [9]),
	.datac(\lcd_sync_inst|vcount|count [5]),
	.datad(\lcd_sync_inst|vcount|Equal0~0_combout ),
	.cin(gnd),
	.combout(\lcd_sync_inst|vcount|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|vcount|Equal0~1 .lut_mask = 16'hFFF7;
defparam \lcd_sync_inst|vcount|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \lcd_sync_inst|DEN~1 (
// Equation(s):
// \lcd_sync_inst|DEN~1_combout  = (!\lcd_sync_inst|vcount|count [3] & (!\lcd_sync_inst|vcount|count [2] & ((!\lcd_sync_inst|vcount|count [0]) # (!\lcd_sync_inst|vcount|count [1]))))

	.dataa(\lcd_sync_inst|vcount|count [3]),
	.datab(\lcd_sync_inst|vcount|count [2]),
	.datac(\lcd_sync_inst|vcount|count [1]),
	.datad(\lcd_sync_inst|vcount|count [0]),
	.cin(gnd),
	.combout(\lcd_sync_inst|DEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|DEN~1 .lut_mask = 16'h0111;
defparam \lcd_sync_inst|DEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \lcd_sync_inst|DEN~2 (
// Equation(s):
// \lcd_sync_inst|DEN~2_combout  = ((\lcd_sync_inst|DEN~1_combout  & (!\lcd_sync_inst|vcount|count [5] & \lcd_sync_inst|DEN~0_combout ))) # (!\lcd_sync_inst|vcount|count [9])

	.dataa(\lcd_sync_inst|DEN~1_combout ),
	.datab(\lcd_sync_inst|vcount|count [5]),
	.datac(\lcd_sync_inst|DEN~0_combout ),
	.datad(\lcd_sync_inst|vcount|count [9]),
	.cin(gnd),
	.combout(\lcd_sync_inst|DEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|DEN~2 .lut_mask = 16'h20FF;
defparam \lcd_sync_inst|DEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \lcd_sync_inst|LessThan2~0 (
// Equation(s):
// \lcd_sync_inst|LessThan2~0_combout  = (!\lcd_sync_inst|vcount|count [7] & (!\lcd_sync_inst|vcount|count [9] & (!\lcd_sync_inst|vcount|count [8] & !\lcd_sync_inst|vcount|count [6])))

	.dataa(\lcd_sync_inst|vcount|count [7]),
	.datab(\lcd_sync_inst|vcount|count [9]),
	.datac(\lcd_sync_inst|vcount|count [8]),
	.datad(\lcd_sync_inst|vcount|count [6]),
	.cin(gnd),
	.combout(\lcd_sync_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|LessThan2~0 .lut_mask = 16'h0001;
defparam \lcd_sync_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \lcd_sync_inst|LessThan2~1 (
// Equation(s):
// \lcd_sync_inst|LessThan2~1_combout  = (\lcd_sync_inst|LessThan2~0_combout  & (((!\lcd_sync_inst|vcount|count [4] & \lcd_sync_inst|DEN~1_combout )) # (!\lcd_sync_inst|vcount|count [5])))

	.dataa(\lcd_sync_inst|vcount|count [4]),
	.datab(\lcd_sync_inst|DEN~1_combout ),
	.datac(\lcd_sync_inst|LessThan2~0_combout ),
	.datad(\lcd_sync_inst|vcount|count [5]),
	.cin(gnd),
	.combout(\lcd_sync_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|LessThan2~1 .lut_mask = 16'h40F0;
defparam \lcd_sync_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \lcd_sync_inst|DEN~3 (
// Equation(s):
// \lcd_sync_inst|DEN~3_combout  = (\lcd_sync_inst|DEN~2_combout  & (!\lcd_sync_inst|LessThan2~1_combout  & !\lcd_sync_inst|hcount|count [10]))

	.dataa(\lcd_sync_inst|DEN~2_combout ),
	.datab(\lcd_sync_inst|LessThan2~1_combout ),
	.datac(gnd),
	.datad(\lcd_sync_inst|hcount|count [10]),
	.cin(gnd),
	.combout(\lcd_sync_inst|DEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|DEN~3 .lut_mask = 16'h0022;
defparam \lcd_sync_inst|DEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \lcd_sync_inst|DEN~4 (
// Equation(s):
// \lcd_sync_inst|DEN~4_combout  = (\lcd_sync_inst|hcount|count [9] & (\lcd_sync_inst|hcount|count [4] & (\lcd_sync_inst|hcount|count [3] & \lcd_sync_inst|hcount|count [5]))) # (!\lcd_sync_inst|hcount|count [9] & ((\lcd_sync_inst|hcount|count [5]) # 
// ((\lcd_sync_inst|hcount|count [4] & \lcd_sync_inst|hcount|count [3]))))

	.dataa(\lcd_sync_inst|hcount|count [9]),
	.datab(\lcd_sync_inst|hcount|count [4]),
	.datac(\lcd_sync_inst|hcount|count [3]),
	.datad(\lcd_sync_inst|hcount|count [5]),
	.cin(gnd),
	.combout(\lcd_sync_inst|DEN~4_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|DEN~4 .lut_mask = 16'hD540;
defparam \lcd_sync_inst|DEN~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
cycloneive_lcell_comb \lcd_sync_inst|DEN~5 (
// Equation(s):
// \lcd_sync_inst|DEN~5_combout  = (\lcd_sync_inst|DEN~4_combout  & (\lcd_sync_inst|hcount|count [6] & \lcd_sync_inst|hcount|count [7]))

	.dataa(\lcd_sync_inst|DEN~4_combout ),
	.datab(gnd),
	.datac(\lcd_sync_inst|hcount|count [6]),
	.datad(\lcd_sync_inst|hcount|count [7]),
	.cin(gnd),
	.combout(\lcd_sync_inst|DEN~5_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|DEN~5 .lut_mask = 16'hA000;
defparam \lcd_sync_inst|DEN~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \lcd_sync_inst|DEN~6 (
// Equation(s):
// \lcd_sync_inst|DEN~6_combout  = (\lcd_sync_inst|DEN~3_combout  & ((\lcd_sync_inst|hcount|count [9] & ((!\lcd_sync_inst|hcount|count [8]) # (!\lcd_sync_inst|DEN~5_combout ))) # (!\lcd_sync_inst|hcount|count [9] & ((\lcd_sync_inst|DEN~5_combout ) # 
// (\lcd_sync_inst|hcount|count [8])))))

	.dataa(\lcd_sync_inst|hcount|count [9]),
	.datab(\lcd_sync_inst|DEN~3_combout ),
	.datac(\lcd_sync_inst|DEN~5_combout ),
	.datad(\lcd_sync_inst|hcount|count [8]),
	.cin(gnd),
	.combout(\lcd_sync_inst|DEN~6_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_sync_inst|DEN~6 .lut_mask = 16'h4CC8;
defparam \lcd_sync_inst|DEN~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\lcd_sync_inst|vcount|count [0] & (\lcd_sync_inst|vcount|count [1] $ (VCC))) # (!\lcd_sync_inst|vcount|count [0] & (\lcd_sync_inst|vcount|count [1] & VCC))
// \Add0~1  = CARRY((\lcd_sync_inst|vcount|count [0] & \lcd_sync_inst|vcount|count [1]))

	.dataa(\lcd_sync_inst|vcount|count [0]),
	.datab(\lcd_sync_inst|vcount|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\lcd_sync_inst|vcount|count [2] & (\Add0~1  & VCC)) # (!\lcd_sync_inst|vcount|count [2] & (!\Add0~1 ))
// \Add0~3  = CARRY((!\lcd_sync_inst|vcount|count [2] & !\Add0~1 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hC303;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\lcd_sync_inst|vcount|count [3] & ((GND) # (!\Add0~3 ))) # (!\lcd_sync_inst|vcount|count [3] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((\lcd_sync_inst|vcount|count [3]) # (!\Add0~3 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h3CCF;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\lcd_sync_inst|vcount|count [4] & (\Add0~5  & VCC)) # (!\lcd_sync_inst|vcount|count [4] & (!\Add0~5 ))
// \Add0~7  = CARRY((!\lcd_sync_inst|vcount|count [4] & !\Add0~5 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC303;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\lcd_sync_inst|vcount|count [5] & (\Add0~7  $ (GND))) # (!\lcd_sync_inst|vcount|count [5] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\lcd_sync_inst|vcount|count [5] & !\Add0~7 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\lcd_sync_inst|vcount|count [6] & (\Add0~9  & VCC)) # (!\lcd_sync_inst|vcount|count [6] & (!\Add0~9 ))
// \Add0~11  = CARRY((!\lcd_sync_inst|vcount|count [6] & !\Add0~9 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|vcount|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hC303;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\lcd_sync_inst|vcount|count [7] & ((GND) # (!\Add0~11 ))) # (!\lcd_sync_inst|vcount|count [7] & (\Add0~11  $ (GND)))
// \Add0~13  = CARRY((\lcd_sync_inst|vcount|count [7]) # (!\Add0~11 ))

	.dataa(\lcd_sync_inst|vcount|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \Add0~13  $ (!\lcd_sync_inst|vcount|count [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_sync_inst|vcount|count [8]),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hF00F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout  = (!\Add0~10_combout  & (\Add0~14_combout  & (!\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0 .lut_mask = 16'h0004;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\lcd_sync_inst|hcount|count [1] & (\lcd_sync_inst|hcount|count [0] $ (VCC))) # (!\lcd_sync_inst|hcount|count [1] & (\lcd_sync_inst|hcount|count [0] & VCC))
// \Add1~1  = CARRY((\lcd_sync_inst|hcount|count [1] & \lcd_sync_inst|hcount|count [0]))

	.dataa(\lcd_sync_inst|hcount|count [1]),
	.datab(\lcd_sync_inst|hcount|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\lcd_sync_inst|hcount|count [2] & (!\Add1~1 )) # (!\lcd_sync_inst|hcount|count [2] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!\lcd_sync_inst|hcount|count [2]))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\lcd_sync_inst|hcount|count [3] & ((GND) # (!\Add1~3 ))) # (!\lcd_sync_inst|hcount|count [3] & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((\lcd_sync_inst|hcount|count [3]) # (!\Add1~3 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h3CCF;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\lcd_sync_inst|hcount|count [4] & (!\Add1~5 )) # (!\lcd_sync_inst|hcount|count [4] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\lcd_sync_inst|hcount|count [4]))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\lcd_sync_inst|hcount|count [5] & ((GND) # (!\Add1~7 ))) # (!\lcd_sync_inst|hcount|count [5] & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((\lcd_sync_inst|hcount|count [5]) # (!\Add1~7 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h3CCF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\lcd_sync_inst|hcount|count [6] & (!\Add1~9 )) # (!\lcd_sync_inst|hcount|count [6] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!\lcd_sync_inst|hcount|count [6]))

	.dataa(\lcd_sync_inst|hcount|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\lcd_sync_inst|hcount|count [7] & (\Add1~11  $ (GND))) # (!\lcd_sync_inst|hcount|count [7] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((\lcd_sync_inst|hcount|count [7] & !\Add1~11 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\lcd_sync_inst|hcount|count [8] & (\Add1~13  & VCC)) # (!\lcd_sync_inst|hcount|count [8] & (!\Add1~13 ))
// \Add1~15  = CARRY((!\lcd_sync_inst|hcount|count [8] & !\Add1~13 ))

	.dataa(gnd),
	.datab(\lcd_sync_inst|hcount|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hC303;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = \lcd_sync_inst|hcount|count [9] $ (\Add1~15 )

	.dataa(\lcd_sync_inst|hcount|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h5A5A;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h0000000000000000000000000000000000000000E41FFFFFFFFFFFFFFFFFFFFFFE563FFFFFFFF8910006800FF9B181E8000000000000000000060EFFFFFFFFFF0000000000000000000000000000000000000000F43FFFF7FFFFFFFFFFFFFFFFE7C67FFFFFFFFFC96080BFFF1F90FE800000000000000000000E7FFFFFFFFFFF0000000000000000000000000000000000000002607F7FFFFFFFFFFFFFFFFFFE1D46FFFFFFFFFFF8D8003FFF3BFFF4000000000000000000005F3FFFFFFFFFFF00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFEEACCFFFFFFFFFF0710003FE60FFFEC00000000000000000000FFC7FFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'h00000000000000000000000000000000000000001F7FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFF004C063FFFFFFFE000000000000000000003C3C7FFFFFFFFFF000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFF800006DFFFF7FFE00000000000000000000000007FFFFFFFFF0000000000000000000000000000000000000000137FFFFFFFFFFFFFFFFFFFFFFE6CFFFFFFFFFE00000E21FFFFFFC000000000000000000000006FFFFFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFEC6FFFFFFFF9E000006A1FFFFFFC000000000000000000000000037FFF8BCFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE42FFFFFFFF80000006E3FFFFFFC0000000000000000000000003FFF9F007FF000000000000000000000000000000000018E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFD4BFFFFFD800000006E3FFFFFFC00000000000000000000000087EFDE007DF00000000000000000000000000000007F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C77FFFFFF80000040663FFFFFFE00000000000000000000000007EFCFF031F0000000000000000000000000000471EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC473FFFFF000000001E62FFFFFFC0000000000000000000000000001008E003;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'h00000000000000000000000000007FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE6D6FFFFFC000000001621FFFFFFC00000000000000000000000000000087C000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6C7EFFFC0000000000625FF7FFFE000000000000000000000000000000000040000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE866E7F80000000000621FF7FFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57CDB000000000000621FFFFFFE00000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout  = (!\Add0~10_combout  & (\Add0~14_combout  & (\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0 .lut_mask = 16'h0040;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFD7BE632D21A54F9C5FF8E03FFFFFFFFED7B01B0228D078944693329395FBDB2B2D3FFDFDF80000000000047FE3E4000000000000000000000000000000FFFFFFFE3C9E2C2BE6947C3F21E1FFFFFFFFFFD3271E74852E39483212F612125D65ECB3EEFFF7F00000000000008620B0000000000000000000000000000000FFFFFFFFCFC8B4BC922F6ABF8FC7FFFFFFFFFE4644D9610A45CFC4B4126FEA6DBE96137FFFFEF10000000000000013FF79A00000000000000000000000000000FFFFFFFFFCF24925DA4DA9FFFFFFFFFFFFFFFFC6EEBF041C0C9BCC04525FED9EF65B456FB78BD0000000000000000477BC00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFDF34A582C1BBFFDDFFFFFFFFFFFFCCB8BB2B12A07FF8205A593DA2592932BF503EC00000000000C0000287C1880000000000000000000000000000FFFFFFFFFFFDEB6C9975EFFF0FFFFFFFFFFFFFD2BFB2407F93B1BB6404DBB7FE4DF38DFF65A600000000000040000027F84C0000000000000000000000000000FFFFFFFFFFFF8ED6DB699FFEFFFFFFFFFFFFFFC4FFE652130058614054CB6EDBBE4823FD09A0000000000000400000042C210000000000000000000000000000FFBFBFFFFFFFFBE649207FFDFFFFFFFFFFFFFED6FFFEC25218DD5EA4F0482D2DBA2F65E7CF00000000000000000000008B84;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = 2048'h0000000000000000000000000000000000217EFFFF564837FF27FFFFFFFFFFFFFE94FFFFDAFBB9FB1E54B200CB6E549F7603D000000000000000000000002382000000000000000000000000000000000000001FFFFB8B2A7D3FFFFFFFFFFFFFFF82FFFFFF76B3688FD8B16AFFB74AAFFB3F8000000000000000000000000400000000000000000000000000000000000000001FFFFFBC44E1FFFFFFFFFFFFFFFFC0BFFFFF805F86F19C90776D4B8FDF8F2C000000000000000000000000013B00000000000000000000000000000000000000021FFFFBDBDFFFFFFFFFFFFFFFFEC4BFFFFFFC007AFAC7F0FF02453FEF5AE00000000000000000010000000020;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = 2048'h000000000000000000000000000000000000000000FFFF3F7FFFFFFFFFFFFFFFFF873FFFFFFFE850EFEE1D5CB53571F8D00000000000000000000007FE0300080000000000000000000000000000000000000000FE0BFFFF7FFFFFFFFFFFFFFFFE47BFFFFFFFF8F149B06D2DFF917F739A00000000000000000041FFFFF3BD0000000000000000000000000000000000000000007FFFFFDEFFFFFFFFFFFFFFFFFFB03FFFFFFFF92EFFE8DFFFFFE3FE23E000000000000000001F4FFFFFFFFFF800000000000000000000000000000000000000007EFFFFF5FFFFFFFFFFFFFFFFEEC7BFFFFFFFC98003B88F4007DF701D400000000000000003BFF9FFFAFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 .lut_mask = 16'h5410;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout  = (!\Add0~10_combout  & (\Add0~14_combout  & (!\Add0~8_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0 .lut_mask = 16'h0400;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init3 = 2048'h000000000000000000000000000000040800000000000098430EFFFE3FFBCEFE3C00002EBF3F8000007A33E3FFFFFFFFDFFFF7810001FF7E0001FFF807FFFF7F00000000000000000000000000000040C000000000000190652CFFFE3FE7E3FDB8A001261741F800001C0FE2FEFFFFFFCFFFF77E0001FF7F0001FFF807FFFF7F0000000000000000000000000000008000000000000283106DB2FFFE3FEFC1FCB8E0002007401E03F80487E1FFFFFFFFEFFFF7280001FF7F0001FFF007FFFF7F0000000000000000000000000000000400000000000006EB28ADFFFE3F1D78FCB8E00023DF4803FE1C0C81E2FF7FFFFFEFFFF78A2003FF7F0001FFF807FFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init2 = 2048'h0000000000000000000000000000000202000000002009C13870FFFE1FFD78FC18E0012D3F0C000007FCF1A2FF7FFFFFEFFFF7980003FF7F0001FFF807FFFF7F00000000000000000000000000003C62000000080032B81657DE7EFE1EAFF8FC90E001340F4F00000782F002FFFFFFFFEFFFF760000FFF7F0001FFF007FFFF7F00000000000000000000000000003C00100000340068EEDF0F913E9E1F5BF3FC50E00131384000000F82F002FFFFFFFFF00FC0640007FF370001FFF807FFFF7F00000000000000000000000000003F982A000066047DC8676C812F3E18EDF3FC90E00123C0400000838A00321FFFFFFFFFFFFF60000FFF430001FFF807FFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init1 = 2048'h0000000000000000000000000000F8881C0034C68FE935AAD9CD431E1CF7F1FE90A0012A00400000801DF703FF79FFFFFFFFFF00000FFE01003BC3FC03FFFF7F0000000000000000000000000000FCC240001C8CF9365392FE8C4D44DCFBF1FE30A00029C0C000000FFDF703FF7A7FFFFFFFFF12000FFAC5FFFFFFFFFFFFFFFF0000000000000000000000000000FF8202101B281D9EFE35F7FAB09FE4FBE0FEB0E0002BD8C000000FFDF703FF787FFFFFFFFF02000FF67FFFFFFFFFFFFFFFFF0000000000000000000000000000FFF00F5036FA0110D0083FF714FFF2E9CC3FF0C0043E4840000001FDF707FF7CFD7FFFFFFF00000FE07FFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init0 = 2048'h0000000000000000000000000000FFB001C024EA07193901B7328AFFCBF98CFF38C00F386040000001FDF61FFF7FFE3FFFFFFF04001FE1BFFFFFFFFFFFFFFFFF0000000000000000000000000000FFECCE4C08DB01BF01BCB4970B8007F904FF28600E3BF0C0000081FDF61FFF7FFF9FFFFFFF40001FC3DFFFDFDCCCE74B33FF0000000000000000000000000000FFFAE47F8D710247BB97753C48FFFFF984FFDC700E390040000023FDF98FFEFFFFF897FFFFFE001E0301D603E40CE8357A7F0000000000000000000000000000FFFD932EFD7DE0731F1A27F29FFFFFF98CFFF17C0C380040000027FDFFFFFFFFFFFFC8FFFF00003CC1F75E32EE000C51627F;
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout  = (\Add0~10_combout  & (\Add0~14_combout  & (!\Add0~8_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0 .lut_mask = 16'h0800;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .mem_init3 = 2048'h0000000000000000000000000000001F04004000000007FC00060000000000000FFFFFF00001FC80FFF15500000B007FFFFFFFFD3E00321F000060011F0F7FDF0000000000000000000000000000000760000000000000FE00018000000000001F7FFFFEC0000FE40FF870000018E07FFFFFFFFFBFB0521F000003FFFFFDFFBF0000000000000000000000000000040100000000000000ADC000E3FFFFFF80001F7FFFFC05C34FF007B8A000000811FFFFFFFFFFFFFE7E1FB0000FFFFFF7FFBF000000000000000000000000000000000000000000000020F0003FFFFFFFFC001F3FFFF007FFFF823F808000000008EFFFFFFFFFFFFFFE1FF0BFFFFFFFDFFFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .mem_init2 = 2048'h000000000000000000000000000000800000000000800006080007FFFFFFFF939F3FFFE5FBFFF0031FC0000000000005FFFFFFFFFFFF7E1F3FFFFFFFFF3FFFFF000000000000000000000000000002F80140000001000100C20003FFFFFFFFEF9F3FFFFFFFFFF80017E00000000000001FFE03BFFC00BE1F7FFFFFFFFCFFFFFF00000000000000000000000000003E05FFC0008000000000208000FFFFFFDFFF1FBFFFFFFFFE0C8000000000000000007F8000000003C21FFFFFFFFFFBFFFFFF0000000000000000000000000000000020F000C0000000001060003FFFFFFFFF9FBFFFFFFFF100000003F803C0FFFFFFFE0000000060021EFFFFFFFFE3FFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .mem_init1 = 2048'h000000000000000000000000000000000CE20000000000000418000BFFFFFFFFDF3FFFF8003F0001FFFFF8401EFFFFFFF9FFFFF00E00021EFFFFFFFF87FFFFFF00000000000000000000000000000000080380080000000200C60003FFFFFFFFFF3FFFF808403FFFFFFFF801FFFFFFFFF78FFE39800B7E1EFFFFFFFE07FFFFBF00000000000000000000000000000010140000000000000000270000F07FFFFFAF3FFF800A3FFFFFFFFFF807FFFFFFFFF7FFFFFE01FFFE1EFDFF9FFC07FFFFBF0000000000000000000000000000BF823C18400000004000003100037FFFFFFF907F718A7FFFFFFFFFFFF80FFFFFFFFFE7FFFFFFC1FFFF1EC3FA03F007FFFFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349 .mem_init0 = 2048'h000000000000000000000000000000022008000000000000000A000D17FF1FFF9F3FDA3FBFFFFFFFFFFFF81FFFFFFFFFE7FFFFFFC00FFF1E800001E00FFFFFBF0000000000000000000000000000300028000000000000000013000B0BFFDFFFA7FF7BDFFFFFFFFFFFFFF81FFEFFFFFFE7FFFFFFF003FE1E000001C01FFFFF3F0000000000000000000000000000B80500000000000000000123000716FFFFFFA7393FFFFFFFFFFFFFFFF83FFEFFFFFFF7FFFFFFF000FE1E000003C00FFFFF3F00000000000000000000000000007015000000000000000016F9001705BFFFFF873FFFFFFFFFFFFFFFFFF83FFEFFFFFFF7FFFFFFF0007E1E00000FC00FFFFFBF;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a349~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 .lut_mask = 16'h3210;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout  = (!\Add0~10_combout  & (\Add0~14_combout  & (\Add0~8_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0 .lut_mask = 16'h4000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init3 = 2048'h00000000000000000000000000004004C0000000000000000C7100250370FFFF8FF83FFFFFFFFFFFFFFFF83FFEFFFFFFF7FFFFFFF0003E1E00003FE01FFFFFBF00000000000000000000000000002C8A60000000000000080181003C13FDF07FFEC027FFFFFFFFFFFFFFF93FFEFFFFFFE7FFFFFFF8003E3E00003FF80FFFFF3F0000000000000000000000000000000060000000000000000000005C17FB1FE0FEC001FFFFFFFFFFFFFFF9FFFEFFFFFFF7FFFFFFF8003E3E00007FF00FFFFF3F000000000000000000000000000040000000000000000CD00006806C113BDE00DCC003FFFFFFFFFFFFFFF9FFFEFFFFFFF7FFFFFFF8007B3E0000FFB80FFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init2 = 2048'h000000000000000000000000000000228000000000000CF0301FCFE61FE7D80080C0027FFFFFFFFFFFFFF9FFFE7FFFFFF7FFFFFFF800393E0000FFF807FFFF7F000000000000000000000000000000208000000000000C60303C3E62001950075000023FFFFFFFFFFFFFF9FFFEFFFFFFF7FFFFFFF000397E8000FFF80FFFFF7F000000000000000000000000000000048000000000000D80007407E200005FFDD700000003FFFFFFFFFFF9FFFEFFFFFFE7FFFF7FC00039FE0000FFF80FFFFF7F0000000000000000000000000000002080000000000009C000C3798A00001FFDDF000000007FFFFFFFFFF8FFFEF8EFFFDFFFFF97E00038390000FFF807FFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init1 = 2048'h000000000000000000000000000000200000000000080D8000A6FDF000003FFD7F0000000707FFFFD27FF95FFEF9FFFF9FFFFF2F000018160000FFF007FFFFFF000000000000000000000000000000000000000000031F8001ECFDFC18083FFD7D80003F88007C07FFFFF91FFEFBFFFFDFFFF7B10000383E0000FFF80BFFFFFF000000000000000000000000000000703000800000000B8003C2FDFE090DBFFD20C002601807FF0E3FFFF91FFEFBFD7FDFFFF7F11000183E0000FFF803FFFF7F0000000000000000000000000000042C100000000000038003A0FDFE364C9FFD0000021DE2003FE1E07FF80FFEFBF9FFDFFFF7BF100078BE0000FFF803FFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init0 = 2048'h000000000000000000000000000000C240000000000001800F11FFFE3F3F9FFC3C000013610000FF0067F80FFEF189FFDFFFF768200039FE0000FFF807FFFF7F0000000000000000000000000000004000000000000001800C0FFFFE39CF3FFC3C000013E007F003C01B180EFE818FFFFFFFF7E8200039FE0000FFF877FFFFFF0000000000000000000000000000003C00000000000001800DABFFFE3DFBEFFC2C00001CF8C0FF807002100FFE59FFFFFFFFF77F20007DFE0001FFF807FFFFFF0000000000000000000000000000006800000000000001C06CCFFFFE3DFBD1FC7C000119F2600F003F827C06FEFFFFFFDFFFF7810000FDFE0001FFF807FFFF7F;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout  = (\Add0~10_combout  & (\Add0~14_combout  & (!\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0 .lut_mask = 16'h0008;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h00000000000000000000000000004CD9B640BCA3BCE565696858B35FFFFE3B023F0001FFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFF00FFFE00F03F73800031F90000000000000000000000000000933AF9B82808FDC965643BB5BFFFFFFEBCC27F00007FFB03000000008000001FFFFFFFFFFFFFFFE7FFF80E00FC258FE00F4B00000000000000000000000000006CDEF64C07844DE7C724B9742FFFFF80CC723F00000000FFFFFFF2E04000007FFFFFFFFFFFFFFFF7FF007C8002FFFFE000E50000000000000000000000000000D36DFE37C0D54BD2010C52D6DFFFFFCAD0E23FE0000007DFFFE20000BFFFFFFFFFFFFFFFFFFFFFFF3FF02F8001EBDD0030FB;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'h000000000000000000000000000064A7FFFBF231DB4C0D2F8B6AEFFFFF85B1C67F000000FF3FF100007FC0007FFFFFFFFFFFFFFFFFFF9FF01F80100C8FFFFC7700000000000000000000000000009B03F7C0CEC27E600B83A196FFFFFF2EC788FF0000003007FFBC00000289991326DFFFFFFFFFFFFFEFC01F804C7FFFE1201E0000000000000000000000000000262BFB7EC588ABF84E5F79D9BFDFF0C1E191FFFFFFD4028C6028A9962116AE54891224D016000168D0FC02011F5492024F3D0000000000000000000000000000BFA4590BE3446740F6EEA533FFFFEB96C1E1FFFFF88848E4BADD090479D33AC48D5EE7FBB7496B9EEBFFFC2002BEFFDF938F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'h0000000000000000000000000000F64B8B43EC7FE7F4C2EC0233FFFFA269E007FFFFC1A99994224368F14AA244E95F56BFB4BA1808BFEEF9FD01F7FF79FA00620000000000000000000000000000AFF2C9097C50294832D03417FFFEC043F2E48807FBFE94155A7FB0A107AF4AF5A7FAF6D92C7E14FFEDFF87E5E1DF0050019A0000000000000000000000000000FFED3A5A54CA4BD64BDC4358FFF341FF80804F89112CCD23BE69854903A75EDEBCAF1BDB55F63FFD5BEBC0003F1F9FFF18E50000000000000000000000000000FF9FCC9247284CC8BF1C13FAFFEC803C0000FDCE2AE211B08CA12B08CBA40D1794C7A4F7475C387EF7FFFEA3DFFFFFC1C007;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h0000000000000000000000000000FFF3B25B88A71A317852FAB3FFC1CA640000ADB63BF4FF71C7C129380704ABE3EADE3DBA167623FFFFE000003079E02000020000000000000000000000000000FFFFBF927C4E0F2D9F9F84C1FFFFB8A000000FFC3CD918C8A576D8D2938561B8FD3B7F5829E2FEFFB7000000047FFD7F00010000000000000000000000000000FFFFF5ED8669AFEA8D5ED72FFFFF50FFC001FF7B31FE0C208AC406649B81D4372FBE91A2A0CFEDFDF800000000C7FF2420000000000000000000000000000000FFFFFEFB918BAD2912FE6C47FE7A37FFFFFFFDCFC123A063FD62825781109886DEB0F89099E1FFFF8000000000336F9DE080;
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout  = (\Add0~10_combout  & (\Add0~14_combout  & (\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0 .lut_mask = 16'h0080;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = 2048'h00000000000000000000000000009FF1DF3E59D263FF7B2367FF9BFFF9B603B3057E0C73D8C000007FFDFFFFFFFFFFFFFE87FF01003FC3BA6D7275551198D87F0000000000000000000000000000DFE7C3BC765B900D09A540839E200B871A0BB37F807EC0C000017FFDFFFFFFFFFFFFFFF03FFFF07FC0C4442C888CDE67F87F0000000000000000000000000000BFF7201DA385C002B10801291AF7E6DE16621BBFCC78804000006FFFFFFFFFFFFFFFFFFD1FFFF84FC3708A822AB3333BE07F00000000000000000000000000007FFFC23F2AA6F81CE28C448DFE221379A893AA1FDCEFF84000007FFDFFFFFFFFFFFFFFFFC13FFC0F8600A899FDDD805F007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = 2048'h0000000000000000000000000000FA7F84D9A4FDF47DA90EDA1777E6D8C5BBCD78EFE49D004000007FFE3FFFFFFFFFFFFFFFFE07FE0F000033B377F200FE007F00000000000000000000000000007FBF80C9C462E00B1545EA2F8BF7BEADFB171B77F90C90C400007FFFFFFFFFFFFFFFFFFFFC003F9E006FFEFFE4880FFC007F0000000000000000000000000000327FC2DEBA9D6CBDA4CCF83E49DEBF3D9E052FC9FC0D93040000BFFFFFFFFFFFFFFFFFFFFE001F997EDFFFFF10007FF8007F0000000000000000000000000000CCBFF91F21517BEFC32FCA186F3B9DCDF3BD6F3FFF87800000003FFFFFF8FFFFFFFFFFFFFE000F935BFFFFF24099FFF0007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = 2048'h0000000000000000000000000000F56008C8057250F20B08E619E2BFC5933EE85BE6DF80000000003FFFFFF8FFFFFFFFFFFFFF000384FFFB60900007FFC000FF0000000000000000000000000000FFF803DD61D650DA9C6C1ECEE23FD940DABBD4F49F83EC4100001FFFFFBDFFFFFFFFFFFFFFE001837F208000003FFFC8087F0000000000000000000000000000FEFFC19F6507D96532E70C9F80FFF9684B0FF41C4707E08180007FFFFF40FFFFFFFFFFFFFFF000D7EC000000003FFFE000FF0000000000000000000000000000FEF000FDE2855C7D5BA934926B4FFF31371512CB1E07E80180007FFFFCDC03FFFFFFFFFFFFFE0003F8000045D81FFFFC05E6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = 2048'h00000000000000000000000000007E5C04AE8CF6587822A3C75936BFFFF84C46B3E4E607E80000007FFFF9FD3FFFFFFFFFFFFFFF0001FF8012FFF83FFFFFFFA00000000000000000000000000000DBBEEE8F088BC0BC6743B604D63FFFFF3B068CE407CFE80000007FFFFDF14FFFFFFFFFFFFFFFE001FFF299FFE015BFD4C65C0000000000000000000000000000F4E87F303832E11B5830F6707FFFFFFF8C330F4003FFE00000003FFFFFFE83FFFFFFFFFFFFFFF407FFFCE783E00FFFFFE5AE00000000000000000000000000000408390A5E18BFE7FE46D60272FFFFFFF6FE3F0001FFEC0000103FFFFFFEFFFFFFFFFFFFFFFFFD00FFF8FC0F43EFFDF802DB;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 .lut_mask = 16'hA808;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5 .lut_mask = 16'hCCFA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N23
dffeas \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout  = (!\Add0~10_combout  & (!\Add0~14_combout  & (\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0 .lut_mask = 16'h0010;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000025380000000000000000000000000000000000000400000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000016E80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000025500000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000002F0000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A00000000006DC0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE0000000000006B80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB80000000000005780000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000001F0000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3800000000000000002600000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020000000000001AE00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B0000000000000000016C00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10000000000000000018F0000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001EF80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000000000000000000000780000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF0000000000000000000000100000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout  = (\Add0~10_combout  & (!\Add0~14_combout  & (!\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0 .lut_mask = 16'h0002;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF6A26F43FFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB0366921FFFFF703F7FF3FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC014EF51FFFF1F19E3EA1F7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF740C7CADFFFC1F903088105FFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF85F7E3FFF800000000001FFFFB9F9FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEF60E43FF9000000000001FFF3C00F9E27FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8E2000FFE0400000000001E1930003818CFFCFE7FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE3E1FC0FF60000000000001C100000000040881E77FFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC511E51EC000000000000000000000000000000027FFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5AC35E000000000000000000000000000000000C5F00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6B1082200000000000000000000000000000000003E00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE22B676000000000000000008000000000000000003C0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF40002A40000000000000000000000000000000000001C0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000160778000000000000000000000000000000000000140000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003EB1E0000000000000000000000000000000000000270000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDC000004F0C000000000000000000000000000000000000025;
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3] (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3] = (!\Add0~10_combout  & (!\Add0~14_combout  & (!\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3] .lut_mask = 16'h0001;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEDB0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFCDF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00460000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF20000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF7200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF7F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF7FFD300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFDFFF3FB820200000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFC4F80010003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFCFFFFFF8C700000003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF8FFFEFF0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hB9A8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout  = (\Add0~10_combout  & (!\Add0~14_combout  & (\Add0~8_combout  & !\Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0 .lut_mask = 16'h0020;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h0000000000000000000000000000000000007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1AACC3BFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6BACC3BFFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2AECC01FFCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BAC90CFFAEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBAAB13EEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB9B0915FEF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABB101CEAE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8D8E1D021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E304B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE47F205FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0EF098FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FD98FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA73E484FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC97FCAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE33DB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2EA35BB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hE2CC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout  = (!\Add0~10_combout  & (!\Add0~14_combout  & (!\Add0~8_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0 .lut_mask = 16'h0100;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFB80D84BFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000043FFFFFFFFFFFFFFFFFFFFFF00D1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000016FFFFFFFFFFFFFFFFFFFFFFFF0091EABFF95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFDF00D9FBFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000607FFFFFFFFFFFFFFFFFFFFFFFDF004DFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000CFFFFFFFFFFFFFBFFFFFFFFFFFF8980667CFFFE73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000C87FFFFFFFFFFFFFFFFFFFFFFFFFC00043C4FFFCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000004F07FFFFFFFFFFFFBFFFFFFFFFFFFC0001BE4FFEBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000001FF3FFFFFFFFFFFFFFFFFFFFFFFFFFE00002FD70BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000103FFFFE7FFFFFFFFFFFFFFFFFFFFFFFE80FFFFB83F3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000007F3FFEFFFFFFFFFFFFFFFFFFFFFFFFFFE40E3E209C7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE33E3C37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000233BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E47C08FFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7A850F3FFF69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000075FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3AACD0EFFEF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001EFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7AACC3BFFEEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout  = (\Add0~10_combout  & (!\Add0~14_combout  & (!\Add0~8_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0 .lut_mask = 16'h0200;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000014800000000000020261FFFFFFFFFFFE2000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF8FE00000000001D800000000000020241FFFFFFBFFFFFE040000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE404200000000000D000000000000020221FFFFFFBFFFFFF060000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000000A000000000000020203FFFFFFBFFFFFFFFFFC000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF0F00000000000000002000000000000020341FFFFFFBFFFFFFFFFFF8000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFB800000000000000000040000000000001E0221FFFFFFBFFFFFFFFFFFF200000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF87F000000000000000000004000000000000380061FFFFFFBFFFFFFFFFFFFE38000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF800000000000000000000004000000000000700261FFFFFFFFFFFFFFFFFFFFFF00000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000004000000000000600271FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFFFFFE000000000000000000000000004000000000003F001B1FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000FFFFFFFFF07C0000000000000000000000000004000000000003C0070F1FFFFFF7FFFFFFFFFFFFFFFC0600000000000000000000000000000000000000000000FFFFFFF8E005000000000000000000000000000400000000008F000131FFFFFFFBFFFFFFFFFFFFFFFC078000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'h0000000000000000000000000000FFFFFE78000000000000000000000000000000040000000001DF0003F31FFFFFFFFFFFFFFFFFFFFFFFDFC0000000000000000000000000000000000000000000FFFFE000000000000000000000000000000000040000000001FF00070E00FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFF00000000000000000000000000000000004000000001FFFC00718BFFFFFF7FFFFFFFFFFFFFFFFFFF4020000000000000000000000000000000000000000FF60300000000000000000000000000000000004000000273FFFE00718FFFFFFFFFFFFFFFFFFFFFFFFFFFE06000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hBA98;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout  = (\Add0~10_combout  & (!\Add0~14_combout  & (\Add0~8_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0 .lut_mask = 16'h2000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC61EE000000000000603EF7FFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2887A000000000000623DE7FFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60C7A000000000000623F27FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6C5FA000000000020603F27FFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE55F7A000000000020601D27FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB6E7A000000000020201DE7FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82D3FA000000000020621DE7FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0733FA000000000020261DE7FFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF800603A000000000020661DE7FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4000255D8000000000020561DE7FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000E769C000000000020561DE7FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000002C380000000000020761DE7FFF800000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000A3D00000000000020661DE7FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000352800000000000202610E7FFFC01C400000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000015680000000000020261FFFFFFC37FF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE1E0000000014480000000000020261FFFFFFDFFFFC000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout  = (!\Add0~10_combout  & (!\Add0~14_combout  & (\Add0~8_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0 .lut_mask = 16'h1000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h0000000000000000000000000000FF00000000000000000000000000000000000004000000FFFFFFD03F4785FFFFFDFFFFFFFFFFFFFFFFFFFFFFA0000040C1C700000000000000000000000000002400000000000000000000000000000000000004000007FFFFFFD35040002FFFFBFFFFFFFFFFFFFFFFFFFFFFFF000000E6FF0000000000000000000000000000000000000000000000000000000000000000000400003FFFFFFFDEC7C3FFFFFF6BFFFFFFFFFFFFFFFFFFFFFFFF801E07FEFF0000000000000000000000000000000000000000000000000000000000000000000400003FFFFFFFDFC081F7FFF80BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000040010FFFFFFFFDF40FCABFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000000000000000000000000000000000000000000000000000000000004007FFFFFFFFFFFC46AB3FFFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000401FFFFFFFFFFFBCDEAD2FFFB0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040FFFFFFFFFFFEB801CF4FFFB4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000043FFFFFFFFFFFFBCFF882FFFBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000006FFFFFFFFFFFFF3C5EC83FFFBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000060FFFFFFFFFFFFFFBC4E8D2FFFBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFC6CED2FFFBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFC6CCD3FFFBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000011FFFFFFFFFFFFFFFFC0C2D3FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000001601FFFFFFFFFFFFFFFFFFC0CEDB9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF40DCB7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ))))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hE6C4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .lut_mask = 16'h3210;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~5_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(gnd),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6 .lut_mask = 16'hFF88;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init3 = 2048'h0000000000000000000000000000FFE300000000000000000381001E1F80FFFF90383FFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFEFFFFFC3FF0000001FFFFFFFFF0000000000000000000000000000FFF000000000000000000201001E0FF9F07FE00027FFFFFFFFFFFFFFFEC001FFFFFFEFFFFFEFFFFFC3FF00000007FFFFFF7F0000000000000000000000000000FFF800000000000000000002003E0FFC1FFFE00001FFFFFFFFFFFFFFFE0001FFFFFFFFFFFFEFFFFFC3FF0000000FFFFFFF7F0000000000000000000000000000FFE000000000000000000001801E0FFD9FFFE00003FFFFFFFFFFFFFFFE0001FFFFFFFFFFFFEFFFFF87FF00000047FFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init2 = 2048'h0000000000000000000000000000FFC000000000000000000000001C00199FFF6000027FFFFFFFFFFFFFFE0001FFFFFFFFFFFFEFFFFFC5FF00000007FFFFFF7F0000000000000000000000000000FFC700000000000000000000419C00008FF8F000023FFFFFFFFFFFFFFE0001FFFFFFFFFFFFEFFFFFC5FF00000007FFFFFF7F0000000000000000000000000000FFE300000000000000000004F99C00000003F700000003FFFFFFFFFFFE0001FFFFFFEFFFFFF7FFFFC5FF00000007FFFFFF7F0000000000000000000000000000FFC100000000000000000000FFF400000003FF000000007FFFFFFFFFFF0001F8EFFFCFFFFFE7FFFFC40100000007FFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init1 = 2048'h0000000000000000000000000000FFC000000000000000000041FFFE000020037F0000000007FFFFD27FFEA001F9FFFF9FFFFF8FFFFFE4380000000FFFFFFFFF0000000000000000000000000000FFE00000000000000000006DFFFE000020037D00003F80000007FFFFFEE001FBFFFFDFFFFF5FFFFFC41E00000007FFFFFFFF0000000000000000000000000000FF8000000000000000000005FFFE10002003200002601800000E3FFFFEE001FBFC7FDFFFFF1FFFFFE41E00000007FFFFFF7F0000000000000000000000000000FBC00000000000000000005FFFFE1983200300C0021DFA000000007FFFF001FBFB7FDFFFFFDFFFFF847E00000007FFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init0 = 2048'h0000000000000000000000000000FC000000000000000000003FFFFE19C3200200C0001EB9000000FF87FFF001F1877FDFFFFF9FFFFFC4FE00000007FFFFFF7F0000000000000000000000000000FE2000000000000000000213FFFE1FF3E00200C0001FF807F0003FE31FF101807F7FFFFFFFBFFFFFC4FE000000078FFFFFFF0000000000000000000000000000FF0000000000000000000397FFFE1FFFD00210C0001CF800FF800FFCE7F00127FF7FFFFFFF9FFFFF84FE00000007FFFFFFFF0000000000000000000000000000FF841000000000000000003FFFFE1FFFFE0200C0010FC8800F00007CF409017FFF7FDFFFFF1FFFFF04FE00000007FFFFFF7F;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = 2048'h0000000000000000000000000000FFE010000000000000400535FFFE1FFFF10200C0001EB8C000000004F80C017FFF7FDFFFFF1FFFFE06FE00000007FFFFFF7F0000000000000000000000000000FFA00000000000000060078E7FFE1FFBDC038040011400FE00000000F80D017FFF7FDFFFFF9FFFFE06FF00000007FFFFFF7F0000000000000000000000000000FF0000000000000000E007F57FFE1FF3FE028040001FD0FFE0000000780E017FFF7FFFFFFFBFFFFE06FF0000000FFFFFFF7F0000000000000000000000000000FE0000000000000001F0C7F2FFFE1FE3F7028040001DC0F7FC01E000780D01FFFF7FFFFFFF1DFFFC06FF00000007FFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = 2048'h0000000000000000000000000000FE0400000000000000F8C3B37DFE1E03F7020040011C38F3FFFFF800080D01FFFF7FFFFFFFDFFFFC06FF00000007FFFFFF7F0000000000000000000000000000C31000000000000008C9A03BFEFE1E41F7028040011620F0FFFFF87C080D017FFF7FFFFFFF3FFFF006FF0000000FFFFFFF7F0000000000000000000000000000C318000000000010190063343CFE1EE1FC02004001163FFFFFFFF07C080D017FFF7FEFF000BBFFF806FF00000007FFFFFF7F0000000000000000000000000000E0000000000000003D8041583CDE1FF3FC028040011017FFFFFFFC7CF80DE17FFF7FFFFFFFBFFFF006BF00000007FFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = 2048'h000000000000000000000000000000000000000000100CC466733DFE1FFBFE008040011FD7FFFFFFFFFEF80C01FFFF7FFFFFFFFFFFF006FF00003FFC000000FF0000000000000000000000000000FE000000000207C8246400733738DFFFFE000040001FD7FFFFFFFFFEF80C01FDFF7FFFFFFF8DFFF006FFFFFFFFFFFFFFFFFF0000000000000000000000000000FF004000040601E1F0020004FA1FEFFFEF00804000181FFFFFFFFFFEF80C01FFFF7FFFFFFFFDFFF00EFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFE00000000406EDF807C008F7FFF1FFEC000060041627FFFFFFFFFEF80801FFFE7FFFFFFFFFFFF010FFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = 2048'h0000000000000000000000000000FFE20200101000EAFE0E5809750037FE03FFC0600F163FFFFFFFFFFEF81001FFFE3FFFFFFFFBFFE0207FFFFFFFFFFFFFFFFF0000000000000000000000000000FFF6018214000245F6035B08F17FFFFE03FFD0F00E101FFFFFFFFFFEF81001FFFFEFFFFFFFBFFFE0423FFFFFFFFFFEF7FFFF0000000000000000000000000000FFFD0302000200E1F4284A0392FFFFFE03FFE0F80E1FD7FFFFFFFFFEF00001FFFFFF17FFFFFFFFE1027A89DD5FFBBBDDCEFF0000000000000000000000000000FFF3E083008000C4E2E0C8077FFFFFFE03FFFEFC0C1FD7FFFFFFFFFEFFFFFFFFFFFFF0FFFFFFFFC200DDF666BB3335C8ACFF;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .mem_init3 = 2048'h000000000000000000000000000000000000000000000FFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0F0FFBF0000000000000000000000000000000000000000000003FE0001FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFF00000000000000000000000000000000000000000000007FC000FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFF00000000000000000000000000000000000000000000001FF0003FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000003FFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .mem_init2 = 2048'h000000000000000000000000000000000000000000000001F80007FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFC000000000FFFFBF0000000000000000000000000000010000000000000000003E0003FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03BFFC00BFFF8000000003FFFFBF000000000000000000000000000001FA00000000000000001F8000FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000003FFFF0000000007FFFFBF0000000000000000000000000000FFFFDF000000000000000FE0003FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFE000000007FFFFF000000001FFFFFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .mem_init1 = 2048'h0000000000000000000000000000FFFFF00000000000000003F8000FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF8021FFFFFFF60000000FFFFFFF000000007FFFFFBF0000000000000000000000000000FFFFF000000000000000003E0003FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFC1FFF483FF00000001FFFFFFFF0000000000000000000000000000FFEFC800000000000000001F0000FFFFFFFFAF3FFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFEFFE0003FF00000003FFFFFFFF0000000000000000000000000000404DC000000000000000000700007FFFFFFF80BF7FFFFFFFFFFFFFFFFFF000FFFFFFEFFFFFEFFE0003FF0000000FFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350 .mem_init0 = 2048'h0000000000000000000000000000FFCCC0000000000000000006000207FFFFFF80FFFFFFBFFFFFFFFFFFFFE000FFFFFFEFFFFFEFFFF003FF0000001FFFFFFFFF0000000000000000000000000000FFE64000000000000000000F000613FFFFFF98FFFFDFFFFFFFFFFFFFFFE001FFFFFFEFFFFFEFFFFC03FF0000003FFFFFFF7F0000000000000000000000000000FFE20000000000000000001D000E18FFFFFF98FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFEFFFFF03FF0000003FFFFFFF7F0000000000000000000000000000FFE000000000000000000101000E1A3FFFFF98FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFEFFFFF83FF0000003FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a350~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 .lut_mask = 16'h00CA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout 
//  & (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 .lut_mask = 16'hCECC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = 2048'h00000000000000000000000000009FFFF081E03D800087D080027FFFFFF9006EE8FE0C101FFFFFFFFFFEFFFFFFFFFFFFFF07FFFEFFC40332213231111198D8FF00000000000000000000000000003FE7FC0389840000F67B800E729DFEFDC1BBFBFF001627FFFFFFFFFEFFFFFFFFFFFFFFE03FFFFF8800C4440C888CCFFFF8FF00000000000000000000000000003FF7FC004C02300D61FF800BEDF77EEDC999B07F8C163FFFFFFFFFFCFFFFFFFFFFFFFFFE1FFFFFA003300202223FFFFFE0FF0000000000000000000000000000FFFFFC00C401000381FCA10F01ADEC8013208C7FFC1007FFFFFFFFFEFFFFFFFFFFFFFFFFE13FFFC006008899FFFFFFFF00FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = 2048'h0000000000000000000000000000787FFB204202001244F724099CD933325402A15FF462FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FF80000033FFFFFFFFFE00FF000000000000000000000000000077BFFC2002140076ECB20411A6C00040002175AFF8F36FFBFFFFFFFFFFFFFFFFFFFFFFFFFE003F80006FFFFFFFFFFFFC00FF0000000000000000000000000000BE7FFD2102608006C030040126E040C0204810A7FFF26FFBFFFFFFFFFFFFFFFFFFFFFFFFFC001F817FFFFFFFFFFFFFF800FF0000000000000000000000000000F6BFFEE01BA0840680107C0010BC02320C0200A5FFF87FFFFFFFFFFFFFF7FFFFFFFFFFFFFC000F837FFFFFFFFFFFFFF000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = 2048'h0000000000000000000000000000FDFFF83C0381A08794FF75807C3F226CC10480023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800384FFFFFFFFFFFFFFC000FF0000000000000000000000000000FDFBFC700301A0A57B9BE781AF7FE0BF24402024BFFC13BEFFFFFFFFFFC0FFFFFFFFFFFFFFC001837FFFFFFFFFFFFFC808FF0000000000000000000000000000FFFFFC60024024024FD8F7610EBFFE17B4302C189FF81F7E7FFFFFFFFF7EFFFFFFFFFFFFFFF800D7FFFFFFFFFFFFFFE001FF0000000000000000000000000000FFFFFFC00442600230B7B7576DDFFFCEC808180077F817FE7FFFFFFFFEFEFFFFFFFFFFFFFFFC0003FFFFFFBA27FFFFFC05FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = 2048'h0000000000000000000000000000F79FFBC000016007B1BC708CFE1FFFFC0006001057F817FFFFFFFFFFFDFE7FFFFFFFFFFFFFFF8001FFFFED0007FFFFFFFF570000000000000000000000000000FFF7FFC000314043C975C95FF77FFFFE383044A4003017FFFFFFFFFFFE0E3FFFFFFFFFFFFFFFC001FFFD66001FFFFFD4DE9D0000000000000000000000000000FFFFBFC0408900E5B7E389BCE8FFFFFFF437FF4000001FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF807FFFF18001FFFFFFFFDE60000000000000000000000000000FBF7DFE020210000C1D10DFABDFFFFFFF001FF00000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFF0000BFFFFFFFFF98;
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h0000000000000000000000000000FFFF1FFF0040001881F617BA6FFFFFFFF401FF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF800FFFFFFFFFFF590000000000000000000000000000FFE23FFFC6000036C09B062F7FFFFFFFFF01FF00000004FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF81FFFFFFFFFFFFE30000000000000000000000000000FFF6FFFFFC08801EE0DF47D7DFFFFFFF3781FF000000000000000D1FBFFFFFFFFFFFFFFFFFFFFFFBFFFF837FFFFFFFFFFFB40000000000000000000000000000FFF1FE3F9008842670FA7B41BFFFFFFC1F01FFE000000020001DFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFC07FFFFFFFFFFFB1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'h0000000000000000000000000000FFC7FFFA600E84B200FCEE78B7FFFFF83E01FF00000000C00EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE07FFFFFFFFFFFDB0000000000000000000000000000FFE3F1A2201FC19C073E0339FFFFFFF1F807FF00000030000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE07FFFFFFFFFFFDA0000000000000000000000000000FFDBFECFF8FB70C01F00029BFFFFFFFEFE0FFFFFFFD40280002912604AC951AB76EDDB6FFFFFFFFFFEFFFDFFFFFFFFFFFFEC0000000000000000000000000000FFF817EBBC3FB0F801311F37FFFFF7F97E1FFFFFF880002D100367DF9F73EE7CF9FBECDB66DB6D6BBE7FFFFFFFFFFFFFFFED;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'h0000000000000000000000000000FFFDF683F3BF302805003E2FFFFFDFF7BFFFFFFFC4C2424AF49DAF7FAF75EF9F364C9B24BE00004010FFFEFFFFFFFFFFFFF600000000000000000000000000009FFFFFF6033357B1C4184C1BFFFF3FFFBDE08800040363FBB9364AD7EE7CE9B36659B2492000000011FFF81FFFFFFFFFFFFF0000000000000000000000000000FBFFF7EDA393DFE800089F63FFFCFFFFDFC04C090EF330FCDC925EBFEE7CF9B26C9B36DB40000002A3FFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFF375FFC600880B84FFF3FFFF0000FDCE011DEE7FEDB7FCBF2E7EB97E4F9364B70000000107FFFEA3FFFFFFFFFFFD;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h0000000000000000000000000000000FFFEDF210B40480BC005DFFFFFFF80001CFB6240B009E346DB4BF6E5E9F2EC9B66DBE000000001FE000003FFFFFFFFFFF000000000000000000000000000000007FFFDAB970026CE09C3FFFFFFFC00001F3FC3326E7375F89257F7EDF9725D936DB78000001003F00000007FFFFFFFFFE000000000000000000000000000000000FFFDFD7B8D774E17CEFFFFEFF00000001BB0001F7CFEFFB6BD97EDB92E49B6C93E000001001F800000000FFFFFFFFFF0000000000000000000000000000000001FF6FF4F7FE6FD147DBFFFDF80000000137C1005F9C17F96F796C4BD25C9A6AB7800002000780000000003FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10 .lut_mask = 16'hA0C0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'h00000000000000000000000000000000002FFFFFD7CE6CF0565FFFFFC00000000128F000FDD72BB2DFE97EC9FA4FB2DB2F0000000200000000000007FFFFFFFF000000000000000000000000000000000001FFF6DB757B4D83BFFFFE000000000028CF000F7AD3DE93497F497F4934D33CC000000800000000000000FFFFFFFF0000000000000000000000000000000000003FFDFFDA6D90B6BFFFF8000000000039B9C006FFB9EF324B7FC927C92496730000010E000000000000001FFFFFFF00000000000000000000000000000000000003FFFFFEB7FB25FFFF80000000000039213C00E3F2FFBADB7FF924BA6537C0000874200000000000000007FFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'h000000000000000000000000000000000000003FFFDB6DB66FFFFE00000000000033204F080D5F7DDEFB7FFDA496C92F0000AFC1000000000000000002FFFFFF0000000000000000000000000000000000000003FFFFF6CADFFFF00000000000002D200CC0006C3ECFBF6D7F24924B7E00009A180000000000000000003FFFFF00000000000000000000000000000000000000007FFB6DB5BFFF000000000000003B2001900CFF9F7D9B7D7FFC929A380002F04000000000000000000007FFFF000000000000000000000000000000404000000007FDB6D93FFE000000000000003920003A40072FFD3FFDFEFF6492E00018000000000000000000000000FFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFDE810000FFFFEB7FF8000000000000003B2000057B0003EE2FFFB65924138001FC2000000000000000000000003FFF0000000000000000000000000000FFFFFFFFFFE00007F6D2FFC0000000000000003D200000868081F72FFC9649252E0004C000000000000000000000000007FF0000000000000000000000000000FFFFFFFFFFE000007FBDFE00000000000000003F6000003C4078FBEFFD9249D93C00701000000000000000000000000001FF0000000000000000000000000000FFFFFFFFFFFDE00007F1E000000000000000013B6000000380853FE5FD9226D17010A000000000000000000000000000003F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF0000FF80000000000000000038E000000030200F74DDB12683C0070E00000000000000000000000000000F0000000000000000000000000000FFFFFFFFFFFF01F4003F800000000000000000796000000007704BBDBFFFFF33008C7C0000000000000000000000000000010000000000000000000000000000FFFFFFFFFFFF8000003F0000000000000000001FE00000001ECEFFF77FFFFF1001DFC00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF8100000E00000000000000000138600000000773FFFF5FFFFB808FFE40000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF1BE0000E0000000000000000F1A9E0000000007DFFFF6000028E7FF0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF0BC0000E00000000000000000839A000000000067FFF6000E27FFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFD9F8080000000000000000001E8392000000000002FFFE000C7FFF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFE00000000000000000000001FD332000000000001FFFE019F7FFE00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE08000000000000000000001FC3F2000000000000FFFE00007FFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFE80000000000000000000001FC3920000000000003FEC0000FFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFEC8000000000000000000001FD1320000000000003FE1FFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE000000000000000000000001FD3920000000000003FE1FFFFFFFE00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFF00000000000000000000000001FD3D20000000000003FE1FFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFE71E00000000000000000000000001FD3B60000000000003FE1FFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFF80C000000000000000000000000000001FC38A0000000000007FE1FFFFFFFC000000000000000000000000000000000000000000000000000000000000000B8E100000000000000000000000000000001F938E0000000000003FE1FFFFFFFE00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'h0000000000000000000000000000800100000000000000000000000000000001F93920000000000003F61FFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000093830000000000003FE19FFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F830400000000003FE1FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B820000000000003FE1FFFFFFFC00000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11 .lut_mask = 16'h0A0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout ) # (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~10_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~11_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12 .lut_mask = 16'hAAFC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h0000000000000000000000000000000000007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFC1F7FFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFC1F7FFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFC1FFFFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F3FFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF07FEFAF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF1FFFF2E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81BFFA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE0BF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF089DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE0E9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC399F71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77DF38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BFFB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFB7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF979FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFD73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFC87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC077F01DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F601FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE0037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4B3FB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96DFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD77F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC179FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hAAD8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hACF0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1FFFFFFFBFFFFE2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1FFFFFFFBFFFFFE040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1FFFFFFFBFFFFFF060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000003FE3FFFFFFFBFFFFFFFFFFC000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000400000000000003FF3FFFFFFFBFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE1FFFFFFFBFFFFFFFFFFFF20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BFC1FFFFFFFBFFFFFFFFFFFFE38000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077FE1FFFFFFFBFFFFFFFFFFFFFFF00000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000006FFE0FFFFFFFDFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF8FFFFFFFEFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00FFFFFFF7FFFFFFFFFFFFFFFC0600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008F7FFF0FFFFFFFFBFFFFFFFFFFFFFFFC078000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000001DF7FFFF0FFFFFFFDFFFFFFFFFFFFFFFFDFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF7FFF01FFFFFFFDFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFF40200000000000000000000000000000000000000000000000000000000000000000000000000000000000000273FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFE06000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000001FFFFFFFBFFFFFFFFFFFFFC7FC78AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000043FFFFFFFBFFFFFFFFFFFFF0FFCFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000016FFFFFFFFFBFFFFFFFFFFFFE0FF8FF37FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001FFFFFFFFFFBFFFFFFFFFFFFE0FFC7FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000607FFFFFFFFFFBFFFFFFFFFFFFE0FFC3FBFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000CFFFFFFFFFFFFFBFFFFFFFFFFFFF67FE1FBFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000C87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03BFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000004F07FFFFFFFFFFFFBFFFFFFFFFFFFFFFFF81AFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000001FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000103FFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFB800FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000007F3FFEFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE002083FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE03CBFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000233BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FC03F7FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFE68FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000075FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFC0F3FFEF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001EFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFC1F7FFEECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hFA0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFDFFF407FFFFFFDFFFFFFFFFFFFFFFFFFFFFFA0000040C1C700000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFDFF0BFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF000000E6FF0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFDFFF3FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFF801E07FEFF0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFDFFF8FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000010FFFFFFFFDFFFF1F2FFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFE7F2FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFBFFE7F3FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFEB800181FFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFBFFE5FBFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFF3FFE1FAFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000060BFFFFFFFFFFFFFBFFE5ABFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000003BFFFFFFFFFFFFFFFFC1ABFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000001FBFFFFFFFFFFFFFFFFC3AAFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000011FBFFFFFFFFFFFFFFFFC1AAFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000001601FFFBFFFFFFFFFFFFFFFFC1A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFBFFFFFFFFFFFFFFBFC3C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000039A3800000000003FE3FF0FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005327C00000000003FE1FEEFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009F37C00000000003FE1FC2FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B2FC00000000003FE3FC2FFFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000003B2FC00000000003FE3FE2FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001937C00000000003FE3FE2FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000182FC00000000003FE1FE2FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D27C00000000003FE1FE2FFFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000B923C00000000003FE1FE2FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000098A1C00000000003FD1FE2FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001830000000000003FD1FE2FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013E0000000000003FF1FE2FFFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000001C20000000000003FE1FE2FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1F8EFFFF801C400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1FFFFFFF837FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE1FFFFFFF9FFFFC000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hE4AA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7 .lut_mask = 16'h5404;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~12_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13 .lut_mask = 16'hF8F8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'h0000000000000000000000000000FFFFE00000000000000000651FFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E60000000000000000000000000000FFFDC00000000000000000701FFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000FC0000000000000000000000000000FFF9000000000000000000381FFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007B0000000000000000000000000000FFFE01C060000000000704F80FFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007E;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'h0000000000000000000000000000FFF8000580000000000337E1CFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003C0000000000000000000000000000FFFC0FFFC00000000001FFE1FFFFFFFF000000FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003D0000000000000000000000000000FFFC07F0000400000000C5E7FFFFFFFF00000000002BFD7FFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001F0000000000000000000000000000FFFFEFF440800000000000CFFFFFFFFF80000000077FFFDBEFFFFEFDFBBF77EFDFB77FFFFFFFFFFFFF80000000000000001E;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFC00000000001001C7FFFFFFFFC00000003F7FFFFFEFFB76CCD99B3264C9B364DB47FFFFFFFF00000000000000000F00000000000000000000000000007FFFFFFFE00FE000000003E7FFFFFFFFC01F77FFFFFFFFFE76C9B76CD993364C99264DB6DFFFFFFFFE000000000000000007000000000000000000000000000007FFFFFFE06C200000000087FFFFFFFFE03FB3F6FFFFFFFF3B6DB364D993264D9364C924BFFFFFFFFC0000000000000000030000000000000000000000000000FFFFFFFFE0E0002000000401FFFFFFFFFFFF0231FFFFFFFF1F6C9364D99366C9B26C9B48FFFFFFFFF800015C000000000003;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFE078600000000403FFFFFFFFFFFFF049DFFFFFFFCFB6DB64D9B364D936499241FFFFFFFFE01FFFFFC000000000010000000000000000000000000000FFFFFFFFEDF0F00000006003FFFFFFFFFFFFFC03CFFFFFFFE3F6DB24C9326CDB26C92487FFFFFFFFC0FFFFFFF800000000010000000000000000000000000000FFFFFFFFFFF8700002002013FFFFFFFFFFFFFFC4FFFFFFFFF1F6D926C9366D9B64936C1FFFFFFFFE07FFFFFFFF00000000000000000000000000000000000000FFFFFFFFFFF818000000B03FFFFFFFFFFFFFFFF83EFFFFFFF8F6D9A6DBB66DB36597487FFFFFFFF87FFFFFFFFFC000000000;
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = 2048'h00000000000000000000000000006000000000000000000000003FFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFFFF800000003FCCDDECDCEEEEE6727FF0000000000000000000000000000E018000000000000000000000DFFFFFFFFFFFFFFFFF9C7FFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FF3BBBF37773300007FF0000000000000000000000000000C00800000000000000000004013FFFFFFFFFFFFFF3F9C7FFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFCCFFDFDDDC000001FFF0000000000000000000000000000800000000000000000030000005FFFFFFFFF77FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0003FF9FF776600000000FFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = 2048'h0000000000000000000000000000878000000000000000000000001FFFFFEFFDDFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFCC0000000001FFFF00000000000000000000000000008FC000000000000000000000513FFFFFFFFEEEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFF90000000000003FFFF0000000000000000000000000000CD800000000000000000000011FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07E8000000000000007FFFF0000000000000000000000000000FF400000000000000000000000FFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07C800000000000000FFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = 2048'h0000000000000000000000000000FA000000000000000000080001FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFC7B000000000000003FFFFF0000000000000000000000000000FE040000000000000000000011FFFFFFFFFFFFDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C8000000000000037F7FF0000000000000000000000000000FF0000000000000000001800317FFFFFFFFFDBE7FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFF28000000000000001FFFFF0000000000000000000000000000FF000000000000000040482810BFFFFFFFFFE7FFEFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFC0000000000000003FBFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = 2048'h0000000000000000000000000000FFE00000000000000040093001FFFFFFFFF9FFFFBFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFE000000000000000000FF0000000000000000000000000000FFFF000000000000109800A068FFFFFFC7FFFB5BFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFE000000000000002B21BF0000000000000000000000000000FFFFC00000000000001D000377FFFFFFFBC800BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003990000000000000000000000000000FFFFE00000000000002E00017FFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001E7;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17 .lut_mask = 16'hA808;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFF83A781F9BE1BFFFFFFFFFFFFFFFFF0FFFFFFFFC7F6936C9364DB24D24D0FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFF9FFF89FFBE07FFFFFFFFFFFFFFFFFF0FFFFFFFC3F6DB6C936C9B6CB2C837FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFDFFFFC17FFFFFFFFFFFFFFFFFFE3FFFFFFE1FEDB6C936D936DB698CFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFC3FFFFFF07E5B6C926DB659AC83FFFFFFFFFFFFFFFFFFFFFFFF8000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFF0F7FFFF83E596C926DB6DB6D0FFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF3FFFFFC1F492DB24DB6DB481FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFE0FEB6CB24936D6587FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFF03ED24B2592DB6D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF84FFFC1FD2496DB6DBE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFE0FD24B6DB6DAD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF07D24B6DB6B6C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FA4B6DFDBE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FB6B6FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFF8FB47A7FFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100183FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFE00001FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18 .lut_mask = 16'h4540;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .mem_init3 = 2048'h000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000001FFFE000000000000008000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000003FFF000000000000008000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000FFFC0000000000000C000000000000000000000000000000000000000000000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000007FFF8000000000000C000000000000000000000000000000000000000008000000000000000007F00000000000000000000000000000000000000000000000001FFFC000000000000C000000000000000000000000000000001FC4003FF4000000000000000007F000000000000000000000000000000000000000000000000007FFF000000000000C00000000000000000000000000000007FFFFFFFFC0000000000000000007F000000000000000000000000000000000000000000000000001FFFC00000000000C0000000000000000000000000000001FFFFFFFF800000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000007FFF00000000000C000000000000000000000000000000FFFFFFFF0000000000000000000007F0000000000000000000000000000000000000000000000000001FFFC0000000000C000000000000000000000000000000FFFFFFE00000000000000000000007F0000000000000000000000000000000000000000000000000000FFFF0000000050C000000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FFFF800000007FC080000000000000000000000000001FFFFFF000000000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000001FFFFF80000007FC000004000000000000000000000001FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FFFFFC0000007FC000200000000000000000000000001FFFFFF00000000000000000000000FF0000000000000000000000000000000000000000000000000000FFFFFF0000007FC000000000000000000000000000000FFFFFF00000000000000000000000FF0000000000000000000000000000000000000000000000000000FFFFFFC000007FC000000000000000000000000000000FFFFFF000000000000000000000007F;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000020FFFFFFFFFE001FFFFFFF147FFFFFFFFFFFFF000FFFF803FFFFFA0000001FF00000000000000FF00000000000000000000000000000000000000000000000003FDFFFFFFFFE0007FFFFEFBE7FFFFFFFFFFFFF000FFFF803FFFFFE0000001FE00000000000000FF00000000000000000000000000000000000000000000000003FCFFFFFFFFE0017FFFFFF227FFFFFFFFFFFFF000FFFF801FFFFFC0000001FE00000000000000FF00000000000000000000000000000000000000000000000007FDFFFFFFFFE0017FFFFFF227FFFFFFFFFFFFF000FFFF801FFFFF80000001FE00000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000067CFFFFFFFFE001FFFFFEF3C7FFFFFFFFFFFFF000FFFF801FFFFFE0000001FE00000000000000FF00000000000000000000000000000000000000000000000002647DFFFFFFE0017FFFFEF9C7FFFFFFFFFFFFF000FFFF801FFFFF80000001FE00000000000000FF000000000000000000000000000000000000000000000000006EFDFFFFFFE001FFFFFEF9C7FFFFFFFFFFFFF000FFFF801FFFFF00000001FE00000000000000FF0000000000000000000000000000000000000000000000000026FDBFFFFFE0017FFFFEFFE7FFFFFFFFFFFFF000FFFF8000000000000001FE00000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000EC3FFFFFE0017FFFFEF227FFFFFFFFFFFFF000FFFF8000000000000001FE00000003FFFFFFFF0000000000000000000000000000000000000000000000000000C8FF3FFFE001FFFFFFF227FFFFFFFFFFFFF000FFFF8000000000000001FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000DE01FFFF0017FFFFFF7E7FFFFFFFFFFFFF000FFFF8000000000000001FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000008000FFFF3FFFFFFFBF9C7FFFFFFFFFFFFF000FFFF800000000000000FFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init0 = 2048'h000000000000000000000000000000000000000000040000000000FFFFFFFFFFFFFFF0F9C7FFFFFFFFFFFFE000FFFFC00000000000001FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000006FFFFFFFFFFFFFFF1FFE7FFFFFFFFFFFFE000FFFFF00000000000003DFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF1F227FFFFFFFFFFFFFFFFFFFFFFE80000000000FDBFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF3F227FFFFFFFFFFFFFFFFFFFFFFFF0000000001FFEEEFFF77FFFBBFDFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a351~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15 .lut_mask = 16'h4540;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000FFFFFFFF00007FC7C0000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FFFFFFFE0F801FFFD8000000000000000000000000001FFFFFF00000000000000000000000FF0000000000000000000000000000000000000000000000000001FFFFFFFFE0001FFFFE000000000000000000000000000FFFFFF00000000000000000000000FF00000000000000000000000000000000000000000000000000007FFFFFFFE0001FFFFC000000000000000000000000000FFFFFF00000000000000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000003FFFFFFFE0001FFFFD800000000000000000000000000FFFFFF00000020000000000000000FF00000000000000000000000000000000000000000000000000003FFFFFFFE0000FFFFDC00000000000000000000000000FFFFFF00000020000000000000000FF0000000000000000000000000000000000000000000000000003FFFFFFFFE00008FFFFFFFC00000000000000000000001FFFFFF80000020000000000000000FF0000000000000000000000000000000000000000000000000007FFFFFFFFE00000FFFFFFFF80000000000000000710003FFFFFF8000003FE00000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000FFFFFFFFFC00080FFFFFFFFF800002D800000000600007FFFFFF0000003FF000000000000007F0000000000000000000000000000000000000000000000000003FFFFFFFFC00082FFFFC07FFFFFF800000000000400003FFFFFA0000003FF000000000000007F0000000000000000000000000000000000000000000000000023FFFFFFFFC000DFFFFD9FE7FFFFF1C0000000000403803FFFFFA0000003FF00000000000000FF0000000000000000000000000000000000000000000000000023FFFFFFFFC000FFFFFDE205FFFFFFFF800000000407803FFFFFE0000003FF00000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000007FFFFFFFFC001FFFFFFE006FFFFFFFFF80000000E7F803FFFFF80000003FF00000000000000FF0000000000000000000000000000000000000000000000000027FFFFFFFFC001FFFFFFE007F80FFFFFFCE000007FFF801FFFFFC0000003FF000000000000007F0000000000000000000000000000000000000000000000000067FFFFFFFFE001FFFFFFE307FF007FFFFFF80000FFFF801FFFFFE0000003FF000000000000007F00000000000000000000000000000000000000000000000003E7FFFFFFFFE001FFFFFEF007FFF0FFFFFFFBF000FFFF803FFFFFA0000003FF00000000000000FF;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~15_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16 .lut_mask = 16'hF2F0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~17_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~18_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19 .lut_mask = 16'hFE32;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000484000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006860000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037E0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000080FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF800000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000402800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004048000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008800000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F4000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hE5E0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFF840000000000000000000000000000000000000000001E003FFFFFF01000000000000000000000000000000000000000000000000000000000000000FFFFFFFF0000000000000000000000000000000000000000000019003FFFFFF11000000000000000000000000000000000000000000000000000000000000000FFFFFC02000000000000000000000000000000000000000000000D003FFFFFF11000000000000000000000000000000000000000000000000000000000000000FFFFC0000000000000000000000000000000000000000000000000003FFFFFD1100000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h0000000000000000000000000000FFFF80000000000000000000000000000000000000000000000000001FFFFFD00000000000000000000000000000000000000000000000000000000000000000FEFF00000000000000000000000000000000000000000000000000000FFFFFD06000000000000000000000000000000000000000000000000000000000000000F8FF00000000000000000000000000000000000000000000000000000EFFFFD1C000000000000000000000000000000000000000000000000000000000000000FFFB000000000000000000000000000000000000000000000000000007FFFF5E000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h0000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000F6000000000000000000000000000000000000000000000000000000000FFA000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000007620000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016200000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000090000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060084000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00C40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004004440000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000092000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000002170000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10_combout ))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hE6C4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000002000BFFFFFFFFE00000000000000000000005FFFFFBF3E380000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000200FFFFFFFFFFC000000000000000000000000FFFFFF19000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000002000FFFFFFFFFC0000000000000000000000007FE1F801000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000020007FFFFFFFFC0000000000000000000000000000000007;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF0000000020000FFDFFFDFC00000000000000000000000000000000040000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001DFDFFFDF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000004001DFDFFFCF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000147FFFFFFFFCB80000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000004001FC5FFFC5800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000C001FC5FFFC5800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F400000000000004001FC5FFFC5800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000000000000003FC5FFFC580000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0400000000000000003FC5FFFC5000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0400000000000000003FC5FFFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FE000400000000000000003FC5FFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000400000000000000003FFDFFFC000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000400000000000000003FF5FFFC0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC0000000400000000000000003FFFFFFE0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE9000000000400000000000000007FFFFFFFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000400000000000000003FFFFFFFF00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF9F80000000000400000000000000003FFFFFFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF30000000000000400000000000000001FFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF378000000000000000000000000000003FFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFB0F80000000000004000000000000000007FFFFFFFC0000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00C00000000000000000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEFC00001800000000000000000000000100000047FFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF80C001000000000000000000000000001801FFDF7FFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFC780000000000000000000000000000000001801FFFFFFFFF00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFDCC4000000000000000000000000000000000001803FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC000000000000000000000000000000000000018003FFFFFF97000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF8A000000000000000000000000000000000000001C003FFFFFF07000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE1000000100000000000000000000000000000000018003FFFFFF1300000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFC00001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFC000001FBFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFC000000F9FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFC000000000000DFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC403FFFFFFFFC0000000000001C7FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8801FFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9001FFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFF80000000000000003F9FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF708000FFFFFFFFFC0000000000000003F87FFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2080000FFFFFFFFE0000000000000000203FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE008000FFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFE0000000000000000000BFDFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C0000000FFFFFFFFFE00000000000000000001F9FFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hF4A4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFC01FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFF1FFFFFFE3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFC800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hEC2C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14 .lut_mask = 16'h0E02;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~19_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20 .lut_mask = 16'hFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h0000000000000000000000000000000000007BFFFFFFFFFFFFFFFFFFC60000000000000E7FDFFFFFE142FA8F20BFF80000000000BBFFFFF7FFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF20000000000000BC1F1FFFFFFECA9A8F00FEB0000000000001E97E807FFFFFFFFFFFFFFF0000000000000000000000000000000003FDFFFFFFFFFFFFFFFFFFF800000000000000781FFFFFFFF27AD2F300CCE8000000000000187C8007FFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE7000000000000007F01FFFFFFFDFE6779D01CCA800000000000000E08021DFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF7F00000000000063FE07FFFFFFFCD6AB52E172D3000000000000000E0000007FFFFFFFFFFFF00000000000000000000000000000100FFFFFFFFFFFFFFFFFF8002C000000000000FFF80FFFFFFF0016BFE84D4A9B0000000000000000000000007E7FDBBFFFF00000000000000000000000000000700FFFFFFFFFFFFFFFFFE00040000000000001FF881FFFFFFE000D4454B71ED0000000000000000000000000780C007FBFF00000000000000000000000000000004FFFFFFFFFFFFFFFFF07000000000000001FFFFE7FFFFFF00001027F66CA300000000000000000000000000004000F3FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h0000000000000000000000000000000FFFFFFFFFFFFFFFFFF07800000000000003FFFFFFFFFFFF0000029F47A5F80000000000000000000000000000000003FF000000000000000000000000000009FFFFFFFFFFFFFFFFFFE67E0000000000033FFFFFFFFFFFFFE300009106F0600000000000000000000000000000000007FF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFE3BC00000000001DFFFFFFFFFFFFF3F0000FD3C3C8600000000000000000000000000000000007FF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFC038800000000013FFFFFFFFFFFFFF3F80006A0BE08E00000000000000000000000000000000007C6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFE7FC00000000000002FFFFFFFFFFFFFFE1E0000D997AC8200000000000000000000000000000000000040000000000000000000000000000FFFFFFFFFFFC1F8003FC0000000000008FFFFFFFFFFFFFFE0000000C60814B600000000000000000000000000000000000000000000000000000000000000000FFFFFFFFCB001F000098000000000007FFFFFFFFFFFFFFF40000000828B031800000000000000000000000000000000000000000000000000000000000000000FFFFFFCF80000F00000000000000D01FFFFFFFFFFFFFFFC000000008C8F6C300000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFCF00000640000000000003F97FFFFEFFFFFFFFFFC000000013B3F308C00000024000000000000000000000000000000000000000000000000000000000FFFFFFCF0000062000000000000FFFFFFFFFFFFFFFFFFE000000001E6DF111D000008FC0800C0000000000000000000000000000000000000000000000000000FFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFC000000001B63F10AB0000E0E61C15E0800000000000000000000000000000000000000000000000000FFFFFFFE000000000000000003FE1FFFFFFFFFFFFFFF58000000000597683010003E06FCF77EFA0000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000007FFFFE07800000000000000087FDFFFFFFFFFFFFFFFC40000000000D1A5399C0007FFFFFFFFFFE000046060000000000000000000000000000000000000000007FFFFF000000000000000003DFFFFFFFFFFFFFFFFFFC0000000000235DE0A14006FFFFFFFFFFFE000C3FF061D8000000000000000000000000000000000000003FFFFA000000000000000007FFFFFFFFFFFFFFFFFF74000000000003B64269801FBFFFFFFFFFFE1E6CFFFC7E73003018000000000000000000000000000000007FF990000000000000001877FFFFFFFFFFFFFFFFFC00000000000040F1666C009FFFFFFFFFFFFE3EFFFFFFFFFBF77E188000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h0000000000000000000000000000EFC000000000000000601FFFFFFFFFFFFFFFFFFE0000000000000002414E9213FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000000000000000C000000000000000007E03FFFFFFFFFFFFFFFFB00008000000000000F791491FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A0F00000000000000000000000000000000000000000000003E03FFFFFFFFFFFFFFF3000000000000000001E92FC3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F00000000000000000000000000000000000000000000003E01FFFFFFFFFFFFFFE0000000000000000301DB29F1FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFC3F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h0000000000000000000000000000000000000000E03C003F01FFFFFFFFFFFFFE0000000000000000030BDEE663FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000000000000000000000000000000000000003E000003FF8FFFFFFFFFFBFE40000000000000000FFFFEC7E17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000000000000000000000000000000000000000FFFF0003FFDFFFFFFFFFE3F000000000000000003FFFFC15ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000000000000000000000F07FFFF01FFFFFFFFFFFFFFC0000000000000000223FFFFFAD6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFEFE0BF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFE008000000000000000000000000000000010000000000000000000000000000FFFF9FFFC0070000000000000000000021FFFFFFFFFFFFFFFFFFFF73FFFBFFFF0000000000000000000000000000000000000000000000000000000000000000FFFB0E3FC0030000000000000000000073FFFFFFFFFFFFFFFFFFFD0BFFFFFFF40000000000000000000000000000000000000000000000000000000000000000FFF0000FE00000000000000000000001FFFFFFFFFFFFFFFFFFF5E003FFFE7FE0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0000000000000000000000000000FFE0000000000000000000000000124FFFFFFFFFFFFFFFFFFFFE0000FFFE04000000000000000000000000000000000000000000000000000000000000000000FF80000000000000000000000000320FFFFFFFFFFFFFFFFFFFFE00FFFFF000000000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000FFB9FFFFFFFFFFFFFFFFFFFF003FFFFE000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFE3C03BFFFE400000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h0000000000000000000000000000F0000000000000000000000008DFFFFFFFFFFFFFFFFFFFFFFF8011F37800000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000807FFFFFFFFFFFFFFFFFFFFFEADF0000F200000000000000000000000000000000000000000300000000000000000000000000000000000000000000000008002CFFFFFFFFFFFFFFFFFFFFFFC1E01C00E00000000000000000000000000000000000000000000700000000000000000000000000000000000000000002000C047DFDFFFFFFFFFFFFFFFFFFD881E01E00C000000000000000000000000000000000000000000003;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000003B07FFEFFFCFFFFFFFFFFFFFFFFB9FC00FEFF0040000000000000000000000000000000000000000000030000000000000000000000000000000000003000000738FFFFFFFC7FFFFFFFFFFFFFF8037F00DFE40000000000000000000000000000000000000000000000000000000000000000000000000000000000007000100F3FFFFFFFFFFFFFFFFFFFFFFFFCAB7F000D8000000000000000000000000040008848004600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hF0AC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h0000000000000000000000000000000000001FE7FFFF83FFFFFFFFFFFFFEC00000000000000003FFFFFFFC753FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF000000000000000000000000000000000001FF8FFC1F3FFFFFFFFFFFFFFC000000000000000007FFFFFFFE6DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFC4F7FFFFFFFFFFFFB8000000000000000004FFFFFFFFD83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFC7800000000000000000007FFFFFFFFE247FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h0000000000000000000000000000E0000005FFFFFFFFFFFFFFFFFFE8000000000000000000F5FFFFFFFFFFC7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007000001FFFFFFFFFFFFFFFFFFC00000000000000000041FFFFFFFFFFFFC17FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FC00201FFFFFFFFFFFFFFFFFE000000000000000000047FFFFFFFFFFFF81FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000F804C47FFFFFFFFFFFFFFFC000000000000000000002FFFFFFFFFFFFFFF2FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h0000000000000000000000000000F80FFFFFFFFFFFFFFFFFFC000000000000000001C7FFFFFFFFFFFFFFFFC3FFF3FFFF83FFFFFFFFFFFFFFBFFFFFFFFFFFFFFF0000000000000000000000000000FCFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFDFFFFFFFFFFFFF77FFE3FFFF87FFBFFFFFFFFFFFBFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF6000000000000000064FFFFFFFFFFFFFFFFFF79FFE3FFFFC3FC3FFEDFFFFFFFFFFFFF9FFFF7FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFE0678000000000000000003EFFFFFFFFFFFFFFFFFF6CFF83FFFFC3F87B3C6FDFFFFFFFDC9E9FFF87FFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFE1CFFFFFFFFEA3FEE30000FFFFFFBC0061002062FFF0000000000000000000000000000FFFFFFFFFFFFFC4F8000000000000000000001FFFFFFFFFFFFFFFFFFFFF57FFFFFFF00300000000C03DFC2000001800603FF0000000000000000000000000000FFFFFFFFFF7FF840000000000000000000040FFFFFFFFFFFFFFFFFFFFFE87FFFFD9D8004000000000001800000000000027F0000000000000000000000000000FFFFFFFFFFBF900000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC080080000000000000000000000000001F;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hB8CC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFF800000000000003C3FFFFFF800001BA565FFFFFF000023909F97FFFFFFFFFFFF240000000000FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFF800000000003FFFFFFFFFFFD80001ADB47FFFFFC0000039398EFFFFDFFFFFFFFE000000000000FFF1FFFFFFFFFF0000000000000000000000000000FFFF5E200000000000007FFFFFFFFFFFF00001A30D9FFFFFC00002792987FFFFDFFFFFFFFFFF8000000000303E7FFFFFFFFF0000000000000000000000000000FFDE20000000000000007FFFFFFFFFFFA00000ACBC9FFFE400000039C9A7FFFFDFFFFFFFFFFFFE00000000001E7FFFBFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h0000000000000000000000000000FDC0000000000000031FDFFFFFFFFFF00000013C849FFF8400003E3BDB93FFFFBFFFFFFFFFFFFF8000000000011FFD07FFFF00000000000000000000000000001C0000000000000003BFFFFFFFFFFF80000001E0039FF80000003E7DDB99FFFFFF807FFFFFFFFFC0E0000000000BFC000E3F0000000000000000000000000000000000000000000001FFFFFFFFFFB000000007F757DE00000000FE39BB9FFFFFFF80007FFFFFFFEFFE0000000000180000000000000000000000000000000000000000000000000017FFFFFFFFE0000000001E9507F800000000FC3DB39FFFFFBF80007FFFFFFFFFFF0E0000000018000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h0000000000000000000000000000000000000000FF703FFFFFFFFF80000001007EAA469E00000320FC18329FFFFFE400000FFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000E003FFFFFFFFFFFFF000000003BFFE6ADDFE000007FFFC19929E7FFFE000000DBFFFFFFFFFFF8000000000000000000000000000000000000000000000000001FB1FFFFFFFFFFFF4000000007FFFFEAC4EA600003FFFFE09329FFFFF800000005FFFFFFFFFFFE000000000000000000000000000000000000000000000000667FFFFFFFFFFFFFFF6000000003FFFFF11440000007FFFFA19A69EFFFF800000000FFFFFFFFFFFFE00C00000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h0000000000000000000000000000001C81FFFFFFFFFFFFFFFF8000000007FFFFFF973C001803FFFFFA382E9EFFFF800000001C5FFFFFFFFFFE3CCE00000000000000000000000000000000000000005FFFFFFFFFFFFFF39DF8000000003FFFFFF1CE20000787FFFFE23E328AFFFFC01C400000003FFFFFFFFFFFFFE0000000000000000000000000000000000000007FFFFFFFFFFFFFE0008000000000FFFFFFE0EE00000FFFFFFFE23FFAC07FFF837FF000000073FFFFFFFFFFFFF80000000000000000000000000000000000007FFFFFFFFFFFFFCF000000000001E1FFFFFF0067C0001FFFFFFF823FE2F1FFFFDFFFFC0000000071FFFFFFFFFFFEF0000000;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF40000000000007FFFFFCFC006F40007FFFFFC2003F2223FFFFBFFFFE2000000020FFFFFFFFFFFFF00000030000000000000000000000000000FFFFFFFFFFFFF200000000000701FFFFFC30000E000FFFFFFF80003F5223FFFFBFFFFFE040000000F18FFFFFFFFFFFDF80070000000000000000000000000000FFFFFFFF7EFFF00000000001BFBDFFFF9000001713BFFFFFFF00007E6633FFFFBFFFFFF0600000000103FFFFFFFFFFDFFFFF0000000000000000000000000000FFFFFE7FFF80300000000007FFFFFFFE000000087FFFFFFFF800003EC063FFFFBFFFFFFFFFFC00000003FFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h0000000000000000000000000000FFFFF9FC1F00000000000F0FFFFFFFF800000006FFFFFFFE08C0027D9267FFFF3FFFFFFFFFFF80000003FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFC0E00000000000047FFFFFFFFE0000000005FFFFFFFE00001C3E6663FFFF3FFFFFFFFFFFF200000301FFDFFFFFFFFFFF0000000000000000000000000000FFEF800000000000780FFFFFFFFF8000000007E1FFFFFFF800003A3F8243FFFF3FFFFFFFFFFFFE3800000006FFFFFFFFFFFF0000000000000000000000000000FF000000000000007FFFFFFFFFFE000000000FF3FFFFFFF00000761F0203FFFF7FFFFFFFFFFFFFFF0000000030FFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h00000000000000000000000000007E00000000000003FFFFFFFFFFF8000000000FFBFFFFFF2000006C4D1A87FFFF1FCCFFFFFFFFFFFFC000000000137F88FFFF00000000000000000000000000000000000000001FFFFFFFFFFFB1F0000000007FFBFFFFF0000003EF07DAC7FFF28F803FFFFFFFFFFFE0000000000058007FFF0000000000000000000000000000000000000F83FFFFFFFFFFF2100000000007FFFBFFFFE0000003854B23AC022F44000F7FFFFFFFFFFC060000000000001FEF0000000000000000000000000000000000071FFAFFFFFFFFFF60000000000007FFFFFFFF8000008F300F46307FF23E000C1FFFFFFFFFFC078000000000000FFE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'h000000000000000000000000000000000187FFFFFFFFFFFF60000000000003FFFFFFFFFB000001DF183DBFAF43C7F800001FFFFFFFFFFFDFC0000000000000C0000000000000000000000000000000001FFFFFFFFFFFFFFC00000000000003FFFFFE3FEF800001FF183BB64F387FF2000000FFFFFFFFFFFFE000000000000000000000000000000000000000000000000FFFFFFFFFFFFF8000000000000E1FFFFFFE000000001FFFE07F7B4F8FFFEE00000071FFFFFFFFFFF4020000000000000000000000000000000000000000009FCFFFFFFFFFFFF80000000000000FF7FFFE7E000000273FFFE13B131E1FF0BC00000021FFFFFFFFFFFE06000000000000;
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h000000000000000000000000000000003BFFFFFFFFFFFFFFF80000000001FFFFFFFBFFFF81400000048079BEFFF8DFFFFFFFFFF800000800000000000000038000000000000000000000000000000000FFFFFFFFFFFFFFFE000000000043FFFFFFFFFFFF0000000009204445FFFDDFFFFFFFFFFC00000800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC00000000016FFFFFFFFFFFFFF000000003DB82455DB6E8FFFFFFFFFFE0000180000000000000000000000000000000000000000000000003F7FFFFFFFFFFFB000000000001FFFFFFFFFFFFFF4000000079F6C6848FFE557FFFFFFFFFFF00010000800000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000003FFFFFFFFFFFFFFF8000000000607FFFFFFFFFFFFFF000000007BF1E9C46FF44BFFFFFFFFFFFFC0000000C0000000000000000000000000000000000000000007FFFFFFFFFFFFC36000000000CFFFFFFFFFFFFFFFFA000000017F99E32FB183AE7FFFFFFFFFFFF8000000C000000000000000000000000000000000000000000FFFFFFFFFFFE1C0000000000C87FFFFFFFFFFFFFC8000000007FB9075068FBC13F7FFDFFFFFFFFFC16183F000000000000000000000000000000000000000000FFFFFFFFF000000000000004F07FFFFFFFFFFFFA38000000007FDFF8BEFA3C1F2FFF31FFFFFFFFFC1FFFFF00000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h0000000000000000000000000000FFFFFF6E000000000000001FF3FFFFFFFFFCFFCC0000001001FFDF0004EDFE5E9F9E03EFFFFFFFFFFFFFFF000000000000000000000000000000000000000000FFFFFF22000000000000103FFFFE7FFFFFFE3FC400000000037FDB041E7BCD070F90038FFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFF020000000000007F3FFEFFFFFFFFC63EC4000000000FFFC512096325913700010BFFFFFFFFFFFFFFF80038000000000000000000000000000000000000FFFFFF0000000000387FFFFFFFFFFFFFF8801600000000001FFFDDF25CD00401A8C00001FFFFFFFFFFFFFFFFBF7EF04C6001;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h0000000000000000000000000000FFDF87E000000233BFFFFFFFFFFFFFFFF0000004000000003FFFFB29BDC3603C080000003FFFFFFFFFFFFFFFFFFFFFFFE47F0000000000000000000000000000FE0780000000003FFFFFFFFFFFFFFFF800000000000038F1FFFFD9DBD413FF74E00000000FFFFFFFFFFFFFFFFFFFFFFFFEFF0000000000000000000000000000E0008000000075FFFFFFFFFFFFFFFFF00000000000003FF9FFFFE3DA92DDBAFB3800000007E7FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000C0000000001EFFFFFFEFFFFFFFFFFFE00000000000003FF9FFFFFBC2DA8F00F8D80000000002FFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  & 
// !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hF0AC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'h000000000000000000000000000000FFFFFFFFFFFFF700000000001E003FFFFFFC3E000000FFFFFFCC0FEBAA3F177E0000000001FFFFFFFFFFFFA0000040C1C70000000000000000000000000000DBFFFFFFFFFFFFF000000000001E37FFFFFFF80C000007FFFFFFDFB40589D77FEC0000000000FFFFFFFFFFFFFF000000E6FF0000000000000000000000000000FFFFFFFFFFFF8FC000000003001FF7FFFFFFC80400003FFFFFFFD64E8CBDFFFC000000000000FFFFFFFFFFFFFF801E07FEFF0000000000000000000000000000FFFFFFFFFFF800000000020FF83FFFFFFFFE400400003FFFFFFFCAAB52B87ED110000000000083FFFFFFFFFFFFFFFFFFFFF8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFE300400000000007BFFFFFFFFFFFF800040010FFFFFFFFDEE8750287AE10000000000001F3FFFFFFFFFFFFFFFFFFFB0000000000000000000000000000FFFFFFA00000000000000FFFFFFFFFFFFFC00004007FFFFFFF9FEE32C56F38FE1400000000000043FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFC90000000000007FFFFFFFFFFFFFF840000001FFFFFFFF80F15AD56E38BE1400000000000003E1FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFC000000000004DFFFFFFFFFFFFFFF00000000FFFFFFFFF00094F476418B74400000000000000419FFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'h0000000000000000000000000000FFE00000000000067FFFFFFFFFFFFFFF800000003FFFFFFFF80039D9C13A1CF6AC000000000000000007FFFFFFFFFFFFFFFF0000000000000000000000000000FF0000000000046FFFFFFFFFFFFFFFF800000002FFFFFFFFC000111EFC7B3CE0A4006060000000000003F3FFFFFFFFFFFFFF00000000000000000000000000009C00000000021CFFFFFFFFFFFFFFFF800000060FFFFFFFFF8000111602F63CFEA0207873800000000000010FCF7FFFFFFFFF000000000000000000000000000000000000003FFFFFFFFFFFFFFFFE10000000003FFFFFFFFF00000655753E3BA681F7FFFFE0000000000000018001DFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h00000000000000000000000000000000000600FFFFFFFFFFFFFFFFF00000000001FFFFFFFFFF000000059BCE4A27A7FFFFFFE00000000000000000001EFFDFFF000000000000000000000000000000000007E3FFFFFFFFFFFFFFFDE00000000011FFFFFFFFF00000007FE68EA2241FFFFFFFEFC0000000000000000006093FFF00000000000000000000000000000000000FFFFFFFFFFFFFFFFFD00000001601FFFFFFFFFF8000000003628665DAFFFFFFFFFFE00000000000000000000007FF00000000000000000000000000000000003FFFFFFFFFFFFFFCFD800000007FFFFFFBFFFFFFF0000000414DF0E3F8FFFFFFFFFFF00000000000000000000003FF;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  & 
// \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hB8CC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21 .lut_mask = 16'h3022;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init3 = 2048'h0000000000000000000000000000BEF823460A0402C30FF04D2B0C5EE084C38788703FFFFFF82000000008302C0000003FFFFFF9CE3C3DF87FE018EE01FF87FF0000000000000000000000000000D371E7620EC8C0610B3765EA067FF499E4683F4027FFFF7CB00000000D300600002027FFFFF9C6383F807FF859FE707F877F000000000000000000000000000078D550200F0961B903A7DFE8CF00F062C29763C001FFFFFFFE00000009F41E00002037FFFFF9861C3F207E16B9F2304F877F0000000000000000000000000000BA1B00080FC9145D10236CC03FBCDEDB09C362C003FFFFFFFF0000000BF23E00000037FFFFE9861C7E00FF2138BA702F873F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init2 = 2048'h0000000000000000000000000000BADF000006EE0F1712633A305083C828CF39FFC0027FFFFFFF0000000BC2DE8000003FFFFFEB861C3C02C2693C7879FF073F0000000000000000000000000000FA928808044207923B8721E96FE5F9A0B0F4F058023FFFFFFF8000000B605E0000003FFFFFFB8E3C3A87405938FE71FC077F0000000000000000000000000000EA45C00401EF219A1A7D0CE19C51E15ABFDC8758000103FFFFE0000009940F80000067FFFF733C3C3AFFC0B919F8F1FC077F0000000000000000000000000000ECCF6C0320A8028805D40F3BA15FE1C7DFDAF6D8001C017FFFFF080008F68788EFFFD1FFFFE99C3E3A2280FB31EE38FC077F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init1 = 2048'h0000000000000000000000000000FDC9D281B3FA03E7E3E5D1AE4589E383989C5B5C000708A7FFFFD27C01540F89FFF7AFFFF7037E7C194A8FFB31E499FE03FF0000000000000000000000000000FC8CFA61FE0009CCD0A7B2E7B6F7D3848FFD6DDC0023879E9B07FFF803148F8BFF00DFFFF7CCBE7C3D4F9FFB31F475FD03FF0000000000000000000000000000FEC6F2610C0004C1F573B550BEE7EF1A40F527DC026010197CAE3FF30B11860BFC00DFFFFF482C301D009FFD31EC7DFF017F0000000000000000000000000000F4D2DD98C700134CCDFFD3407BEDCA38660591BC021D627EC83EF1710805024BFC804FFFFF53A8387DD19FCD31FC7D7E023F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init0 = 2048'h0000000000000000000000000000FCE4C6A34005031E7795F6DAFFEDFAA16704C07E000771C0190D7F04000942719A004FFFFF9CD83C3CE19FFD31FC6074053F0000000000000000000000000000FC741E070010231F4E21A7C7FFFDC55DB706F07E70052C47F02553F2D008430680006FFFFF0D18783DC1BFBF31CC687F01BF0000000000000000000000000000DC038D01005F22BEE26FC6DBFFFFC4C39E46C43F80346190FF82D11BD57DC15AB0006FFFF780D9F878C0FFFE71DE007F01FF0000000000000000000000000000F9DBC090002B00B84229315CFFFFDFC58187100F013F35D98F0047308006817000404FFFE77233F0F9E09FFE61FE31DD037F;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .mem_init3 = 2048'h0000000000000000000000000000FFE0E1063100E80808653FF9800383F101E0B3BE000FFFFE037F1E8EAAFFFFB4FF8060FFFF82C1FB8B6EA0F284011F0F40000000000000000000000000000000BD9898CF60568810251C8FFA7FFFFF7FFE01BE7FE0013FF1F05BF5078F05CFE71F82C187FFE040472F6E0D1FFBFFFFFC80E00000000000000000000000000000EBD0F8DCE29608400312E7F81C0000007FA05C47C303FA3CBFEFFF475E644C37EE006F0002FEB101834E0F780FE8FFFB058000000000000000000000000000000107038E698408E03F1F33E0407E09C401FFBC04918FF801867DC37F7C00000BF7105F007803F88581EF08BFFFC0002F8780;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .mem_init2 = 2048'h0000000000000000000000000000C9CB0D2D12E9CAC053F6BB70F7FFFFBFC06C3E80001A041FCFFCE3BFC1D81001FDFA4701FFC0FF9F69C63FFDF000087F03F7000000000000000000000000000000F62E8A03E0FE803FFC6EF2FCEF000700143EC0000000F807FFA89F0FFFFF80000FEC7E03B00FFEB9665A104000033F07BF00000000000000000000000000008FEDC1F08160184417FF29B07F83802C2180943F802007C1F37F3DA081F97FF83C038B86790385FA2D66800A0BF2087E1BBF000000000000000000000000000021FE20E480182600380574B0FFC071FF0F00457C7F80000EF80C0DDC70C3E07073C007C01FFE1F187D671FFFFA7E0C7E0FFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .mem_init1 = 2048'h000000000000000000000000000081FEE7F78008D918180765247FF43FF5D8F80C73EC07FFC0FFCE3E002CFC5F707FFC114FCF28453F81C75FE0007E18FC87FF000000000000000000000000000083BFCFFA23007E0C0000B07E1FF9F0F1C7FC5C477FC7F7BFC70003C18E03F3707FE83874F521CFCB7BE7FC0000FC38FC03BF000000000000000000000000000001DD7513920632000017B7B107FFEDB97FFE2BF3C67FF5CC2000078101C60F707DF83987FFE0E9FF8DEF0200601E78FB61BF0000000000000000000000000000BF9A2911260060002019C5EB07F6E87FDFDFB0672A75B1E780000400080E2D201FC82FFFFFFB35F87EEF3C05FC0238B821FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347 .mem_init0 = 2048'h00000000000000000000000000007B1B2A5C2CE5C00000D35FBA12E6EE1EC001D4CF25D1BFF900000C00021C076007006FFFFFEBBF4F62DF7FFFFE6631F80FFF0000000000000000000000000000CFC947840ADE0040000FF5170C27DFCFA1005620855FFFD90000000008104E6000002FFFFFEB8E3A83C9FE0FFE4460FF0F7F000000000000000000000000000047C903C006182020004EF14708158C87DEE0CEC68FFFFFFA000000000C301E60000037FFFFF98E78DBD90003FE4471FF1F3F00000000000000000000000000008BE60890029200C00DEAC8231E2FD578FF187352FFFFFFFC2000000008301E4000003FFFFFF98E3C79E8000014CC31FF87BF;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init3 = 2048'h0000000000000000000000000000D990D150001F80936399058BFFFFDFD5FE7C78BC00585DE168009C2A4C13F88C0040CFFFEF6C33E1FB309FFE71D6387D817F0000000000000000000000000000F856B218800BA012CF8A419A7FFFDFEDF375EDDC01D5BE831206FA2B33FAE98C00405FFFEF29C3C1FB918FFE70D6387C817F0000000000000000000000000000C477918480C57B1179248C48FFFFDF6E71F4A4BC007F0E0615711248FD7968CC00447FFFEF5DA381FA518FDE70F6387E81FF0000000000000000000000000000C0F32F0092270A1B7F409E147FFFDED64CF4443E006B96086232DE102F7A600C0060FFFFEFBD8703F8589F9E71CF383FA17F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init2 = 2048'h000000000000000000000000000083D5D000B29B8AC7FAF6E1287EFFFDF008E5213E01CE354C2FFCD500364E780E0160FFFFEFC22703FD5A8F9E70CE380FF17F00000000000000000000000000003DBF929C513491E5CB3449F0BCFFFDF088E5CBBC019A420F0F3FD4A4EBDA588C00C06FFFF75FC70FED5A3F9E7076380FF17F0000000000000000000000000000C3A5A0C1212251A7A98857175C9E1B07C3951FBC01A6FAC00FBFDB3B903FF0EC00407E6DBA46C707EF08BFFE71D7380FF0FF0000000000000000000000000000403CB3F8C4C99338027DCBC9E87F3E28C3949D3E01B835F03FDF6E976BCB9DF001C01FFF8136C70FE067FFDE61D63803F07F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init1 = 2048'h000000000000000000000000000037F06180712BF4243AD1AB16C65E182BD182DC7C0145D9FEC3E37C60085B7C1E80E00FF803BF670FE3F697C4D4CCE47E0EFF0000000000000000000000000000FD3B7DE90FBC277FDE391F0B7A56CB63FD841C5C0002897E80C5F00C7CEB044240F00FC00F56660FF72F00FFFFFFFFFFFFFF0000000000000000000000000000FCFCA315039A14FE40D12BDB2B5FF96DCF811E7C00892B749BCE707D7CFB0448007983C01FBB660FE1F9FFFFFFFFFFFFFFFF0000000000000000000000000000FC5B9533860207C7EC67D113CDFFF575395F3C1C042BA5E4DA20FEFD6CD5F2C342FF81800F7F260FEF27FFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init0 = 2048'h0000000000000000000000000000F86799F9A94406F969C5A216EC804810C043B2FC0F26ADE0F1FFFE7D77384E8B01BFF0000FA6C61FC0CFFFFFFFFFFFFFFFFF0000000000000000000000000000FC857111026F809265FA325BDDE7E810B842A7EE0E51E960F7FF7E1D7114008C60FFFF9C0FFE561FB001D0B0E1789B7D67FF0000000000000000000000000000DF8532A7539E99840EB0F7D7ED909F1228431CFE0E42F1E8F57FDC017C47E00F000657FC0081B71EF8C9ABF6B2F4A7FE937F00000000000000000000000000001F9E163E6312EE287DBE02B5EC0FFF8F51478D7C0CD395BA77FFD8C13FFFF00F0010F4FFC0AEBF3D3FD21CEFE5A39664D47F;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a347~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 .lut_mask = 16'h0D08;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout  & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23 .lut_mask = 16'hCCEC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'h0000000000000000000000000000FB345FE6879719DE607B3ACC60A0500992F7770BFEC3FB007804E0009FFFFF80000E7FFFFFFFFED8F1F07D94D08C7D5FCCCE000000000000000000000000000094FA04DBF534A7F8BA0DA02A0F6740018A321704FC9BB9730FDFE0014003FFE040027F00003EFF871F869A6103CA301FF1730000000000000000000000000000DBBBF501D0FF7FD1697264CE8F98A6585E5847001E3FEFB81B1832E1CC3B9F8000067F000000481670C71C9EAD00701F24640000000000000000000000000000AFA00BFFB3D602D51652CBA9C45015B5EA5057E00F1868838026E4BF7277BF0000007FFFFFFFFFFC310CB681FE1462C3CFD8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'h0000000000000000000000000000E577AF4B24DCE10FAD248C113804CD020DEFAF00039F1C01713B8780307380117FFE279E7C0001FFC10E54B22FF3700003E70000000000000000000000000000645EAE3753E78E81775FF2AFB40006C0BEA5BF00000D3098BF404B615C2685A2F17631C0B1FFFFBFBB3C1D38B380001EC06A00000000000000000000000000006010C1E9D025CD8A7CBFFCD6607617BC8D05BFFFFFDD3A01A2EF44B19C3C96298B2CDFBCC8F7C43620C0921EE0AB6DBC34C30000000000000000000000000000D161C7238D3F6199875ED270E4E341A7354AF87A8511913C7F40ECDB89FFFF027E2C5B1567BFDE376D9C3B9BDD4100206C77;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'h00000000000000000000000000004B0035FF0DCF84FD38F6120407092D0E723D5373C7B048C01B4E083B95F41C6EAEBEA105A6C26B8841E68F8E08988605F095000000000000000000000000000024847CA1D093E5C62CBF19F2062475BF6EAB8A0C0D7C5F2F22CC082E2290D2E4CA91AA05F28FEB452BF776281A209D85FE6600000000000000000000000000001D1C9CD324298D21B5CF3FD239C8A0E9C0A41DBDF088C674B7149B5E0578C978CE850FAD602DAA20DCD5FFFE40A26400E71E0000000000000000000000000000231C73B80A8F089CD823B92AA671CFF6E00194510B695B4C410605F527E4FCACD495713982A6C4A6A00BFEA33403803E3E99;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h0000000000000000000000000000FF164ECF293A79F2C6CB35A3F036B594005F3B96B981D8887E6852CFA155705406146972E989267F1BE0000307861EDD6F3A000000000000000000000000000034CFDD8BD1FE485BA6AC73CF513B77FFC000CFC970DD52ECB89F06FDC4C085BC295F1885C5594E130D7FFFF63F260280FFEA00000000000000000000000000000000D24221FA4A1D3F1300C202DDAE003FFE124EC74862F1E343AF3AD3EA80D8B4EE2AD55B3F26E798000000009880DB9E550000000000000000000000000000FFFFF167773862ED68A6D7AA46258200000003C4887900137ABA45442D58D6948D601DAE76E41943C000000E0E8490621F7F;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = 2048'h000000000000000000000000000097CC2EB984C24E56559DC43C061F1F52941234FC0CABE53875FF80F01FFFE00F001FFCC7E48D3B3C3FB0E2AEFB99568C037F00000000000000000000000000004FE00AEC69B66AEB760EAC4C1B449E266471B4FC000C015037FE80F87FFFE00F003FFFD0377C09783FF3D65DBA9F4FBC1A7F0000000000000000000000000000EFF4DF0B3F1328922265EFDBC8906569AC3FCA5D4DEAEE9470FF90FEFFFFE00F007FFFFA9FF8755223AF021F310FDC85E67F000000000000000000000000000063E03FC4AB2A789F114F5C355C82CC0D43C6E39EDC6007D0707F80FCFFFFE01F007FFFFFCD3E1A76568398FBCBA85FBF047F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = 2048'h0000000000000000000000000000F9387D16405D60849FF79B44CD206D0A1CE30A77D71D03C0607F80FF5FFFE0FC007FFFFFFB07851F166C727EAA0577BE0C7F000000000000000000000000000071A079FF61C7046CAB79D38290C2EF2EDB533741D00C92A4707F81FFC3FFE3FC007FFFFFFF30368CC43905E88B77D5FC1CFF00000000000000000000000000007AE03CEF05473B6A60CB6AA5C75C14A2D592BA9A9CCDBCC470FF41FFFBFF1F98027FFFFFFEF09BAF7565B300AF77A7F81CFF0000000000000000000000000000AAB807BE2F01189B67A50B269FDB613465001FDF9F27A88070FFC1FFFF17006003BFFFFFFE03EDA0FDDED00CBD240FF008FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = 2048'h000000000000000000000000000015DE1CC781FCFDC82C5AC2A9003FC8F02B5FC21E3FDC110070FFC3FFFFF70020033FFFFFFE4FFAED7FE6CF49219E1FC05F7F0000000000000000000000000000FCCFE48083A9F56A86524562723F9644D1AB2A352E5B8C5134EFE3FFFFEC4020023FFFFFFF83FFD270DD720129DC1FC82A400000000000000000000000000000037E3A3618BAE0A0911760866BFFF0922E15799F5B97209190E783FFFE3E0000007FFFFFFFF4019673E0077019C441E06FFF0000000000000000000000000000B20F123B81FA819217259C86AE2FFF913C5BFD103B662A39987781FFFFA0A800027FFFFFFFFD003F852CC84742E61FFC065F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = 2048'h00000000000000000000000000008E4256BB87D934964846AFEA555FFFDBB1B9CE8DE844AB3C387F80FFFC84820001FFFFFFFEFF607DE13D12CE6A56C0A51C2D00000000000000000000000000009844602D0E12EF9CE5E2B53A8DCFFFFD91CD350C10CCE91E6C7F87FFF902F20C03FFFFFFFFFFB0F1E0C29938A46A6ED8C53100000000000000000000000000001F07608A8FD9C0F213D217EEC02DCFFEE7B45143F579E0DF607FC7FFFFF93E0003FFFFFFFFFFF1E7F0E284C560BE5E86134F0000000000000000000000000000D73662D40132D71D67FCBF94357846717F41530FDB88ECDFE06FC7FFFFFE01FFFFFFFFFFFFFFF89CC7C62AC24E174245C9B9;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24 .lut_mask = 16'hE200;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF7A01585900C036B7B014D3BFF600000141D225B3389B7A02DD3E6210D5CDBA6BDBC7AAE106000007FFFFE3801C1BFC0000000000000000000000000000FFFFFFE6EBA65CFDF1E67460C235FFFFB00001FDCD61D7C4A3B36A7C7D0C986F26F5522D1DC419A000012FFFFFF9C9DF0B740000000000000000000000000000FFFFFFFE01FD0A670A864E42462FFFFFF80001F00F94D5214935C94AB8354CE93F3E6F80764215C000037FFFFFFE0400865F0000000000000000000000000000FFFFFFFFC78A8AA14C19607CB47FFFFFF00000E11298B84EEC40EE739DB45B6CB74CC292718ADC08000FFFFFFFFFCA8843FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFC428EB61C77C383C0FFFFFFFF80010BE7AB6D933486052033A5533316CAE3CB113A003801FFFFFF3FFFF1482E700000000000000000000000000000FFFFFFFFFF8610050935300705FFFFFFFE0001176055DA39976F6CD669D58D739B06EA527508000000DFFFFFBFFFFEC107B30000000000000000000000000000FFFFFFFFFFF8FE0DB1A94E41B4FFFFFFFFF9F33C801AD9918036664838F16B44BEFBD6180DB000000017FFFFBFFFFFCCD3860000000000000000000000000000FFBFBFFFFFFF983B5BBBF80D80BFFFFFFFFFFE42A00113DDA1CEBAA6284EA109E1608C46BE8000000007FFFFFFFFFFF2547A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'h0000000000000000000000000000000000217EFFF83129EDBCD400003FFFFFFFFE2FE0002A7B65D2F088E7DF86512F2EA800C80000000000FFFFFFFFFFFE107D000000000000000000000000000000000000001FFFB70DA076800000001BFFFFFE4D5CA000780FFB7BC66179019E48F3C313C0000000001BFFFFFFFFFFFF9B65000000000000000000000000000000000000001FFFF96BA29C7300000005FFFFFF033FF78053E43C4BA872A787CA3CA20AA000000000007FFFFFFFFFFFFFF1C400000000000000000000000000000000000000021FFFF876334800000000003FFE843FFE0009430BF5FA8D59B227F34F05400000000003FFFFFFFEFFFFFFFE4F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h000000000000000000000000000000000000000000FFFF9F3E9000000000001FE77CBFFFD000163A270807ED40348F78A700000001FBFFFFFFFFFFF801FCFF9D0000000000000000000000000000000000000000FE0BFFDF7FF230000000000000D5BFFFFE0008F62B0FAE83B6DB025B6C000004FFFFFFFFFFFFBE00000C42F400000000000000000000000000000000000000007FFFFFC4FFFFFC000000000004581FFFFFE00DEB403BB04DD970A5A4300005CFFFFFFFFFFFE0B0000000000700000000000000000000000000000000000000007EFFFFBFFFE7FC0000000000FDE8DFFFC7C03329205A30B8B88E2030D8007FFFFFFFFFFFFC40060005000000;
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h0000000000000000000000000000000000000000E41FFF67FFF8F800000000009DDFFFFFF78007281ED827701D8979ED8000707FFFFFFFFFFFF9F100000000000000000000000000000000000000000000000000F43FFFFDFFC000000000000078177FFFFE0001A750458FF81A053FBC000006FFFFFFFFFFFFF18000000000000000000000000000000000000000000000000002607F7FFFFFE0420000000000187C8FFFFF80000CD6FFEED973FFE6C0000002FFFFFFFFFFFFA0C0000000000000000000000000000000000000000000000000001FFFFFFFFC7FFE00000000010C652FFFFF0000F8947F8E66CBFFF300000003EFFFFFFFFFFF00380000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'h00000000000000000000000000000000000000001F7FFFFFF831E4000000081CED310FFF880000FFA339E27FDFFFF000000001C3FFFFFFFFFC3C380000000000000000000000000000000000000000000000000017FFFFFFFFA0000000001FF8FE444FFFA000007FF9FBC01CE7FFC000000000007FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000137FFFFFFF8000000000001DFC9AAFFFE00001FFF8F4F2203EFFC0000000000001FFFFFFFFFF9000000000000000000000000000000000000000000000000001FFFFFFFFFFF8000000001FBFFC6D0FFE000061FFFCFC7ACFFFFFE000000000000FFFFFFFFFFFFFC800074300;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'h00000000000000000000000000000000000000FFFFFFFF800000000000007FFFFE2D3F8000007FFFFCFC10C1FFFFE0000000000001FFFFFFFFFFFC00060FF800000000000000000000000000000000000018E1FFFFFFFFF0000000000001FFFCF8FE1F800027FFFFF8FC1891FFFFC0000000000000FBFFFFFFFFF781021FF82000000000000000000000000000000007F3FFFFFFFFFFFFF800000000000FFFFEF95FC0800007FFFFE8FA88F1FFFFE0000000000000103FFFFFFFFF810300FCE00000000000000000000000000000471EFFFFFFFFFFFFF860000000000FFFFFFFE6E3500000FFFFFE04E389F17FFFC7FC7E00000000003FFFFFFFFFFFEFF71FFC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h00000000000000000000000000007FFEFFFFFFFFFFFF2000000000001FFFFFFFE3ABA00003FFFFF204E0D2F17FFFCFFFFE400000000001FFFFFFFFFFFFF783FF0000000000000000000000000000FFFFFFFFFFFFFFFC00000000000CFFFFFFFEB4A8D0003FFFFFE000FB3F717FFFC7FFFFE00C00000000C01FFFFFFFFFFFFFFB0000000000000000000000000000FFFFFFFFFFFFFF8000000000000FFFFFFFFF899121007FFFFFE004F9A870FFFFCFFFFFF7FE00000000001FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFE8400000006007FFFFFFFE0008181AFFFFFFC0000F87A73FFFFDFFFFFFFFC00000000000FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25 .lut_mask = 16'h00B8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout ) # (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~24_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~25_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26 .lut_mask = 16'hAAFC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~21_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~26_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27 .lut_mask = 16'hFCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h0000000000000000000000000000000000000000E41FFF77FFFFFFFFFFFFFFFE6B7000000000073EE1F8EAF0069196C3FFFFFFFFFFFFFFFFFFF9F100000000000000000000000000000000000000000000000000F43FFFFDFFFFFFFFFFFFFFFFFDE900000000003B037BC01F1829DFDFFFFFFFFFFFFFFFFFFFF18000000000000000000000000000000000000000000000000002607F7FFFFFFFFFFFFFFFFFFEFDB390000000000707FF813F38FFF9FFFFFFFFFFFFFFFFFFFFA0C0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF3C9000000000F8EFFFE1A603FFF3FFFFFFFFFFFFFFFFFFFF00380000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'h00000000000000000000000000000000000000001F7FFFFFFFFFFFFFFFFFF7E2EB48D000000000FFA9F9E1FFE7FFDFFFFFFFFFFFFFFFFFFFFC3C380000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFE006EDA390000000007FFBFAE003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000137FFFFFFFFFFFFFFFFFFFE2EDEDD000000001FFFBF3EE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE040EF1ED000000061FFFBFB663FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC800074300;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'h00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF8000EFD2C00000007FFFFBFB2C3FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFC00060FF800000000000000000000000000000000000018E1FFFFFFFFFFFFFFFFFFFFFE0002EA8980000027FFFFFBFB246FFFFFDFFFFFFFFFFFFFFFFFFFFFFFF781021FF82000000000000000000000000000000007F3FFFFFFFFFFFFFFFFFFFFFFFFF00000EBE150000007FFFFFBFBA40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF810300FCE00000000000000000000000000000471EFFFFFFFFFFFFFFFFFFFFFFFFF0000001EA39000000FFFFFFFBEAA50FFFFFD80381FFFFFFFFFFFFFFFFFFFFFFEFF71FFC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h00000000000000000000000000007FFEFFFFFFFFFFFFFFFFFFFFFFFFE000000019C8500003FFFFFFFBF3EE0FFFFFF00001BFFFFFFFFFFFFFFFFFFFFFFFF783FF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF300000001E0D100003FFFFFFFFFF8E40FFFFBF800001FF3FFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000198D0407FFFFFFFFBFAE40FFFFFF000000801FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF9FF80000000000008628FFFFFFFFFFFFAA60FFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFDFD3CB9DD2FA5418EF813FE000000001B7C1074229DB88CEBB5DCEE07CB6579542C0321DFDFFFFFFFFFFDE801C1BFF0000000000000000000000000000FFFFFFFFFD2A358B5439371FD2C70000000000350B339BF529C1FC079EAB366B79D9568C5103F6CFFFFFFFFFFFFEF9DF4FDF0000000000000000000000000000FFFFFFFFD33726620FF383DC71800000000001F925669904C42C0F195EA6CE624DC83140033EF0FFFFFFFFFFFFFFCC00865F0000000000000000000000000000FFFFFFFFF971D34F4B04438F034000000000016B11C4FE5D5F6B7D28BE1C991EB771FE90478A4FFFFFFFFFFFFFFFF08843FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFCC027A7528B47C29000000000000EC473D1EEEA002F8A094584B711A504F405032BFFFFFFFFFFF3FFFFE183E770000000000000000000000000000FFFFFFFFFFFCD4318BDBDFF8BA000000000001B8405E9EA79B8EF274C4F8BE05FFA670276505FFFFFFFFFFFFBFFFFFB807B30000000000000000000000000000FFFFFFFFFFFFA70C2657F1B9CB0000000000000B001854742847085218980EDBB9DFDCBD02BFFFFFFFFFFFFFBFFFFFF2D3DE0000000000000000000000000000FFBFBFFFFFFFFC5BF6DF47F07F4000000000010B0001164DF8C291189D7A642872789B4730FFFFFFFFFFFFFFFFFFFFFC347B;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'h0000000000000000000000000000000000217EFFFF28C51502C3FFFFC00000000148000022137A30EEB81A12A2A45FE01A024FFFFFFFFFFFFFFFFFFFFFFFD47D000000000000000000000000000000000000001FFFFCF05D8ABFFFFFFFE40000016AA000014EDD5774EC97B180676E588B2F7FFFFFFFFFFFFFFFFFFFFFFFC4FF000000000000000000000000000000000000001FFFFFD9661DFFFFFFFFFA000001B08000005841820E69FEA8FD4F55278F4BFFFFFFFFFFFFFFFFFFFFFFFFFFC400000000000000000000000000000000000000021FFFF8039FFFFFFFFFFFFFC000A980000003EF63861B362F85E3942F5D9FFFFFFFFFFFFFFFFFFEFFFFFFFFB7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h000000000000000000000000000000000000000000FFFF7B7FFFFFFFFFFFFFE018EB80000000DF5118F2D2991824CEF937FFFFFFFFFFFFFFFFFFFFF801FCFFEF0000000000000000000000000000000000000000FE0BFFFF7FFFFFFFFFFFFFFFFF82C0000000197E7A5959F5BFD2AC73A3FFFFFFFFFFFFFFFFFFBE00000C42FF00000000000000000000000000000000000000007FFFFFCEFFFFFFFFFFFFFFFFFA23A0000000013E8028AFBFFE397220B7FFFFFFFFFFFFFFFFE0B0000000000600000000000000000000000000000000000000007EFFFFFFFFFFFFFFFFFFFFFF13CF20000000221FFC40F0BF442750EF7FFFFFFFFFFFFFFFFC40060005000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32 .lut_mask = 16'h0E02;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = 2048'h0000000000000000000000000000E80E246E24E350F16A0F7CFF45FECE067714D4FF0CA3FA400FFF800000001FFFFFFFFC07FFFD7C383B16B13EB91171BAD9FF000000000000000000000000000050003ACB44287D9A6996D71D4FC621783EFA8CFE00BF9E200FFE800000001FFFFFFFFFC83F800E783085E41EBB9CE99879FF00000000000000000000000000003010D9F3D26E0006DE7392AC5F8E6FF497FF69FE4CB478E00FFF900200001FFFFFFFFFFE1FFF864027B0464AA23CCCC7E1FF00000000000000000000000000007C003EDF415AB40CFEF65202BDF6D7D7C4D91B2F5D6078A00FFF800000001FFFFFFFFFFFB93FE3104F919ABB82227FAF03FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = 2048'h000000000000000000000000000079407CFFA510882EEF28A42433A22C8718DA7F87F59D00A01FFF8001C0001FFFFFFFFFFFF307F9B0A204D14C880DFF7E03FF00000000000000000000000000007B007B96E0A8A7B4424876CD169B5FB185B9844FD30C91040FFF800000001FFFFFFFFFFFFFC0382148EE41001B77F3FC03FF0000000000000000000000000000B6C03FC05181317E2B6B3A5B80A9AF9376A20397DB0D94840FFF40000400FFFFFFFFFFFFFDFF1C257DA80000EFFF9FF803FF0000000000000000000000000000CFC0049C245100B5CFEA343761F6398319F3E44C1E479F000FFFC00000EBFFFFFFFFFFFFFFFC0E2F7D20000DBF42FFF007FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = 2048'h0000000000000000000000000000E79FF7B22E8C53686CC49736427E871D921F7946FF6000000FFFC000000BFFFFFFFFFFFFFE700330A0149F6FFE69FFC0007F0000000000000000000000000000F90BFEEE75B8F852F365B97A217FF141F2C77CBAFF63EC410FFFE0000033BFFFFFFFFFFFFF9C01035ADF1FFED643FFC809BF0000000000000000000000000000FE803E5BA5B770FCA56F0EBE868FFCAC48C6E43E3EE7E0818FFF800000BFFFFFFFFFFFFFFFE7FED713FFF80F8043FFE001FF00000000000000000000000000004C8FECF4813CB497BE0A40B0B3FFFFF7F6805D7A1387E80187FF80000227FFFFFFFFFFFFFFFBFFC3E2D30075D9E1FFFC0618;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = 2048'h000000000000000000000000000008A58410634BF923EAFC06A3087FFFE7B227269BD807E80007FF8000050601FFFFFFFFFFFFFE7F81FE4212FF99C13F5FE07900000000000000000000000000007FB0115015C6A8BEA6BA0C7F987FFFFD3EEA37A41FCFE80013FF800003EF71FFFFFFFFFFFFFFFF01FF0E99C063EA4194DA4900000000000000000000000000000B17A0801F745F029A88DE41C7D23FFE451CB7400CFFE0001FFFC0000006B9FFFFFFFFFFFFFFE207FF02E77CE1717AA018F600000000000000000000000000009F3E5697DA5ADEE92E337A478907F88F7D3ECF00067FEC001FEFC0000001FFFFFFFFFFFFFFFFFCE0F807D3317C780207F628;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h0000000000000000000000000000A78A59A1CB9E43F39ABBA492ACA00FFDCF8ECF00023FFF0007FFE0000000007FFFFFFFFFFFFFFF60FE016373C08C7FFFCFFF00000000000000000000000000007B740E0E7903436FB4E57FDC4018000116A48F0003847B0300001FFF3FFFFFE0000000FFFFFFFFA7E007361F03DA701FF06900000000000000000000000000000486EBBBE711B3C831A57AE8206740666366DF0001FFFF000407F2E053FFFF80000000FFFFFFBFEB80F80C817D00001FFBDC00000000000000000000000000008829D8280D3BB3C98E03E9188BAF88112C96CFE000FFF8407FE21FFF400000FFFFFFFFFFFFFFFFFD3E0F1186FE1422FFCF21;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'h000000000000000000000000000008F173FE4D436A4457D2889E0FFB32720D329F00007F033FF1047F803FFF80000001DFFFFFFFFFFF1E0F838DEFF3700003AF00000000000000000000000000007CF3D80526692562E04441EA43FFF8DEB55B7F0000003078404C061E3D7662FDD929DE3FDFFFFFFFD43FD287B380001EDFF60000000000000000000000000000FC6F28AF36D2E7348EB01A09D4A02961D0627FFFFFD402B7997A752E34A50DDF979F123D61CB76952D0382FEE0AB6DFDB0D0000000000000000000000000000049139A8AB03ACB244EE21B131B1C80633B2607855DA10B76A4623B6282EC9431428736F92F7A3DFAE3F3825FFD4100206C66;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'h0000000000000000000000000000F09B2D132C0C5BD898627C1020320D821EF8BEFE83BD106B5C928E15B4341C1A980C6D6FC9E7F7022F86037E08008605FF9E0000000000000000000000000000FB0D66BE6FF29A1109FE88EDF9D9FCE44AE089986212CB47AA7973142DF9076FCBC018C88381EB3A0F087FFA1E20FFAFFE6A000000000000000000000000000000C28817DC777F1585B0656A4639A20030504C49E744EB8459ECBA8C2DBA61E0C318766F2B2D0A1D50143FFFC0E06000E71D000000000000000000000000000001AE3902CC0F63F74D2679C6599977C28003079F74FEB5CAF345B42D417184104D10068838A3D790C407FEA2A000003E3573;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h0000000000000000000000000000000587160484F8780583F3480F8E359BFFA113BE68D40660FA0A070389EF7A07D1CFE69FE989DF81D02000002B861FDFFFFC0000000000000000000000000000CB30B86036FE46D584F6DFE4AE00447FFFFFEA25B6DF88449625ABEB1DB7F2CC6256C9AFD41D1CDC0B000009C7800280FFFE0000000000000000000000000000FFFF3BD06228550ED595CE6DFD012E003FFE05E30C2359314400DEAF11606E318D4DB7EC5730EB3E3FFFFFFFFEB800DBDFEB0000000000000000000000000000FFFFFE14FC134ADED01D6D13B982CC00000002A04DF7E061E24A4A78C97507CA2878932D661C03F4BFFFFFFFFF7C90621F7F;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31 .lut_mask = 16'h8A80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .mem_init3 = 2048'h0000000000000000000000000000FFE0FBFFBFFF2400101C0005FFFFFFFFFE1F7000000FFFFE037F000EAAFFFFF4FF8000000002C1FFCD207F0F98011F0FBFE000000000000000000000000000007FF89FD09FF80400010200057FFFFFFFFFFE614000013FFFF01BF0078FFFFFE71F8000780000404FAD20FFFC03FFFFFE7F9F00000000000000000000000000001BFEFFC31728046000D240079C0000007FFFA3400003FA3CB00FF8475FFFFFF7EE0000FFFD00000181204F800FFFFFF0FFFF0000000000000000000000000000FEFBFFC3B60004C0000F101FA000000003FFE300000FF800787DC07F7FFFFFFFF71000FFFFFC00007F0000BFFFFFFFC07FFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .mem_init2 = 2048'h0000000000000000000000000000377FF3C224000500600A700F00000040006C6100001A04000FFCE03FFE27EFFFFFFA00FFFFFF007F77203FFFFFFFFF40FFFF0000000000000000000000000000FCE7D6A224E8010041835C0D0200FFF8001061800000000007FFE81FF000007FFFFFE3FE03BFFC00B3007FFFFFFFFD00FFFF0000000000000000000000000000CE040F20006033000000C70F80807FC02000EB4000000001F37FFF5F7E0680FFC3FF878000007A03B300FFF5F40DFC01FFFF00000000000000000000000000001E0020F8012008000002A38F00200E0000007A400000000EFFFFF83C0703DF0F80000E3FFFFFE07F8301E0000001FC01FFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .mem_init1 = 2048'h00000000000000000000000000007E000911011C06E0000298EB800C0000000033C01007FFC0FFFE01FFD7005E0F8003F987FFCF89C00321A0000001B8037FFF0000000000000000000000000000FC400C007005000000000FFBE0020000000013BF8007F7BFC0FFFC3FF001FD0F8017F073F9B5700B7F0100000002F803FFBF0000000000000000000000000000FE0034E1E301000000000849F8020F8000003FFC387FF5C3FFFFF87FF007F10F8207FFFFFFF901FFF30102006005F804FFBF0000000000000000000000000000BF85E2002600000020003849F80E47800000095F4E758FFFFFFFFBFFF00DD15FE037EFFFFFEC39FF82013C05FC11F807FFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348 .mem_init0 = 2048'h0000000000000000000000000000FFA7FD50121800000001207CFD1707E0E00038FC25CFBFFFFFFFF3FFF01FF91FF8FFEFFFFFEC3F8802217FFFFE21F007FFBF0000000000000000000000000000CFCC8E000C080000208102FDFFDD1FF02000070084DFFFFFFFFFFFFFF01FF01FFFFFEFFFFFEC0FC30327FFFFFEC3E000FF3F000000000000000000000000000047E100000800000002010FCFFFF301F8200017C6DFFFFFFFFFFFFFFFF03FE01FFFFFFFFFFFEE0F80E327FFFFFDC3F000FF7F00000000000000000000000000008FEA00000800020000052A14FFF1193FE007A401FFFFFFFFFFFFFFFFF03FE03FFFFFF7FFFFEE0FC07F37FFFFF3C3F0007FFF;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = 2048'h0000000000000000000000000000C22A4000006780008724BDD7FFFE1FEBDEFA53600021A2FE70007F99CC13FEFFFFFFCFFFFF72FC01FB8E80000FE1E8027F7F0000000000000000000000000000C34851000077F803A3B5D8557FFE1FDFF3FBD6C001251781E401FC667012FFFFFFFFDFFFFFD13C01FA2F80000FE9F8037F7F0000000000000000000000000000C300EB00003A8785071F57EFFFFE1F09D1FAD780000C0780198CE43AB811FEFFFFFFFFFFFFB7FC01FA2F80200FF1F8017F7F0000000000000000000000000000C304DB000018E4E783671B5EFFFE1F3A88FAD780000C5F8803CE1BF29612FE7FFFFFFFFFFFE65803FA2780600FF8F8005FFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = 2048'h0000000000000000000000000000C0223D000004011FF56782D2FCFE3C6898FA7680012E62CC0003E6FEF252FE7FFFFFFFFFFF65F803FA2780600FF9F8000FFF0000000000000000000000000000FE3E7F202617C07D54604932FFFE3C3258FABC000169578F00FFE7981022FEFFFF7FFFFFEF3F380FFA2780600FF1F8000FFF00000000000000000000000000003CF66F30164BF06F0CA390BFFEBE3D26D3EA280001726080007FEC9CF80AFE9FFFFFFF8E24253807FA4B80000FE8F8000FFF00000000000000000000000000005AFF55003E91FBFA4BFE72C90E7E1E43D3E86800017F2A80003F73B79DCA1E8FFFFFFFFFFE59380FFA5C80201FE9F8000F7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = 2048'h0000000000000000000000000000E577E2040A33FCEEC67791CE262E1A6DD1FE6840013522803C1F7FE008E3FE667FFFFFFFFCFFB80FF90F0045CC3C1C01FFFF0000000000000000000000000000033FAE0291450EA539CFED69668EDCF9D1FA4860007462007F3BF00008F3FE72BF7FFFFFF03C380FFD3AFFFFFFFFFFFFFFFF00000000000000000000000000000087BDCBE9D12344132C083FF4DFE6F9C0FE8820007B70006431F00008E3FE74BF7FFFFFE0CE380FF787FFFFFFFFFFFFFFFF00000000000000000000000000000007E0B84D090DFB37933037C9FFF1D8E4C1884004F5928025FFFE0010A60C7B3F7FFFFFF0BFF80FF11FFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = 2048'h0000000000000000000000000000004DE5267A0C83C105B1F7F68A7FC9E5753FB4C00FF19A800FFFFE0009DC007CFD3FFFFFF025381FDC9FFFFFFFFFFFFFFFFF000000000000000000000000000006112461C97685A648C12F73348003E5CD3FEC600EE742000FFF7E000818007FFF4FFFFFF061381FFEFFFDA9ABB30D2E0DFF000000000000000000000000000060059CCB8AEC019C1BCA9F18356FCFE55D3F9B780EE78A800FFFDC0002701E7FFFF497FFFF01F81E7F677D3001C64748BDFF0000000000000000000000000000E00A4879B8721DA95F05B22D23FFFFF5F53FCDFA0CE64AC00FFFD80000000FFFFFFFACFFFFDC783F3C1FCB45CB7117502DFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a348~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29 .lut_mask = 16'h0D08;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init3 = 2048'h0000000000000000000000000000B7F4E00000830000001FB304FFCB1878FCF82CC83FFFFFFFFFFFFFFFF03FD07FFFFFF7FFFFEE0FC03F27801FC7E1E0007FFF0000000000000000000000000000D34EA0820007000604D09D75FFE31F05F0707DC027FFFFFFFFFFFFFFF13FF07FFFDFEFFFFFEE07C03F5F8007C7F9F0007F7F0000000000000000000000000000FFE6E000000610060C58201CFF8D0B9DFC1F1DC001FFFFFFFFFFFFFFF1FFE07FFFDFFFFFFFEE07E03FDF81E987F1F0007F7F0000000000000000000000000000BFE08000000618020368301A7FB126C311FF23C003FFFFFFFFFFFFFFF1FDC07FFFFFFFFFFFEE07E07AFF800107B1F0007F3F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init2 = 2048'h0000000000000000000000000000C72380000004000811082058312A2FE077C6C000027FFFFFFFFFFFFFF1FD00FFFFFFF7FFFFEC07E038FF800103F3F800FF3F0000000000000000000000000000C7600000002C000810900A16D0021E6777FF90C0023FFFFFFFFFFFFFF19F807FFFFFF7FFFFEC0FC03CFF000107F9F003FF3F0000000000000000000000000000D78C0800001000083060368B66621EBD8020E7C0000003FFFFFFFFFFF1FBF07FFFFFEFFFFFBC3FC03DFF800107FBF003FF3F0000000000000000000000000000D33000000000001FF620943D84FA1E380021E0400003FE7FFFFFFFFFF0F9F878EFFFC7FFFF561FC03C5480010FF9F803FF3F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init1 = 2048'h0000000000000000000000000000C21024000004000612420F363AE41C7C276344C00000F8C7FFFFD27EF95BF079FFFF9FFFF78CFF801E4E80010FF3F801FFBF0000000000000000000000000000C33000420000003C21400B127BE2247790035D40003F97E18207FFFEF91BF07BFFFFCFFFFFD27F803E2180010FFBF402FFBF0000000000000000000000000000C378341140000336340460597BEC3EFB1F0B2080026000F8FECE3FFCF11BF9FBFE7FCFFFF7DEEFC01E6F80010FF3FC00FF3F0000000000000000000000000000CD0C7200600000813C006C11FFEE193D3FFB7E000211B281C7DE1E7EF00BFDFBF87FCFFFF7F8EFC07FCE80310FFBFC01FF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init0 = 2048'h0000000000000000000000000000C3E5F900000000808E000CCAFDFE179CFFFA53C0001F610007030056F80FFDF183FFCFFFF74FDFC03F1E80010FFBF803FF7F0000000000000000000000000000C190C0000000008406C05DC0FFFE1BBFBFF85BC0001EF887F01CCFD7180EFD8087FFEFFFF73CDF803F3E80410FFBF000FFFF0000000000000000000000000000C2FC50000003000586C03FD8FFFE0BD3AFB84BC0001CC620FF81B0E012FFFFD84FFFEFFFFF18DE007B3E00000FF9F800FFFF0000000000000000000000000000C24401000047800186C4C3ABFFFE0FFBE1F89BF00121FD5E0F00C08F8C26FF8FFFFFCFFFFF7EFC00F91E80001FF9E802FF7F;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~29_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~32_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~31_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~30_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33 .lut_mask = 16'hF0EE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC068000010000000000000000001A06F9B1400000024000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001CECB9ED6000008FC0800C0000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000177DE1D200000E0E61C15E0800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC01E00000000000000000000000000A8F787100003E06FCF77EFA0000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF78020000000000000000000000000006FA213380007FFFFFFFFFFE00004606000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000000001E2670AC006FFFFFFFFFFFE000C3FF061D800000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000003A0E185801FBFFFFFFFFFFE1E6CFFFC7E7300301800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE788000000000000000000000000000000403261CE809FFFFFFFFFFFFE3EFFFFFFFFFBF77E188000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF9FE0000000000000000000000000000000000367A16813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000000000000000FFFFFFFFFFFFFFFFFF81FC0000000000000000000000000000000000B2A1841FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A0F0000000000000000000000000000FFFFFFFFFFFFFFFFFFC1FC0000000000000000000000000000000001EE4729DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F0000000000000000000000000000FFFFFFFFFFFFFFFFFFC1FE0000000000000000000000000000000301ECB171FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFC3F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFF1FC3FFC0FE000000000000000000000000000000030BE63E23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000000000000000000000000000FFFFFFFFFFFC1FFFFFC007000000000000000000000000000000FFFFE39067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB0000000000000000000000000000FFFFFFFFFFF0000FFFC002000000000000000000000000000003FFFFC1649FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000000000000FFFFFFFFF0F80000FE0000000000000000000000000000000223FFFFFB3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000124FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000FFB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000008DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000008002CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000002000C047DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000003B07FFEFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003000000738FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000007000100F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF77B7FFB9FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hE3E0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h0000000000000000000000000000000000007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18020000001FD16D8DFFBE80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43E0E00000066D76D8FFBAF800000000000000000000000000000000000000000000000000000000000000000003FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E000000002D93ED2FF8AF00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FE00000000F4D87DFFE2AE00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01F80000000054467C0918BF0000000000000000000000000000000000000000000000000000000000000000100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007F00000000014B012AB04F80000000000000000000000000000000000000000000000000000000000000000700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0077E00000000005D021211CA80000000000000000000000000000000000000000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000180000000000072BE42EAD000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000B9ED58D60000000000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC000000000000000000B9AD5FD2000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200000000000000000001E5F894A00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000000000000E55E94A0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000000747877FE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70000000000000000000000219BC2BA00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000069EB72B600000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF2FE0000000000000000000000003B9D2FBA0000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFE01800007C00000000000000000000000000000003FFFFFFFD667FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000000000000000000000000000FFFFFFFE007003E0C000000000000000000000000000000007FFFFFFFF51FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFF000003B0800000000000000000000000000000004FFFFFFFFC737FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFF00000000000000000000000000000000000000007FFFFFFFFEB23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000001FFFFFFA00000000000000000000000000000000000000F5FFFFFFFFFF703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000008FFFFFE000000000000000000000000000000000000041FFFFFFFFFFFFB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000003FFDFE000000000000000000000000000000000000047FFFFFFFFFFFF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000007FB3B80000000000000000000000000000000000002FFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h000000000000000000000000000007F0000000000000000000000000000000000001C7FFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000003000000000000000000000000000000000000000FFFDFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000064FFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000003EFFFFFFFFFFFFFFFFFEF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFC18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000040FFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hDA8A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h0000000000000000000000000000FFFFC400000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFBF4B6DFFFF200000000007FFFFF7FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF0000000000000000000000000043FFFFFFFBFFFFFFFFFFFFEF1F7232FFF9E00000000003FFFFF7FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF00000000000000000000000016FFFFFFFFFBFFFFFFFFFFFFDF07323C8004900000000001FFFFE7FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFC08000000000000000000000001FFFFFFFFFFBFFFFFFFFFFF85F037A32FFFBA800000000000FFFEFFFF7FFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h0000000000000000000000000000C0000000000000000000000000607FFFFFFFFFFBFFFFFFFFFFF81F01D63CFFFE30000000000003FFFFFFF3FFFFFFFFFFFFFF00000000000000000000000000008000000000000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFE84981A287FFFD800000000000007FFFFFF3FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000C87FFFFFFFFFFFFFFFFFFFFFFF80000084DE07FDC000000000000003E9E7C0FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000004F07FFFFFFFFFFFFFFFFFFFFFFF8020006D6703FDD000000000000003E00000FFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000001FF3FFFFFFFFFFFFFFFFFFFFEFFE0030FFFF608CCF6000000000000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000103FFFFE7FFFFFFFFFFFFFFFFFFFFC8024F30183BCF5FC000000000000000000003FFFFFFFFFFFFF0000000000000000000000000000000000000000000000007F3FFEFFFFFFFFFFFFFFFFFFFFFFF0003FF641A0ACBEE80000000000000000000007FFC7FFFFFFFF00000000000000000000000000000000000000000000387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000208EC41FFBFFA8000000000000000000000040810FB39FFE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000233BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000241DC42B1FFBA80000000000000000000000000000001B800000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70E00003767E307FF96A80000000000000000000000000000000100000000000000000000000000000000000000000075FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00600003365333D00BFE80000000000000000000000000000000000000000000000000000000000000000000000001EFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFC0060000377D36D8FFBEE80000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFF8000000003FC8E1FFFFFBFFFFE20000000000000000000000FFFFFFC00000000000000000000000000000000000000000000000000000701FFFFFFFFFFE67FF00000000003FCAE1FFFFFFFFFFFE04000000000000000000000207FF80000000000000000000000000000000000000000000000000001BFBDFFFFFFFFFFFEEC400000000003FCCE0FFFFFFFFFFFF060000000000000000000002000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFB80000000000003FC0C1FFFFFBFFFFFFFFFFC000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000F0FFFFFFFFFFFFFFFFD00000000000003FF0E1FFFFFBFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000047FFFFFFFFFFFFFFFFFFE0000000000001FFEEE1FFFFFBFFFFFFFFFFFF2000000000000000000000000000000000000000000000000000000000000000000780FFFFFFFFFFFFFFFFFF81E00000000000039FC2E1FFFFFFFFFFFFFFFFFFE3800000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF00C00000000000074FFAE5FFFFFFFFFFFFFFFFFFFFF00000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF0040000000000006BBFB65FFFFF1FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF8004000000000003E0FAD61FFFFDDFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000F83FFFFFFFFFFFFFFFFFFFFFFF80004000000000003DAB94763FDDFBFFFFFFFFFFFFFFFFC0600000000000000000000000000000000000000000000000000071FFAFFFFFFFFFFFFFFFFFFFFFFF8000000000000008F4FFE4E0FFFFDF7FFFFFFFFFFFFFFFC078000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'h000000000000000000000000000000000187FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001DF47FCF560BC3FF9FFFFFFFFFFFFFFFFDFC000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FF67FB16BF07FFFBFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF1E0000000000000001FFF9FFBF9407FFFF9FFFFFFFFFFFFFFFFFFF4020000000000000000000000000000000000000000009FCFFFFFFFFFFFFFFFFFFFFFFFFFF008000000000000273FFFDFF8A901FFFF0DFFFFFFFFFFFFFFFFFFFE06000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  & 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hAEA4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'h000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE1FFC000000000000000FFFFFFCFDFC19A0000FBFFFFFFFFFFFFFFFFFFFFFFA0000040C1C70000000000000000000000000000DBFFFFFFFFFFFFFFFFFFFFFFFFE1C80000000000000007FFFFFFDCA27A77D0FFEBFFFFFFFFFFFFFFFFFFFFFFFF000000E6FF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFCFFE008000000000000003FFFFFFFD11BFC03FFFED3FFFFFFFFFFFFFFFFFFFFFFFF801E07FEFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDF007C000000000000000003FFFFFFFD4443409FFFC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF84000000000000000000010FFFFFFFFD0871453100273FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFF0CBA3CFD72277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFF800000000000000000000401FFFFFFFFFFEAE2638AD76377FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFB200000000000000000000040FFFFFFFFFFFEA80EE1AF76B57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF98000000000000000000000043FFFFFFFFFFFDA6069EEF32BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFB90000000000000000000000006FFFFFFFFFFFFE2EA57A7D33BAFFF9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFDE30000000000000000000000060FFFFFFFFFFFFFEAEBF13ED323AFDF878C7FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFC0000000000000000000000000003FFFFFFFFFFFFFF9A9D0E6D03BA60800001FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFF9FF0000000000000000000000000001FFFFFFFFFFFFFFFE3955B797FBA80000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFF81C0000000000000000000000000011FFFFFFFFFFFFFFFF875C37D7F820000000103FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFF00000000000000000000000001601FFFFFFFFFFFFFFFFFFFF52FE722700000000001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFEFF6F221FFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC3C000000000001595F7FFFFFFFFFFDFA85F0FFFFC00000000DBFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000001B77ABFFFFFFFFFFFFAA5CB7FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFF8000000000000000013D2EFFFFFFFFFFFFFAA58D7FFFE000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000001B0B3FFFFFFFFFFFDFA85AD7FFFE0000000000001FFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFCE020000000000000000000D3FFFFFFFFFFC1F8879D7FFFC00000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFC400000000000000000014407FFFFFFFFFFC1FE879F7FFF800000000000003F1FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFE000000000000000000077BDBFFFFFFFFFF01FAE79D7FFF800000000000001001FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFE80000000000000000001FEAD7DFFFFFFFFF03FE8F9D7FFF800000000000000000F1FFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFF008FC00000000000000001007F523FDFFFFFFCDF03FA8F9D7FFFC0000000000000000001FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFF1FFC0000000000000000000003BFFF6342BFFFFFF80003F98F9DFFFFC00000000000000000007FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFE04E0000000000000000000007FFFFF81E7BFFFFFC00003F98F9DFFFFC00000000000000000001FFFFFFFFFFFFFFF0000000000000000000000000000FFFFF9980000000000000000000000003FFFFEED97FFFFFF800003FB8F9DFFFFC000000000000000000001FF3FFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h0000000000000000000000000000FFE37E00000000000000000000000007FFFFFFD1AFFFE7FC000003FA879DFFFF8000000000000000000001C331FFFFFFFFFF0000000000000000000000000000FFA0000000000000000000000000003FFFFFFFFED7FFF878000003FC8F6FFFFFC01C40000000000000000000001FFFFFFFFF0000000000000000000000000000FF8000000000000000000000000000FFFFFFFFFE97FFF000000003FC8600FFFFC37FF00000000000000000000007FFFFFFFF00000000000000000000000000008000000000000000000000000001E1FFFFFFFFFFB7FFE000000003FC8E0FFFFF9FFFFC00000000000000000000010FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hEA62;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28 .lut_mask = 16'h0E04;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~33_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~28_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34 .lut_mask = 16'hECEC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000005FF0105FA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057F0105FA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001057F200DF80080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000847F400DF80100000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000647F00080800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C7FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000076FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000C0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000739F807C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001790A05C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000047E0E05C0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000058C1FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000063C9E7FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006505E0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F97680BC0000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000003C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000003C10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000003E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000082FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000E043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001C5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000397BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000204FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000001297290FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010FF5907E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF7117C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083FB00980000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000C07F804000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031FFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00700000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000001EFF9D700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBFFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EFFBE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037FFFC00000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000003F1DE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C1FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030E400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hFC0A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000005E2800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E4000000000000000000000000001E00000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C2000000000000000000000000017F800200000011;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000001FFB866F080001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000420000000000010000002C00DF7FFFFFFF7FFC00180000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000002C0FFAC3FBFFFFFFFFFFFC0032000000000000000000000000000000000000000000000000000000000000000000000000000000000000003800000004020FE3FFFFFE7FFFFFFFFFFFFFFE39FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000005839FE7FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000610000000BC7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000490000217FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000020900016FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000468001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hBC8C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000802000000000003FFC1C07FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000236A00000000003FFC1CF7FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000406800000000003FFC1837FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000A2FA00000000003FFC1837FFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000009027A00000000003FF41B37FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000027A00000000003FF41B37FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000082F800000000003FF41BF7FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001527800000000001FF01BF7FFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000093800000000001FF81BF7FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001800000000001FF81BF7FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300000000020000000000001FF81BF7FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE100000000020000000000001FF01BF7FFF800000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001020000000000001FF81AF7FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000000400000000000001FF817F7FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000400000000000001FF00007FFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FF0000FFFF800000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h0000000000000000000000000000801C0000000000000000000000000000000000000000000000001FFFFE000000F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF4000003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF000004FE180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3FF00000F0280000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000001FBFFA0E1000280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3FF28E177830000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000183FF28E173830000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000103FE20E17B8300000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000303FF2BE17B808000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000103FF2BE17F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083FF22E57E800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023FE0AED138000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0AA97F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC2AD7F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF0A217780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00B1FFC000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FF8003FFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000001FFA00FFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE400000000000000000000000000001FF800FFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDB0000000000000000000000000000001FFC00FFFFF800000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFF3020000000000000000400000000000001FF800FFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001FF800FFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FF804FFFFF8000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000000000007FE8047FFFF800000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFE8007FFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF40000000000000000000000000000000000001DFFC007FFFCC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFDFFF000000000000000000000000000000000000003FFFF800004F0000000000000000000000000000000000000000000000000000000000000000FFFFFFFF9FFB90000000000000000000000000000000000000007FFFD0001FF8000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFEE170000000000000000000000000000000000000000007FFFFE0000007000000000000000000000000000000000000000000000000000000000000000FFFFDFF0400000000000000000000000000000000000000000007FFFF8000003E000000000000000000000000000000000000000000000000000000000000000FFF88A40000000000000000000000000000000000000000000003FFFE000007F0000000000000000000000000000000000000000000000000000000000000000E64D0000000000000000000000000000000000000000000000003FFFE00000000C0000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000047FE03EFFFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE004FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00403E1E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000207FE000FFF8F00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000601FF008FFF0F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007007FC00FF88F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007803FF800005F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B003C810066400000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000001FE707940070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF00800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FFFFFFF8002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFF8200000900000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000017DFB800001810000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045FF0008D0690000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FF20000E080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045FF0105BA0200000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  & 
// !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hF0AC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & 
// \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hACF0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35 .lut_mask = 16'h00E4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = 2048'h000000000000000000000000000097FFF081603100000300000200060000FC01127FFFDC184000000000000000FFFFFFFC07FFFC7F04077FFFFFFFFFFFFFFF7F00000000000000000000000000001FEFFC03098000006033800A1F620004244C847EFF97004000000000000000FFFFFFFFC01FFFFF080FFFFFFFFFFFFFFFFF7F00000000000000000000000000003FF7FC004C0220006129800C48C8E5CE200444BE3F91784000000000000002FFFFFFFFFC1FFFFF101FFFFFFFFFFFFFFFFF7F00000000000000000000000000003FFFFE00C400000080EF000F01F0126EEC5FF98F5F0C004000000000000002FFFFFFFFFFC11FFF207FFFFFFFFFFFDFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = 2048'h00000000000000000000000000007C7FFF0042000010406724011486C44CB33766E7EF00004000000000000003FFFFFFFFFFF807FFE0FFFFFFFFFFFFFFFFFF7F0000000000000000000000000000F3FFFC000014007664200401D2BFFF9F7ECFDB33DE00008000000000000007FFFFFFFFFFFC007FE1FFFFFFFFFFFFFFFFFF7F0000000000000000000000000000337FFD0102008006C020000110DFBB3FCBB7EDD8DC0000000000000000003FFFFFFFFFFFFC003FE7FFFFFFFFFFFFFFFFFF7F0000000000000000000000000000C4BFFE803B008006800078000073FDCDE3FDBF761E000000000000000000FFFFFFFFFFFFFC001FCFFFFFFFFFFFDBFFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = 2048'h0000000000000000000000000000C5FFF83C0300808204C27D8061FE7D833CF337FBDE00000000000000000883FFFFFFFFFFFE0007FFFFFFFFFFFE6FFFFFFF7F0000000000000000000000000000FDFBFC700300A0A07B018780B2BFCF40493FDBEFCE00000000000000000283FFFFFFFFFFFF8001FFFFFFBFFFFC7FFFFFFF000000000000000000000000000000FEFFFC020000200247C0072133FFF9E84BCBF7FF6200000000000000007F03FFFFFFFFFFFFE000FFFFFFF94F81FFFFFFFEFF000000000000000000000000000000FFFFC00040600230E17C3E796FFF3823F7F7FFDA0000000000000001FF01FFFFFFFFFFFFFC0003FADFC03003FFFFFFFC00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = 2048'h0000000000000000000000000000003FFB8000016003B0E049B837FFFFC3FFFFFFEF680000000000000003FE81FFFFFFFFFFFFFF0001FFD2000003FFFFFFFF0800000000000000000000000000009B3CFFC000314002D1C980E59EBFFFD9FFCFBFFFF800000000000000000E80FFFFFFFFFFFFFFC003FFFC000007FFFFFFFF2A000000000000000000000000000000003F80008900E192BC803343901FF80FFF1FFFFE000000000000000000000001FFFFFFFFFFF3FFFFFE000001FFFFFFFE37000000000000000000000000000024C9BFC000000000C06E00034E04E0000800FFFFFE00000000000000000003FFFFFFFFFFFFFFFC03FFFF00003FFFFFFFF67F;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h00000000000000000000000000000004FFE500000010017200DD340000580001FFFFFF000000000000000000000000067FFFFFFFFF3FFFFF800FFFFFFFFFFFBF0000000000000000000000000000049FFFFEC0000026C089045D600000000600FFFFFFE000000000000000000000000000000006581FFFFF807FFFFFFFFFFF1F0000000000000000000000000000912FFFFFE408800EE095416C10000010CF00FFFFFFFFFF47E1F00000000000000000000000000003FFFF003DFFFFFFFFFF8F0000000000000000000000000000208FFFFFE0080002000D56B890000007FE00FFFFFFFFFE08000000000000000000005FFFFFFFFFFCFFFFC000FFFFFFFFFFCF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'h0000000000000000000000000000933FFFFEE00E000200BFB9896800000FFC00FFFFFFFF00000000000000000000000007BFFFF7FFFF3FFFE0143FFFFFFFFFC70000000000000000000000000000001FFE5DA00F40000307FCD80000000EF803FFFFFFFFFFFE00600000000000000000000081FFFFBFC7FFE007FFFFFFFFFFE7000000000000000000000000000001A7F93FF0DD20C01E00C57C00000001FC01FFFFFFFFFFF39FFEC4099522A000000024800000000001FFB0FFFFFFFFFFFFF30000000000000000000000000000004FF81FFCBFA04000001FF800001C0EFE07FFFFFFF7B73655209122404C09830248F4DDBE6DFB0AAA7FFFFFFFFFFFFFFFF3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'h00000000000000000000000000000826097FE03F3028001037E00000301C7FFFFFFFFA94A5250920183172EE54A9D7F7DBFFF9FFFFBFC5FFFFFFFFFFFFFFFFF90000000000000000000000000000C0000049E03CB11100184FF40000C2007FFFFFFB99EC9C01CCB7F5B9376F5EBD1E7EFF7FFFFBFFD5E7FFFFFFFFFFBFFFFFF90000000000000000000000000000FC104DB2407F7BC0000803E400031C003FFFFE7FE008CF03E7452DC916A75E9FBFEBDEFFFFDBF5E50FFFFFFFFFFFFFFFFFFC00000000000000000000000000000000024D03854EE600000781000C28000007FFFFD6000080F2C92F49D2E54B97B4FFBFFFFFFFEFEE7FFC0001FFFFFFFFF574;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'h0000000000000000000000000000000000B2406850000080041A0000000000001FFFF320FD61FBDB6F5BD6E5DBF3FED7FFFFFFFFFFFEBFE000003BFFFFFFFFFE000000000000000000000000000000000004B50880000C80F40200000000000083FFFC011888B473FA5B93A5A97E7FFF7FDFFFFFF2EFFF000000077FFFFFFFFF00000000000000000000000000000000000228A0C8C00640547C000180000000003FFE9E00101E05926F92E4FD2F6BBFFFFFFFFF8FDBF800000001FFFFFFFFEB0000000000000000000000000000000000009048AE6802D0F564000200000000014FFFDE8062070C92DF13E4BFA7FFE5FBFFFFFDFE0F80000000003FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38 .lut_mask = 16'h88A0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .mem_init3 = 2048'h000000000000000000000000000000000000000000000FFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF8000000FF800000000000000000000000000000000000000000000003FE0003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000003FF8F00000000000000000000000000000000000000000000007FC000FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000FFFBF00000000000000000000000000000000000000000000001FF0007FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FFFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .mem_init2 = 2048'h000000000000000000000000000000000000000000000001FC001FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFBF000000000000000000000000000001C000000000000000003F0007FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFBF00000000000000000000000000000FFE00000000000000000FC001FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF0000000007FFFFBF0000000000000000000000000000FFFFFF6000000000000007E001FFFFFFFFFFFF3FFFFFFFFFFFFFFC7FFFF83FFFFFFFFFFFFFFFFFFFC3FF000000001FFFFFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .mem_init1 = 2048'h0000000000000000000000000000FFFFF00000000000000001F801FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF8001FFFFFFF00030FFFFEC03FF000000003FFFFFBF0000000000000000000000000000FFFFF800000000000000003E03FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7A00FFFFFFF000F03FFE0003FF00000000FFFFFFBF0000000000000000000000000000FFEFCC00000000000000001F03FDF07FFFFFEF3FFFFFFFFFFFFFFFFFFBF000FFFFFFF007FFEFA00003FF00000003FFFFFFBF0000000000000000000000000000FF4DE000000000000000000703F8FFFFFFFFE23FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFE0003FF00000007FFFFFFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345 .mem_init0 = 2048'h0000000000000000000000000000FFCEE000000000000000000703F0FFFF1FFFE03FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFE003FF00000007FFFFFFBF0000000000000000000000000000FFE64000000000000000000F01F0E7FFDFFFE03FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFFC03FF0000000FFFFFFFBF0000000000000000000000000000FFE30000000000000000001D0160E1FFFFFFC03F3FFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFFE03FF0000000FFFFFFFBF0000000000000000000000000000FFE00000000000000000000100C0E0FFFFFFE03FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFFE03FF0000000FFFFFFFBF;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init3 = 2048'h0000000000000000000000000000FFE010000000000000000710FFFFC6C18003E73FFFCFF80007FF000007F0014FFF7FEFFFF733FFE0060700000007FFFFFFFF0000000000000000000000000000FFA000000000000000000471FFFFFE000001EF3FFFCDE00001FC010107F0016FFF7FEFFFF71F7FC0060700000007FFFFFFFF0000000000000000000000000000FF00000000000000000004087FFFFE040001EF1FFFCC20000000008107F0017FFF7FEFFFF77FFF80060700000007FFFFFFFF0000000000000000000000000000FE0000000000000001E00000FFFFFE040001EF1FFFC9E0000000000107F0017FFF7FEFFFF71C7F00060700000007FFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init2 = 2048'h0000000000000000000000000000FE0600000000000000C0844C7CFFFD940001EF1FFFCCF8000000000107F0017FFF7FEFFFF73FFF00060300000001FFFFFFFF0000000000000000000000000000C3120000000000000800225E7FFFF99C0001EF1FFFC580000000000107F0011FFF7FEFFFE7BFFF00060300000001FFFFFFFF0000000000000000000000000000C3180000000000000800035AFD9FF01C0001EF1FFFDAB8000000000105F0010FFF7FE0001F237F00060300000001FFFFFF7F0000000000000000000000000000E0000000000000000800406EED0FF00C0001EF1FFFCC10000000000007F00103FF7FFFFFFFBF7F00060100000001FFFFFF7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init1 = 2048'h0000000000000000000000000000000000000000000004004243810FF0048001EF9FFFCD30000000000007F001407F7FFFFFFFFFFF000701000007FFFC00007F0000000000000000000000000000FE0000000000038020000001A7C3E800C001EF9FFFC9E0800000000007F001701F7FFFFFFF8C7E000700EFFFFFFFFFFFFFFF0000000000000000000000000000FF004000000001C0F0000004F5FFF000C001EF9FFFCC38000000000007F001701F7FFFFFFFFC7E000701FFFFFFFFFFFFFFFF0000000000000000000000000000FFE00000000006E1F0038000DDFFFE001FC06FDFFFD780400000000007F001783C7FFFFFFFFFFE001F1FFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init0 = 2048'h0000000000000000000000000000FFE00300101000C43800400860DC0000001B0F5FFFD1B8400000000007C00178FC3FFFFFFFA3FE00270FFFFFFFFFFFFFFFFF0000000000000000000000000000FFF401820000000540000208F6000000001B076FFFD41840000000000600017FFF0DFFFFFFBF7E00470198808000040001FF0000000000000000000000000000BFFD0302000200C1B0204000AD0107C020190777FFDDB0400000000007F8007FFFF007FFFFFFFF008684202280000416097F0000000000000000000000000000FFF3E00300800040422000070001FF800001807BFFD8204000000000000000FFFFFF807FFFFEFF0202D553A98ACCC667317F;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a345~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36 .lut_mask = 16'h00D8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init3 = 2048'h0000000000000000000000000000FFE3000000000000000003010000E01FFFFFE03FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFFF03FF0000000FFFFFFFBF0000000000000000000000000000FFF0000000000000000000010001E007FFFFE03FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFFE03FF00000007FFFFFFBF0000000000000000000000000000FFF8400000000000000000010001E003F8F3E03FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFFE03F900000003FFFFFFBF0000000000000000000000000000FFE0000000000000000000008001E0007C00E03FFFFFFFFFFFFFFFFFF80000FFFFFFF7FFFFEFFFFE07F900000003FFFFFFBF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init2 = 2048'h0000000000000000000000000000FFC2000000000000000000000001E0063800603FFFFFFFFFFFFFFFFFF80001FFFFFFF7FFFFEFFFFE07F100000003FFFFFFBF0000000000000000000000000000FFC7000000000000000000004001FFFE60007D3FFFFFFFFFFFFFFFFFF80001FFFFFFF7FFFFEFFFFE07F100000007FFFFFFBF0000000000000000000000000000FFE7000000000000000000070001FFFFE001FF3FFFFFFFFFFFFFFFFFF80001FFFFFFF7FFFF07FFFE07B100000003FFFFFFBF0000000000000000000000000000FFC1000000000000000000040001FFFFE001FF3FFFFFFBFFFFFFFFFFF80001F8007FC07FFF0FFFFE070100000007FFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init1 = 2048'h0000000000000000000000000000FFC0000000000000000000080081FFFFE001FF3FFFFFF07FFFFF8007F80001F8FFFF9FFFF77FFFFE070100000007FFFFFFFF0000000000000000000000000000FFE00000000000000000006E38E1EFFFE001FF3FFFFFF05E0007FFFFF80001FBFFFFEFFFF7337FFE070100000007FFFFFFFF0000000000000000000000000000FF803000000000000000002278E5E6F6E001FF3FFFFFFF00001F7FFFF80001FBFC7FEFFFF73FFFF8070F00000007FFFFFFFF0000000000000000000000000000FBC01000000000000000001079E7C470C001FF3FFFFFE73C0000007FF80001F3F87FEFFFF71FFFF8060700000007FFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init0 = 2048'h0000000000000000000000000000FC4000000000000000000018FDEFC0004001E73FFFFE273FF000000FF80001F3E07FEFFFF70FFFFC040F00000007FFFFFFFF0000000000000000000000000000FE2000000000000000000224FDFFC0002001E33FFFFFFF3FFFC00003180001F0037FEFFFF77CFFF8040F0000000787FFFFFF0000000000000000000000000000FF00000000000000000003F0FFFFE0812001E33FFFFFFF3FFFFC0001080001800F7FEFFFF75FFFF0060F00000007FFFFFFFF0000000000000000000000000000FF8410000000000000000308FFFFE0C18001E73FFFE9C801FFFE000007F0010FFF7FEFFFF73FFFF0061F00000007FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~36_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h00000000000000000000000000000000000000032730734BF5E00200000000000000FFFC000047CDB6DF977497F5FFFFFFF7FFDFECF0000000000006FFFFFFFF000000000000000000000000000000000000004F2689ECB6E04004080000000000003FEDE0010FE074B7927E92F4DEFDBFBFFFFE8700000000000000FFFFFFDF00000000000000000000000000000000000000020025926F63C0000000000000000003FFB80003F04DBD925BF27FF5FFBCFFFDDC00000000000000003FFFFFFF000000000000000000000000000000000000000424114826FA00000000000000000020FFFB0005F8092D965FDADBAC9BFFFFF209800000000000000004FFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'h0000000000000000000000000000000000000000C9249249B2000000000000000000200FDDE000FC3924925B7FEB2FF9FDFF400C000000000000000003DFFFFF000000000000000000000000000000000000000000824935E00040000000000000002003FFDC007F3B24965BFFFFFDF7FFFD00E00000000000000000003FFFFF0000000000000000000000000000000000000000002492CBC000000000000000000020007FE0003F9324964B6DFFDF9FFFE50F0000000000000000000006FFFF00000000000000000000000000000000000000000002492780000000000000000000200007FFF81FC3E4B2492DB3DF77FFA7FE0000000000000000000001FFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'h00000000000000000000000000000000000000000000109780000000000000000000200000FFD7EFF1DCB249ADFFBBFFFE0380000000000000000000000037FF00000000000000000000000000000000000000000000092F000000000000000000002000003FEC3FF81CF3DBFFFD9BFF783C00000000000000000000000026FF0000000000000000000000000000000000000000000000560000000000000000000020000007FE07FC1C92DFFF6DDFFC85E000000000000000000000000001FF00000000000000000000000000000000000000000000000D00000000000000000000200000007F503E1DB2F6DB6FBFE15F800000000000000000000000000037;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'h00000000000000000000000000000000000000000000001B00000000000000000000200000000F8FFF8F36D6C9597F80F000000000000000000000000000000F0000000000000000000000000000048F306000000000003F000000000000000000412000000000FFFFC3080130DFFF73800000000000000000000000000000010000000000000000000000000000FFFFFFF8E3018000001E0000000000000000001020000000003FFFE2490C10CFFE281C0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC000060000000000000000000820000000180FFFFA4000047FFF00C0000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF980060000000000000000F00020000000038381FE7FFFFDF78006000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF600000000000000001000200000000030E3FB600005C60E60000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF7FFF0000000000000A002000000000070FFFE00001FFF300000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFA7E00000000008002000000000007FFFE00007FFF00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFEA00000001EC002000000000000FFFF00007FFE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFA1000001EC1820000000000003FFFFF007FFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FE0020000000000003FF00003FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FC0020000000000003FE000FFFFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01001FC8420000000000003FF00087FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FC1220000000000003FF00007FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F90020000000000007FF00007FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE01E88860000000000003FF00007FFFC00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB81E81820000000000003FF00007FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000030000000000003FFC2007FFBC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800009830C00000000003FF40007FFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000010400000000003FFC003FFFFC00000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39 .lut_mask = 16'h4450;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~38_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~37_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~39_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40 .lut_mask = 16'hCCFA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~35_combout ),
	.datac(gnd),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~40_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41 .lut_mask = 16'hEECC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C00FFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04005F1FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C00DF1FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C00DF1FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC01DF1FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC00DC1FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC00DC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C00DC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC01FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFC003FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFC003FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFC003FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF1FFFFFFFFFFFC00BFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFC00BFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFC00BFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFE00FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFE007FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FC1FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFBFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFBFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000037EFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000006BFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80007DFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE82047FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA00FFFFFF96FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00DFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA00FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & 
// !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hF0AC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hCAF0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA80DFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B80BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C607F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8605FA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98001FA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80301803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82F81F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06897F43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3EF000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1C0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FBC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3A200000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0002000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF780000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC68400000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE068D6F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000A6F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0008EE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004FF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000628FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hF0CA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFF7FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFE807FFDFFFFFFEE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE0047990F7FFFEF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFEFFFFFFD3FF20800000008003FFE70000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFD3F0053C04000000000003FFCD0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFBFDF01C0000018000000000000001C600;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFA7C6018000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFF4380020000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6FFFFDE80080000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF6FFFE900010000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB97FFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF3000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF190000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hB8CC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25_combout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27_combout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42 .lut_mask = 16'h4540;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .mem_init3 = 2048'h000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000003FFF000000000000008000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000FFF800000000000008000000000000000000000000000000000000000000000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000003FFE00000000000008000000000000000000000000000000000000000000000000000000000007F00000000000000000000000000000000000000000000000000FFF80000000000008000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000000003FFE0000000000008000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000000001FFE000000000000C000000000000000000000000000000000000000000000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000007FE000000000000C000000000000000000000000000000FFFCF0000000000000000000000007F0000000000000000000000000000000000000000000000000001FC0000000000008000000000000000000000000000000FFFFFC000000000000000000000007F0000000000000000000000000000000000000000000000000000FC020000000010C000000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FC07000000001DC000000000000000000000000000000FFFFFF000000000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000FC0F000000001FC000000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FE0F180000001FC000000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FE9F1E0000003FC000000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FF3F1F0000001FC000000000000000000000000000000FFFFFF000000000000000000000007F;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000FFFFE3FFFE00018C0003007FFF800FFFFF80000FFFF801FFFFF80000001FE000000000000007F000000000000000000000000000000000000000000000000038C7FFE1FFFE00010C0003207FFFE03FEFEF80000FFFF801FFFFFE0000001FE000000000000007F00000000000000000000000000000000000000000000000003F4FFFE1FFBE00010E0003207FFFFFFFF7EF80000FFFF801FFFFF80000001FE000000000000007F00000000000000000000000000000000000000000000000007FDFFFE1FFBE00010E0003207FFFFFFFFFEF80000FFFF801FFFFF80000001FE000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000230FFFE1E6BE00010E0003307FFFFFFFFFEF80000FFFF801FFFFFC0000001FE000000000000007F00000000000000000000000000000000000000000000000000207CFE1E63E00010E0003847FFFFFFFFFEF80000FFFF801FFFFF00000001FE000000000000007F00000000000000000000000000000000000000000000000000243CFE1FE3E00010E0003147FFFFFFFFFEF80000FFFF801FFFE000000001FE00000000000000FF00000000000000000000000000000000000000000000000000003CBE1FF3E00010E00033E7FFFFFFFFFFF80000FFFF8000000000000001FE00000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000006C3E1FFBE0001060003207FFFFFFFFFFF80000FFFF8000000000000000FE0000000003FFFFFF0000000000000000000000000000000000000000000000000000483C1FFFE0001060003207FFFFFFFFFFF80000FFFF8000000000000000FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000008000FFFE00010600033C7FFFFFFFFFFF80000FFFF8000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFE03F9060003847FFFFFFFFFFF80000FFFF8000000000000000FFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000023FFFFFFFFF0E0003847FFFFFFFFFFF80000FFFFC000000000000018FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000FFFFFFFFFFF8F0003BE7FFFFFFFFFFF80000FFFFF200000000000038FFFFFFFFFFFFFFFFFF000000000000000000000000000040000000000000000000000012FFFFFFDFFFF8F8003207FFFFFFFFFFF807FFFFFFFFF80000000000793BDFDD7FFFFBFDFEFF00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFC003207FFFFFFFFFFFFFFFFFFFFFFFF8000000001FDEEEE7677333998CEFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a346~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43 .lut_mask = 16'h00AC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000FFFF1FE000001FC000000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FFFE1FF800001FC000000000000000000000000000000FFFFFF000000000000000000000007F0000000000000000000000000000000000000000000000000000FFFE1FFC00001FC000000000000000000000000000000FFFFFF000000006000000000000007F00000000000000000000000000000000000000000000000000007FFE1FFF80001FC000000000000000000000000000000FFFFFF000000006000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000003FFE1FF9C0001FC000000000000000000000000000000FFFFFF00000000E000000000000007F00000000000000000000000000000000000000000000000000003FFE0001800002C000000000000000000000000000000FFFFFF00000000E000000000000007F0000000000000000000000000000000000000000000000000000FFFE0000000000C000000000000000000000000000000FFFFFF80000004E000000000000007F0000000000000000000000000000000000000000000000000003FFFE0000000000C0000004000000000000000007FF803FFFFFF0000000FE000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000007FFFE0000000000C000000F8000007FF80000000700007FFFFF80000000FE000000000000007F0000000000000000000000000000000000000000000000000001FFFE1000000000C000000FA1FFF800000000000400001FFFFF80000000FE000000000000007F0000000000000000000000000000000000000000000000000001FFFE1909000000C0000000FFFFE080000000000403801FFFFF80000000FE000000000000007F0000000000000000000000000000000000000000000000000023FFFE3B8F000000C0000000C3FFFFFF800000000C07801FFFFFE0000001FE000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000007FFFE3FFF800018C0000000C00FFFFFF00000000C1F801FFFFF80000003FE000000000000007F0000000000000000000000000000000000000000000000000003FFFE3FFFC0001CC0000000C0003FFFFCE000000FFF801FFFFF80000003FE000000000000007F0000000000000000000000000000000000000000000000000007FFFE1FFFC0001CC0000000C00003FFFEF000007FFF801FFFFFA0000001FE000000000000007F00000000000000000000000000000000000000000000000000E7FFFE1FFFE00018C0001007FE0001FFFFF80000FFFF801FFFFF80000001FE000000000000007F;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = 2048'h00000000000000000000000000006800000000000000000000003FFFFFFF03FEEDFE0033E7FFFFFFFFFFFFFFFFFFFFFFFFF800000003F88000000000000000FF0000000000000000000000000000E01000000000000000000000009DFFFFDBBBFBFF0078C7FFFFFFFFFFFFFFFFFFFFFFFFFFE0000007F00000000000000000FF0000000000000000000000000000C0080000000000000000000001377EFDDFFBBB7FC07887FFFFFFFFFFFFFFFFFFFFFFFFFFE000000FE00000000000000000FF0000000000000000000000000000C00000000000000000000000000FED9113A0067FE0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0001F800000000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = 2048'h000000000000000000000000000083800000000000000000000000193BB34CC8991FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001F000000000000000000FF00000000000000000000000000000F800000000000000000000001000060813024CFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801E000000000000000000FF0000000000000000000000000000CC800000000000000000000001E044C034481227FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC018000000000000000000FF0000000000000000000000000000FF400000000000000000000000BC02321C024089FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE030000000000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = 2048'h0000000000000000000000000000FA0000000000000000000000003F827CC30CC8043FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF800000000000000000000FF0000000000000000000000000000FE0400000000000000000000017FF0BFB6C024103FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE00000000000000000000FF0000000000000000000000000000FF0000000000000000001800003FFE17B43408009FFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF00000000000000000001FF0000000000000000000000000000FF0000000000000000000000009FFFC7DC08000027FFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFC000000000000000003FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = 2048'h0000000000000000000000000000FFC000000000000000000000001FFFFC0000001097FFFFFFFFFFFFFFFC017FFFFFFFFFFFFFFFFFFE000000000000000000F70000000000000000000000000000FFF700000000000000100000607FFFFE0030400007FFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFC0000000000000000009D0000000000000000000000000000FFFFC000000000000001000074FFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001880000000000000000000000000000DB364000000000000000000031FFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000180;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h0000000000000000000000000000FFFB000000000000000000200BFFFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000400000000000000000000000000000FB60000000000000000000201FFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000E000000000000000000000000000006ED0000000000000000000100FFFFFEF30000000000000B81E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000700000000000000000000000000000DF70000000000000000200400FFFFFF800000000000001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000030;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'h00000000000000000000000000006CC00001000000000000066087FFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000380000000000000000000000000000FFE001A24000000000000321FFFFFFF10000000000000001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000180000000000000000000000000000FE5806C00000000000000083FFFFFFFE000000000000000C60013BF66ADD5FFFFFFFDB7FFFFFFFFFFE00000000000000000C0000000000000000000000000000FFB007E00000000000000007FFFFE3F100000000000848C9AADF6EDDBBB3766CDDB76FFB67DB6DFFFF80000000000000000C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'h0000000000000000000000000000F7D9F6800000000000000007FFFFCFE380000000056B5ADAE6DB66CC8911224408002400060000403A00000000000000000600000000000000000000000000003FFFFFB60003400000000003FFFF3DFF80000004661363FE32480244C8902040810000800004002A18000000000000000006000000000000000000000000000003EFB24DA000000000000003FFFCE3FFC00001801FF730FC18289224C91020400004010000240A1AF00000000000000000030000000000000000000000000000FFFFFDB2E060000000000000FFF3D7FFFFF8000029FFFF7F0D2490240912244802000000000010118003FFFE000000000003;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h0000000000000000000000000000FFFFFF4DA010200000000001FFFFFFFFFFFFE0000CDF029E04249024091224080008000000000001401FFFFFC000000000010000000000000000000000000000FFFFFFFB48F0700000000001FFFFFFFFFFFFFC0003FEE77743840124481244810000000000000D1000FFFFFFF800000000000000000000000000000000000000FFFFFFFDD758300000002003FFFE7FFFFFFFFFC00161FFEFE1F2490049120090040000000000702407FFFFFFFE00000000000000000000000000000000000000FFFFFFFF6FB010000000001BFFFDFFFFFFFFFFB000217F9DF8F24920C812401000120000000201F07FFFFFFFFFC000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45 .lut_mask = 16'h88A0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFC7C0000000002087FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFCF00001FFFFA39FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF8F0001FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFFFFFFFFFC00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFF818480C90001FFDFFFFFFFFFFFFFF0003FFFFB832492048024802000000080020130FFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFB0D9701349003FFBF7FFFFFFFFFFFFC0121FFEF01F09004900490201000040000178FFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFDFFD86D90803FFFFFFFFFFFFFFFFFFC0047FFFC0FA002492409000A0000000223FFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFBDBEEB7D901FFFFFFFFFFFFFFFFFFFF0004FFFA07E49249200124124000000DF67FFFFFFFFFFFFFFFF8000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFF36DB6DB60DFFFFFFFFFFFFFFFFFFFFF0221FFF03C4924924800490000200BFF3FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFF7DB6CA1FFFBFFFFFFFFFFFFFFFFFFC0023FF80C4924924000000000002FF1FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000FFFFFFFFFFFFFFDB6D343FFFFFFFFFFFFFFFFFFFFFFF801FFFC06C92492492002000001AF0FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFDB6D87FFFFFFFFFFFFFFFFFFFFFFFF80007E03C12492492482008005801FFFFFFFFFFFFFFFFFFFFFE0000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFEF687FFFFFFFFFFFFFFFFFFFFFFFFF0028100E0249241200400001FC7FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFF6D0FFFFFFFFFFFFFFFFFFFFFFFFFFC013C007C208240002400087C3FFFFFFFFFFFFFFFFFFFFFFFFD8000000000000000000000000000000FFFFFFFFFFFFFFFFFFA9FFFFFFFFFFFFFFFFFFFFFFFFFFF801F803C24920009200037A1FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF80AFC1E249092490001EA07FFFFFFFFFFFFFFFFFFFFFFFFFFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0700070492936A4007F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFF0000387FFFFF20008C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000183FFFFF2001D7E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F000003FFFFB0000FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46 .lut_mask = 16'h0C0A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44_combout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45_combout ) # (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~44_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~45_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~46_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47 .lut_mask = 16'hAFAC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47_combout ))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~47_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48 .lut_mask = 16'hFCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000012FFFFFFF680000000000FFFFFFFF01000000001FF414CE2FAB6FFFFFDFFFFFFF8FBFFFFFFFFFFFFE0000028C0000000000000000000000000000000000010003FFFFFFFC000000000018FFFFFFEF8200000007FFE00E4D248D97FFFFFFFFFFFFE7FFFFFFFFFFFFFF8000058F0000000000000000000000000000000208FB03B3FFFFDC0000000000066FFFFFFF66000000001FFF400B2D78152FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8400061C000000000000000000000000000000EFFFFF1FFFFFFF400000000001BFFFFFFFFF0000000103FFFF000BD7E142EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD980BC7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h0000000000000000000000000000027FFFFFFFFFFF20000000000000FFFFFFFFFF000000001BFFFF000850B8715FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF00000000000000000000000000007E7FFF7FFFFFFF00000000000408FFFFFFFF4000000001FFFFFC00337A4F5E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFF840000000000000FFFFFFFF80000000033FFFC180003B2156DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFF800000000002400FFFFFFFF800000000FFFFFC04000041836F7FFFFFFFFFFFFFFFFFFFCFFFFF7FFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFF80000000E41FF7FFFFFFFFC000000003FFFFCC0000000659DDFFFFFFFFFFFFFFFFFFF68FEEB1B3FFFFFFFFFF0000000000000000000000000000FFFFFFFFF38000000F01FFFFFFFFFFFFC00000000003FFFFC000000173027CFFFFFFFFFFCFAFF3BFF818C2000037FFFFFFFF0000000000000000000000000000FFFFFFFFE0000000074FFFFFFFFFFFFF800000000007FFFFE000000017BD1FFFFFFB9FBFF176FDBE681000000017FFFFFFFF0000000000000000000000000000FFFBA6FF8000000007FFFFFFFFFFFE3C00000000004FFFD4000000029C245BFFFFD0003B10C0F08000000000001BFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000000000000000000000000000F619E09300000000FFFFFFFFFFFFFC300000000007FFFFC200000000C60AB7FFFF80000001007000000000000000B8FFDFB10000000000000000000000000000C00000000000000DFFFFFFFFFFFE0000000000005FFFFA0000000000EF78DFFFFF00000000000000000000000000207C2E000000000000000000000000000000000000000000009FFFFFFFFFFFC0000000000004FFFFC800000000007224FFFFE800600000000000000000000000001A00000000000000000000000000000000000000000000FCFFFFFFFFFFFC0000000000003FFFFC40000000000CFC5E7FF7F00000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000006000000000120FFFFFFFF4C7B80000000001645FFFFFFFFF00000003C003FFFFFFFFFFFFFEF8FE70F372000600180E00203F000000000000000000000000000000000001000F3FFFFFFC0200000000000C21FFFFFFFFFFFD00000003C10FFFFFFFFFFFFF7C30B001004000000000000000BF00000000000000000000000000008000007FC9C21FFFFE680400000000008E6FFFFFFFFFFF7800000003E3FFFFFFFFFF7FDE326800000000000000000000000700000000000000000000000000000000053FE18F3FFFFDC00000000000410FFFFFFFFFFFFF3000000007FFFFFFFFFFFF7F40020000000000000000000000001B;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000000000000000000000000895FFECDFFFF7B0100000000001C08FFFFFFFFBFF42000000009FFFFFFFFF6FEE700000000000000000000000000000010000000000000000000000000000004F97EFFFFFFFFFC01000000C0001C1FFFFFFFFFB7E0000000082FFFFFFFF9F7FC00000000000000000000000000000000000000000000000000000000000000072FFFFFFFFFFFF800000006F001FFFFFFFFFFFF100000000E043FFFFFF3E1F2C80000000000000000000000000000000000000000000000000000000000000402FFFFFFFFFEFEE000000003E007FFFFFFFFE3FE000000001C5DFFFFFFF1C78000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000000000000000000000000000003FFFFFDFFFFF0000000001BE1EFFFFFFFFFEBF000000000FFFDFFFFEFF847C0000000000000000000000000000401000000000000000000000000000000000407FFF03C601A80000000003FFFFFFFFFFFFFFF2000000001FFFFFFFFFA60C100000000000000000000000000008A13000000000000000000000000000000000FCFF8720C000800000005FC7FFFFFFFFF4FFFF80000000087FFFFFFFE4002E000000000000000000000000000039F780C0000000000000000000000000000000FFFE00010000000000027FB7FFFFFFFFFBFCEC0000000000FFFFFFFFE00018000000000000010000000983A65A7EFF994000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000FFF800000000000000004FFFFFFFDFFE7F4000000000397BFFFFFFEB80000000000000000001E09C2FEFCFFFFFFFFFFFF8000000000000000000000000000000FFF000000000000000C0FFFFFFFFE5A00000000000007FFFFFFFFD90000000000000000208337E7FFFFFFFFFFFFFFFFFFE08000000000000000000000000000063C0000000000001B9FFFFFFFFFFC000000000000204FFFFFFFFEC00000000031000004F0FBFFFFFFFFFFFFFFFFFFFFFFE8C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hCBC8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h0000000000000000000000000000FFF00000000000FBFFFFFF18FC0000000FFFFFFC000003FFFF1000E7F9E7EB5F4400007FFCFFFFFFFFFF8D1FD40000000000000000000000000000000000000073A00000000187FFFFFFFC000000000037FFFFD000007FFFFF0031F49125C14D20000057F9FFFBFFFFFFFE7FF63F07B8040000000000000000000000000000000100000000019FFFFFFC100000000001FFFFFF700003FFFFFF0016B0BF05594658000047E02FA1FFFFFFFFFFFFFFAFFCFF8F0000000000000000000000000000000000000001FFFFD440000000000079FFFFF0000007FFFFFE00002811EA4070980000008007807CFFFFFBFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000808043FFFFEC00600000000E03FFFFFFC000000FFFFFF0000025D1494C010000000000000004F003F6FFFFFFFFFFFFFF000000000000000000000000000000010FF3FFFFF98000000000013E0FFFFFFF0000007FFFFFF8000365A6D6FE046000000000000000000000799FFFFFFFFFFF0000000000000000000000000000001F3FFFFFFFF000000000001BFFFFFFFFD0000001FFFFFF300000B727F2789F8000000000000200000000000FFFFFFFFFF700000000000000000000000000001A7FFFFFFF7F8000000000003FFFFFFE1FC0000003FFFFCE000007F89CE515FA0000000000000000000000000DAF7FF6FC49;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000001EFFFFFFFF7C0000000000787FFFFFFE0E00000007FFFFC600001FF99A2A50E00000000000000000000000000807DEE0FC000000000000000000000000000000FFFFFE7C3C100000003C987FFFFFFFE000000057FFFFFFE600017FFAE10A26C000000000000000000000000000000002F8000000000000000000000000000000FFFE5E1800000000413FFFFFFFFFFC00000003FFFFFFFFA000017FF0279830000000000000000000000000000000000008000000000000000000000000000000FF44080000000000F37FFFFFFFFFE60000001FFFFFFFF980001FFFED4113E960000300000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h0000000000000000000000000000DBE0000000000019FFFFFFFFFFFC0000000C3FFFFFFFF80001DFDFCBF1BAE8400800000000000000000000040000000000000000000000000000000000000000200000000000181FFFFFFFFFFFD00000011FFFFFFFFFE000001FFFCC282F0D44080000300000360005C5036300000000000000000000000000000000000000000000000000001C1FFFFFFFE700000000007FFFFFFF88A00000FFFF0C579F80C0000007F8FC0FCFC021FFD3FF00000000000000000000000000000000000000000000000000001FFFFFFFFFD00000000015FFFFFFF9000000001FFF10F3179B723FFE8FFBFF6FC7FFFFFFFFFF6F0000000000;
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFE40000000000007FFFFF800000000280FF8EB7FF82000000000000000000000000000000000000000000000000000000000000000000000005BFFFFFFFFFFFFCE000000000003FFFFFF18000000073EFFFE6ABDFF840000000000000000000020000000000000000000000000000000000000000000000001FFFFFFFFFFDFFC00000000000027FFFFFE000000001FFFFFFE537FFF00000000000000000000001E00000800000000000000000000000000000000000004C81FFFFFFFFFFF07E000000000000077FFF800000000007FFFFFFFAD5FFE00000000000000000000017F800200000011;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000191EFFFFFFFFFFC7E040000000020007FFFFF300000000031FFFFFFFEDCBFE00000000000000000000001FFB866F08000100000000000000000000000000000179FFFFFFFFFFFC5B80000000000600CFFFFFF00000000003FFFFFFFFEF4B840000000010000002C00DF7FFFFFFF7FFC001800000000000000000000000000007FFFFFFFFFFFFFC3020000000184607FFFFFFC000000000D7FFFFFFFFC58800000000000002C0FFAC3FBFFFFFFFFFFFC003200000000000000000000000000003FFFFFFFFFFBFE0000000000000FF97FFFFE0000000030FFFFFFFFFF7F0400000004020FE3FFFFFE7FFFFFFFFFFFFFFE39FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFF8710000000008301FFFFFBFF4000000007FFFFFFFFFF87E3A00000005839FE7FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFE938200000000C201337FFFFF80000000001FFFFFFFFFFE0FF090000000BC7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFC77C0030000000019C7FFFFFFFFB800000000033FFFFFFF7B80001590000217FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF83880000000000078EFFFFFFFFF000000000007FFFFFFFFEC000070D00016FFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h0000000000000000000000000000FFFF00000000000108011FFFFFFFFDC000000001003FFFFFFFE80000064F001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFC00000000000013C5FBFFFFFFFE080000000000FFFFFFFFBC0000000220CFFFFFFFFFFFFFFFFFFFFFFFFBFBC7FFBFBFFFF0000000000000000000000000000E7800000000000007FFFFFFFFFDF8000000180161FFFFFFFF9C00000001E6FFFFFFFFFFFFFFFFFE3FFFFF71FF847E501BFFF0000000000000000000000000000E000000000000011FFFFFFF7FCD200000001800FFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFDFFFFD40D3003FE00E1FF;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hDA8A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h000000000000000000000000000087FFFFFFFFFFFFFFC7E0000003FFFFF80003FFD580007FF8003F83FEBBDC4500FFFDF7FFF000000031FFFFFC0000000000000000000000000000000000000000FFFFFFFFFFFFFF8103E0000017FFFFC0001FFFF480007FF7007F02FCA8D045007FE183FFFFF800000FFFFFFC0000000000000000000000000000000000000000FFFFFFFFFFFFF07700000001BFFFFD4000BFFFC60001FFC400FF01FD65E01180FD00017FFFFC00000E7FFFFF8008000000050000000000000000000000000000FFFFFFFFFF9F30C40000024FFFFDF00001FFFF900007FF8007FF01F2D3701900B00002FFFFF1C00000017FFFF82000004070;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFF1790000000CFDFFFF9D00006FFFF84000FFF8007FE01FB2AF3B6060000003FFFF80800000013FFFF9F9FEFFFFF0000000000000000000000000000FFFFFFE3FFA00000000FFFFFFC7C02007FFFFF04001FFF002FF801F9FA93330680000007FFFDC000000003FFFFFF3FFFFFFF0000000000000000000000000000FFEFFFCF830000000FFFFFFFB8000000F7FFC8000017FE007FC0043DBB90364EC000001FFFFFCC00000001F7FFFFFFFFFFFF0000000000000000000000000000FF80E2E0000000000FFFFFFF80000000FFFE0000009FF8007FE0085F49BA367EC0000003FFFFFE0100000000FFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h00000000000000000000000000007EF6800000000000FFFFFFFF80000003BFF800004FFFC000FFE0084975C8B67EE0000001CFFFFE03000000000FFFFFFFFFDF000000000000000000000000000003F000000000000BFFFFFFF00000001FFFB00003FFFF8000FF8002909CDAB04A10000000003FFC7F1E0000002A7FFFFAFCBF000000000000000000000000000001000000002000FFFFFFEC00000007FFFF00000BFFFE0005FC003F34821DF98EA8000000161FFE7F3FF8000000078400FE8000000000000000000000000000000000000060046FFFFFFF800000005FFFF800001BFFF0005FF0004AA7D1951595340000000FFFFFFFFFF80000000600000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'h000000000000000000000000000000000011E8FFFFFFFFB000000001FFFFF0000BFBFFE0003FF0004FA0CBBE8E9C80030000027FFFFFFFF8380000000000000000000000000000000000000000000000200FBFFFFFFFFE00000001FFFFFFC00008FFFF4000FF800033A9E79DCD1FC40F4000000FFFFFFFFE1F800000000000000000000000000000000000000000000775BFFFFFFFFF040000000BFFFFFE00001FFFF06001FF8003F814E2AED0FBBB7F000000001FFFFFFFFFF0000000000000000000000000000000000000000019B2FFFFFFFFFFF000000000FFFFFFFE00003FFFE0001FFF8007E9BB0ED018AC577FFC00001207FFFFFFFFF9000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h0000000000000000000000000000FFBFF14000000000641FFFFFFFFFD800001FFF000000FFE00000F5BFAB156C73000000000003FFFFFFFFFFFFCFE0000081F00000000000000000000000000000FF9018000000007FE3FFFFFFFFFC00000EFFF8040018FFF40007EF8F855E1C62E000000000007F87FFFFFFFFFFFC3FDEF9FC0000000000000000000000000000E60000000000017FF7FFFFFF9B2800001FFFE000001FFFF80007EEA9DB49C818C000000000000100183FFFFFFFFEFFFFFFFF00000000000000000000000000000000000000033F3FFFFFFFFC000000003FFE800001FFFFC0003FFC89E34F1860D802000000000000100FFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000002000000002037FFFFFFFFFFC0000001FFFFE000003FFFF80007FDEE242513F8E0407C0000000000000030FDFFFFFFFFFFFFF0000000000000000000000000000000008006FFFFFFFFFFFFE00000000FFF820000677FFFE0001FF9BB94D942912DBFFF60000000000000004027FFFFFFFFFFF000000000000000000000000000000000F00FFFFFFFFFFFE0000000063FFF8000000FFFFF00000FFC4749D96FCA8D77FFFB000000000020000007FFFFFFFFFFF00000000000000000000000000000000FF7EFFFFFFFFFF4000000018FFFFF80003F9FFFFE0000BFFA467D0F1CA907DFFF7FC00000000000000001FFFFFFEFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000003FFFFFFFFFFFF40000000003FFFF9E0000FFFFFF080001FFFF858E8CDC4A0A3FFFFFC000000000000000007FFFFFDFFFE0000000000000000000000000000017FFFFFFFFFFFE48000000076FFFE9000003FFBFF8000000FFFC31546FD3CCFDDFFFFFDF060000000000000005E74307BDF0000000000000000000000000000C3FFFFFFFFFFFC00000000017FFFC00000001FFBFE0000003FFF9E7FDED9B498CFFFFFFFF4A00000000000000004100023A40000000000000000000000000000FFFFFFFFFFF0400000000257FFFF802000005FFBFF000015FFFF0E00C2BC1B7C57E7F7FFF9F8000100000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFE0000000001FFFFFFB180000000FFFBF3000077FFFF15CFCBF1699237E077FFFFFF200B860000000000000000000000000000000000000000000000FFFFFF1DFC0000000023FFFFFF8000000001FFFA7000011FFFFF1B635BA5BB2F960037FFFFFFF307FE0000000000000000000000000000000000000000000000FFFEFF7D4000000003FFFFFFFE00000000EFFFFC000000FFFFFE096F33E58F0F800000FFFFFFFFFFFFC000030000000000000000000000000000000000000000FFFC180000000009BFFFFFFFFF80000001FFFFFD000001FFFFFC0BFF11AFEFC6B400011FFDFFFFFFFFDF803F380000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hFA0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000007FE3FFFFFFFFEE6000000C1FFFFFFF60000FFFFF00001FFFC01FC34E830A75EA77FFFFE0000183FFFFFFFFF04F80000300000000000000000000000000000000FFFFFFFFFFDFC00000007FFFFFFFE020001FFFFE0001FFF800DFF5B16DF9B8EAFFFFFFF000000477FFFFFFFFC28FEF4700000000000000000000000000000000FFFFFFFF30000000000EFFFFFFFF8000037FFFF40007FD8000DFFA60841BFB41C7FFFFFC00000C23FFFFFFFFFFFFE1FF8F7E0000000000000000000000000000FFFFFFEC1000000002B7FFFFFF61000003FFFF000027FF8001DFE6B38ED9E7AF47FFFFFF9800000107FFFFFFFFFB83FFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h0000000000000000000000000000FFFC8C00000000000FFFFFFFFF8000003FFFFF040077F8000FFFFE1E7D85A57D6FFFFFFFFE000000006FFFFFFFFFFFFFFFFF0000000000000000000000000000F000000000001001FFFFFFFFE0000007FFFFFF04007FE0003FFFEA15B6BAB3A977FFFFFFFF800000000FFFFFFFFFFFFFFFFF0000000000000000000000000000F80000000000207FFFFFFFFF00000007FFFFA40001FFF800FFFFA915A5DC9BE237FFFFFFFFF00000000007FFFFFFFFFFFFFF0000000000000000000000000000700000000063FFFFFFFFF6300000007FFFF000000FFF8801FFFC0CE3477FE16897FC7FFFFFFF80000000003FFFFFFFF337FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000007FFFFFFFFFF9808000007FFFFE000007FFE0007FFF027B9FACDC96ACF803FFFFFFFE00000000000FFFFF7C006B0000000000000000000000000000000000021FFFFFFFFFFFC0000000107FFFF800028FFF8000FFFE025814F5DC91E64001FFFFFFFFE0C0000000008BFC3C000000000000000000000000000000000000000FFFFFFFFFFF7F000000007EFFFFE0000FBFFB8003FFF00170FB7C5A9B6700070FFFFFFFF84080000000000C200000000000000000000000000000000000000FFFFFFFFFFF68000000000FFFFFFE00007FFFE0000FFFF000AD0C23462586000018FFFFFFFFFE0010000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h0000000000000000000000000000003FFFFFFF7FF9600000000007FFFFFFC0002FFFE40007FFFC001EA18B8121AAD0000003FFFFFFFFFF8900000000000000000000000000000000000000000000F47FFFFFE3FF800000000C33FFFFFFF800007FFFC0001FFFE0001FF78E1179E360000000FF7FFFFFFFFF81E00000000000000000000000000000000000000000FFFFFFFFFF6300000000813FFFFFFF88000907FB90003FFFE0003F82AA0112FA20000000227FFFFFFFFFDBA00000000000000000000000000000000000000000FFFFFC7C040000000004DFFFFFFFFC80000DFFF200007FF000003F1E3FC376E0200000000007FFFFFFFFFF70030000000137;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h0000000000000000000000000000800000C0400000000017FFFFFFFFF80007FFF0756D3FFC01FFFC01099CAEE0F981FFC0000187FFC000001FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000007FFFFFFFFFD8003FFFC159B41FF801FFC00509BE29E8F9A0BFC00000C7FFE0000006FFFFFFFFFFFFFF000000000000000000000000000000001E400000000003FFFFFFFFF800003FFF01F1DB3FE003FFC0030F8A3BEAF9A0FF800000FFFFE0000003CFFFFFFFFFFFFF0000000000000000000000000000A00008000000000003FFFFFFFFFE0000FFFC00E8A3DFF807FFC00109CAF0AEF9C1FF8000003FFFFC000000CFF3FFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h000000000000000000000000000008000000000000001FFFFFFFF67E0000FFF0014BAA5FA001FF200F0B54ECE779A5FFF800000FFFFF0000000FFFFFFFFFFFFF00000000000000000000000000001E400000000000007FFFFFFFFFFD00003FF80082F45F8001FC001D0D61F8E67FA0C7F800000FFFFF80000003FFFFFFFFFFFF00000000000000000000000000003FC0000000000001FFFFFFFFFC610000FFF8019E22BF800FFE001C0943FCA77BC1C788000007FFFD00000000FFFFFFFFFFFF00000000000000000000000000000100000000000003FFFFFFFFFCE00003FFC000C3B6FF000FFE001C0D23FDA67985FFFF600001FFFD000000003FFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000000000000000000000000001300000000000003FFFFFFFFFF800007FFF000CA3150000FFF000E000BCDAE618FFFFF2000003FFFFC0000003FFFFFFFFFD80000000000000000000000000000030000000000007FFFFFFFFEF0000007FFC000B278B0007FFC007DE99F702EC13FFFFF00000037FFFA0000000DFFFFFFF9C00000000000000000000000000000000000000000007FFFFFFFE0000000CFFFC0015642C001FFF8001D8ABBA16781DFFFFF2000000FFFFFF000001EFFFFFCFC840000000000000000000000000000000000000010003FFFFFC3F0000001EFFF800667AFE0007FF800FCFD2AC337C1FFFFFFFC0000087FFFF4000000037FFC03E1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h0000000000000000000000000000000000000FF9FFFFFFFF0040000007FFE100073E5BE002FFF001FD3A8ED032C0FFFFFFFF0000007FFFFE0000000BF87C000000000000000000000000000000000001031FFFFFFFFFFF40000000009FFF80000FDBF20007FFC001FDFE48453E80FFFDFFFFE000001FFFFEB00000001814000000000000000000000000000000000000F37FFFFFFFFFFF4000000001FFFF80001F1BF2000FFE800FFDFF2EFD7F00FFFFFFFFE0000019FFFFFC000000000000000000000000000000000000000000058FFFFFFFFFFFFFFF80000000FFFFFE0000FFDC60001FFF000FF3FF2B8F5F00BFFFFFFFE0000002FDFFFFC0000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hEA4A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49 .lut_mask = 16'h00CA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h00000000000000000000000000002E400051000000067FF5FEFFF80000003FFF0E605007FFFC0DD1FE61461C3A590DCB8038FFFFFFE6F0000003FFFFDFFFFFFE0000000000000000000000000000FFFFFFEFC00040000005FFFFFFFFC00001FB178510001FFF01E70CBE3F7B27721D0803F7FFFFFFC000000FDFFFFE00BFFFFF0000000000000000000000000000FFFFFFFFFFBFFE0000008000FFFFF9000003D8674E0007FFE02FDCFE0CA7A8607B400FFFFFFFFF8000017FFFE803003FFFFF00000000000000000000000000008DFFFFFFFFFFFFFE00000000581FFFFC80003C204FB800FFE000F97B1DB86873DBFEFFFFF3F40000020FFFFF0000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'h0000000000000000000000000000844B878407FFFFFFF20000000015FFFFF800D604EFFC000FFA007EB05A47E001BFFFFFFFC10000007F7FF7800000000007EF00000000000000000000000000000000800003C7FFFFFFFC000000005EFFDC003EF65FF800FFFF003DE23195017C3FFFFE7A00000007FFFE74000000000000610000000000000000000000000000000000000187FFFFFFFFFFA00000007FFF81D9A71FFF000FFE0008F376A089FD5FFFFF60000001DFFFF000000007D00000000000000000000000000000000000000000000003001FFFFFFFF8000000FFFFC020B81FFE000FFE200CFA267049005FFFFF00000001FFFEC000000027F8648000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'h0000000000000000000000000000000000000000000DFFFFFFFFFC00003FEFFAE5D41FFF8001FF8004F93237C8806FFFFF80000007FFFC80000003FFD8E3000000000000000000000000000000000000000000000000FFFFFFFFFC00000003F9E5ED5FFFC000FFF00179B20368C04FFFFF000000FFFFFE00000003FFFFE0000000000000000000000000000000000000000000000300FFFFFFFFFFFF800003FF3D1921FFF8007FF8052F42836CC0DFFFFF000000FFFC7C00000017FFFFFF000000000000000000000000000000000000000000000007FC7FFFFFFFFFC00011FF5BE9D0FFFE00FFF8050F03C764F890FF80000000FF80080021D9FFFFFFFBE000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'h0000000000000000000000000000000000000000000E1C7FFFFFFFFFF800047E56C1B1FFFF00FFF8050917C746F8A8FF80000187FF0000001FFFFFFFFFFFFE0000000000000000000000000000000000000000000000001FFFFFFFFFFE000DFEA45D207FFF007FFC012ED90706F0B0FFF80003FFFC4000000FFFFFFFFFFFFE1100000000000000000000000000000000000000000000039F7FFFFFFFFC0007FFF06D401FF8007FF003091EFFE0F8AFFFFC0001FFFE6000000FFFFFFFFFFFFFFF00000000000000000000000000000000000000100000003FFFFFFFFFE00007FFFC7EF39FF000FFF00709BFBC60F9A08FC00003FFFFC000000FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h0000000000000000000000000000000001223165C3E3294025FE5D2E0000000BFDD984DF385C0431D61D933956DF759EBB43E5526E3D00FFFFF00028784CBF7A000000000000000000000000000000000000D4AB01083AD1B94882DDFC000003361DD9B2F7DB6D22E3F794D06CB03E8B1EE9F4028F400FFFFC000001D8576AE5000000000000000000000000000000000003737B9A0CE362503B9F7FFF4000000663417BA0AC88020E581FC263B8ED8E1B2A58110A027FFFE000002F3930F5EE00000000000000000000000000000000000012677EE95BE6C84801BFFC00000000E623F5718D4C4B28F4E1A2AC44CDCAACB3538D8803FFFE000001FF8767C266;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'h00000000000000000000000000000000000004348DB85A3FB261FA7FF8C0000100869D7240CF7E577C9FAC1253B6AF3110092F848007FFFF800005FFF90D81AD0000000000000000000000000000A3A00000027D70BFD2712D34F2EFF9C0000031389F8B4CE60971ED646B0BABE377ECBE0BAA68003FFFFE00000FFFFDC947A20000000000000000000000000000FFFFE648000444F8A0F1F89490000FFFE20001151FE00E184B408956B6906AFB6F2EFEBB18B80007FFFF00003FFFFFADAE5B0000000000000000000000000000FFFFFFFFEB002EAEDBA7301DF8400001FFFF8105105E283A1876A831714948659BD67787A3F00001FFFF80000FFFFFFBAB3B;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'h0000000000000000000000000000C7FFFFFFFFFFF68239C65A67FFFFC00001FFFE21800388ED61C32CF084F1C2DD2F4F1DA52E0000007FFD80000FFFFFFDE23C00000000000000000000000000000000000003DEFFF71D12CB10005FFFFF800003D69FA0071B152B6F7EFB559E51B5E71FBEC000011FFFF000000FFFFFFFE910000000000000000000000000000000D903F0000000019537A3D300000005FFFFFCA655FFE164CD17BDA94ED29F13E3FA810400010FFFFF8001FFFFFFFFFFE1840000000000000000000000000000FFFFFFFFF78000003CB7DBFFFFFF40000FFFFFF190007FD2EC00ACF5B5EC75C2DCED04A000F7FFFFFD0001FFFFFFFFFFFD9C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFF79BF0003C15969FFFFFFC00001FCBBA40007FCD1900AFF9F3F69C5C184C4FFFFFFE404000203FFFFF800001FC50000000000000000000000000000FB70CF9FFFFFFFFFC0228000003FFFFF400001D5AFFE001FDFBB3E2AF7FCCBAD7F0277FC0000003E27FFFFFDA0000000067B0000000000000000000000000000000000071CFE7FFFFFC700000000FFFFFF00010D9FFFC000AF2C92A536B34991476C260000006DFFFFFE00000000800000000000000000000000000000000000000000000000003FFFBE00040000002FFFFE12B0F1FFFC000378E9AEB860008EBF42F0000007FFFFE2000000573FFFFBE800;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53 .lut_mask = 16'h3202;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h000000000000000000000000000032357AFB922717F9F8EE8896E441DB2E545224F007FC483746D834019F7D000058F98F006F27023C3389187300DE55E0B3A70000000000000000000000000000A5D71CA130DBB960B3CB62B0017E1F473C7B247B031F9D73CC7E47B1C103FFC73FED8DF029F8A78E078C02CFD7BE9A3FB4F00000000000000000000000000000DB1CBFDF963F8178786C1E5DDCB24694C752D706FE9CF70665778440173A0E3F4379A5FC21F071D779F9DEDC5A2F531401AB0000000000000000000000000000D7E492E8C268D99CD4DB13C54B3CB35CC0FE378673235E29A5D06F21B263BE00021B20FF00005C03132D82B23F3553F2E346;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'h00000000000000000000000000009336A15E2616B9DD5B7B332AFADFE1835FF6AC7D0DA16EBE9F1040BE67569FEAC1C3F7D47E89C5F759ED89A984DF521F3F04000000000000000000000000000096AC647CB44EB525081F5267FBE572F67C4D207A203CF41275EF6DB03EA709291F31E1C1065B03D9B14793FA53F9E33FBC240000000000000000000000000000DCD38407107E4A6FEA29A9B0CE7F2F8570FE4703F9F470B010D386238204BC530E7296E911A091CC694E91C116D6689D33760000000000000000000000000000DE7CA8218724DD26458A81A5C9061DD720636F7301D71D509165FF423F89DDF6114F99B1304FAE932374B17815BE923139BE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'h000000000000000000000000000038DC8DA5D276AFDF7F26B9EBB5E5978FA6CA8C964CC3C3C7B610B2798D8DF62F66883012D580DEE39479B33808A9D20C6E3200000000000000000000000000005A1B00B2CA182AA67C811115FFBEBDC5D7CF2C1705951518EB7C737435C19BBC6667DC4675104B3465BFE7D5DB414B7584550000000000000000000000000000EF53EEA1508022F3250BD53E46EBDC21D3EFFABEC46364A75CD24F5D8058E183F3182ABC590BB2F77020DEF8967AC56017240000000000000000000000000000075222AFBC3A76F34A2F368E28816D2A84F7D09E9158F3540A6E4D72A721D88A2BB2781655FC0A213FB5B7F924B9BDF4BA8B;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'h000000000000000000000000000040701295189848C0224C06C0E4A7CD74000AE1953A41B7E44C43F9DC562B061663E6F5D0331F279493A700003294BD0A8B74000000000000000000000000000014F3AAE4D7AADAB8A1FEA6B74978F77FFFFF7F55FDE2BFFC9A6855F88870ADAAA649F9AF8B1CDBEFC307FFFE08A3B7B8DC0D0000000000000000000000000000FF0FEAAFD6C7A9AE5EB4CBD38B77BBEF0000CA65F78B1F1324902EFAF2AF7A335D5D81290BE6E378F080003FF9568179B0940000000000000000000000000000FF7CF12E2DD381B26C4429239342DC0016FFFCDB13D69997D32160A9F301E9C797A6353B609F5B458005FFFF0FF18A5F81F8;
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = 2048'h0000000000000000000000000000B7890CBC669D962A6162437FB4B13A1C61018872C2733B7137CE2F01F4001F0F001FC287FB57EAB0F35F4990764854AA55700000000000000000000000000000E78FDF455611B6B7DE243DEE9B5E4E9871FFF4FD62AD2361279E6E00C0001F0B003FC018046D54E8FA67AF370023EFA699E00000000000000000000000000000A7F269B3DAA3D7F6C4368170A4C2DC64A52FA8CF333C4266B7FE6C0200001D0B007F803D0FE6ABE0DCD186A468BE77BC7BA00000000000000000000000000000038BC1B8DB6CD777F38B1E41FE1060768E320C773814E04C6A386E0000001D1F007F80FF191911F88688C6CCAD16BB387BA0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = 2048'h0000000000000000000000000000DF07870A380E272967B75385BB66E2F768E30C4DD0F8FB7F285C3E02E0003CB4007FC1FFDC86504074AB1745CC6CCA20F90A0000000000000000000000000000825E9A13BB29391896D7306A90496DED2DDD79D76682613DD8EC1E016800187C03FF83FF83BC5DD10AEC5FDF7F90ECE0F30000000000000000000000000000008E8F0A9F92A2795531C4384B6675D8DEDF55816E96E4495DD0EC1E000DFDDF9C03FF87FE070376333FCFE99F9FA837E4F1200000000000000000000000000000F747C2DB381F20D32B7E1DBCED5BDB86ABDF39B1A76C5087F1FC160001F5000003FF87FE0270D31B194344D79A5587C078FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = 2048'h000000000000000000000000000038E64C69ECA7B0922D14CDB4CB452BA7FB311B1239A52CC3F4FC0403047A7C0003BF17FE03807E27BF91D69AB33D87FE8F800000000000000000000000000000AB3C6F7C89D44940A29025959458637CC42BE264E33C7387BEFC1C03042B3C0003FF07FE01400D2D9D91554C03318023E45F000000000000000000000000000073E98796776960BD0104DF652D2BD536CAA0D33653D3B347D0FE1E032511C43007FF03FE01360F8DF7C8EE372A8467E0EDE00000000000000000000000000000323086969B2B3A22D0C078734B0010F9AA418BACDB37D5E360FE160F258EC23003FF87FE010183E55E8309FA6AD3FBF608BE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = 2048'h000000000000000000000000000070A7506ACDFA7EF344CE153C8D9DCF99ACDF441B794495F1C47F148D675C5010837F87FE01C0BB759F6FD2FF9C483DF1FF1D000000000000000000000000000017B86864C9CD5164CBE52DAA9D80C7A74377357D5144F3ECBC7F1F8CC3E8890001FF1FF6007F732318FB1C2DEB5942BE0AC1000000000000000000000000000059550E415C00F0F86034F6AE6B764FC92A40BAD073BAE1F4F44FDF8CC0069A7FFE00F81FFF002FE30CC74881A415CF5920E30000000000000000000000000000C9D5867DD809AF0DAECB1CF0623AD824902725F033B8F0BCA047DF04C081FC017FFC6F807E82FE425C35A7F288184C0FBE5D;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52 .lut_mask = 16'hC808;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init3 = 2048'h0000000000000000000000000000C304BC4DEC7FFD0A9D11E4CAFC20C0313BA70DF7FF00F807FFFFFF0018AD5D401FFFD3FE0E39B5CCDF8E7FF4448805F87D0000000000000000000000000000004FF54543734D14598DAC9F9AEC73E42939D1BCBFFF01F00FFFFFFE000D2CE5001BFFC3FE0FF930C1CC47C01E6DF3407CF9C00000000000000000000000000000AFC957A5E53729A013043D757D406490E78C20BFFE01F83FFFFFCE0019E8450073FFD3FE0FFB34EDD8B8FF15E8BEC64C7D800000000000000000000000000000760CFFCFECE9CF281803CAF137A8E4DFFE0DBDBFFE01F83FFEF7080012021D0073FFD1FF07E334E5821870FF481664287D41;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init2 = 2048'h000000000000000000000000000018556FEFD4BFAB219B03F5BC70C4CAF8F93A6F7FFE00F84FFCF6480001EEA00003FFDBF301E261E5C7507F9E4F4EC6783C0100000000000000000000000000007CE025F7F8F4F95913D8D9770687D599FBE21D7FFC03F9DFFC66C0000466700001FF8BF3400C74C58090BFB762B262783C4000000000000000000000000000004498B4EDDE5F8A89DE23C467B679E3136F38AE3FFCB803DF7C04000007BB5084007D81E7D83B7D8D9EB57FEF75A4F6383C430000000000000000000000000000560E70FABF88FE4930B15FCB97EFF20750E1F16FFCE64B7F3800001E0E03700E187FC39FB06ADD8D8DC4FF072D923B787D03;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init1 = 2048'h0000000000000000000000000000616FC81BC4DEFE51A4AABCC57F47E342D0339BE7846B8561000F8005878FF508FFF79163FAFC5D0DCAE37E0E69A2F33C7983000000000000000000000000000056C15420B2EA75D05F9DFC34A4C5D9D9C70B0DB2043108566187FFF983996D0BFF017C0E7AEC9D199FDE7F0E49B2533C5900000000000000000000000000000030DC6A7E03BFE20B4A4B7FF33519F452AD8800FE0010C8657E9F7FFB0A1C678BFC002E000A120B278BF1718649B24E3E59400000000000000000000000000000347C272FC0D6609B1FD096DBC8DBE13AE0F82D3E005611FD93514E7B0908EEF3F9003E000BED0F377FB9723649AA0D967880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init0 = 2048'h00000000000000000000000000006F04C07BC3F379598D420C2B80703E196603A60F0062A98016C3877A49814EF3FD803F001B537C323831F0064D9A4B4B59C0000000000000000000000000000025F1B2CEBF9AB130B097E8353FE417533101BB8F00505C0801CAACAC1B53C7F38C800E000B0B74663831FC404893B187180000000000000000000000000000003F31B5632DD11D301B6023D83AFC3CDA21E30BD8035537E0001D13DDB89B838970800C0007CA15EE7E70F40148E931871C0000000000000000000000000000001F766055672BE95F6885BF263CFC65E5740118E1B7F05551803EA72C737982E000002F001FF0C38CFE48F8055CA90FC38640;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = 2048'h000000000000000000000000000040041D84468BC96D5DB15285BCFD5FD6561AE187F79569EB643F4166B8A7FA3400802F0017794319C50A78014CDD80638E400000000000000000000000000000E24D5E78A8719C6E1C72B3A7BFF9FFCD8E20AA27F7CF61BD553C1D4BCEE37B1C00800F00079FAB3985BDFC8148F18CE1C6700000000000000000000000000000B37DA5A0D86F182F3A3C2026FDFEE677BC03F7DFFFA6053A6B0F2CB68A680A0400C00E000742DE71026FFF274CD9DC78E23B0000000000000000000000000000FA66CF7AEFC17DA7C4AEE46CFDFE87905B03351FFFBC5F851DEAD0CE4CC8420400C00F026769DCF30266F18348F19E3C727C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = 2048'h0000000000000000000000000000827D2E0F365BA6107737966E788226145F895F5FFB81410B8F3B958078880A8600401F83E71DD4E3076FF845681E4F0F73FF0000000000000000000000000000CDF23BF79A873A94D2365CFFFBF32FF4301932CFFB1588F0603C335EF7D82A6600401FC1F0AA14CB13EF7C056C16E787B9BD0000000000000000000000000000B82525812A5804ED94EC7A90C3C3CA90ACE166FFFBE395AE47A83A87F62B06940060065AB2B9F4C3178071056CBE53C1CD7D0000000000000000000000000000BC28D0F0CF9B873C88B5DE9C14E3D5BCCC80A01FFF9C42F9A0502EEAE2DFDA8C00E00FC1E7E734C610934005683651C1E27D;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = 2048'h00000000000000000000000000009F511A8396E94B26FC84782BC9B236174B0942DFFF2C4ED8679C879DF496D22180E00003CE6790CE18178033AECBC98C59BD0000000000000000000000000000BF9E7CA3BAE2E46EC9AF84CAF5A5E22700BB84FFFFC856598C04018180D716C2A0F0000F8E4C15CE0AB59F81FFFDFFFFC235000000000000000000000000000039D71290A59DE27F399AD07B823FECD5812ACC9FFF7F34EFFA24C7018AEB0E88E0FC001F8E1DD1CE1ED7EEC0211FFFFFF1F500000000000000000000000000007CFBC2CA03DC60D86D1C2A6828400410EC9F2CB73F4DEA9FF937F3001EBF2F84427F70078FBFBDCE1E67FFC0201F3FFFE0F5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = 2048'h0000000000000000000000000000F9B6FC9CA15B75BE91F80E440CD57C27D5A580B61F422292C7F01D8011E57007003FF007EFE40D9C05A18FFE19C0011060E500000000000000000000000000007E3DB6DAFED1FF51BC89E9ADAC3CE3F106A5B2001F7C358687A20DC0076ECE0C009DFF6028098D98265A652B2C22B88783E600000000000000000000000000009F2819EC36F9E419F70C0BFB2BA6FC21A6A7D6940F90802432E223E183B1E58F0000C7FE1072969862D81FAF5D70A72D767C00000000000000000000000000003F1031B7682C3AF23B2444FF776E016E525E3BC64717F57053C6071DE0000F0F0018E47FF73B32BCE174944B7934C45345FC;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_first_bit_number = 5;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .mem_init3 = 2048'h00000000000000000000000000003B4517DA07F41AE79BE9C1FC7F8289F163E2AB42FBBDFC4662405A6EAAE0887B806F4187D84041FD2C9E22786F011F38986E00000000000000000000000000007CB103DA4BC54B9ABC8C6DFE9CF7C77FF87DF9C029FED4BE61D405078EFBB118F852E7B88030205F70BF16E9CF83C1E010F00000000000000000000000000000F870A895ECA9F62FBAE3B67B22058410DC780F07DCEDF5135DF07F6753987EE8D1FD0EFFFD3EB90C74D691C7F0170073308000000000000000000000000000007F5AD5FD0CF1E99FA71B3FE1F5FE21C0464F8F5F9A74DED2A68D407F62200E764FEFB0FF87CBF893A527CAC0003FFF8E30C1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .mem_init2 = 2048'h000000000000000000000000000037948E031495BAFE023FA56193707C365795038047C5EB47FA1FE29D3810001E8B350E7605B87FBF6F6FC0020FFFF70E64DF0000000000000000000000000000E8EF52B65867A8FC6E6CA9F386EE007CF7D24106D9D30229CA092C05E7FFBF0FE07F5AD1FC381FFE897FA5E8B7C07DDE704000000000000000000000000000000530AD776BCFF908E183016781C0841C2340CB5FA9F813DE0F00CC17120618F256FCD47987AB39AAF943F0080272619C7D99000000000000000000000000000023D9035B768B8F06DE329D2341DEFF931B849F7C3787FF710FF3F7900E4404BDBB9CC0FFE0039B27BB591FFAC818133CF55F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .mem_init1 = 2048'h0000000000000000000000000000BD8F7DA1FE93BEB176F4DAE1C19BF677D87A5A08A503FC3F00318BF4F2D6EE3EFC3F510674D400D380EED7E6003ED63C797F0000000000000000000000000000F98E0E199CDF35F58BE4261BE3F5B88C03F37CB375EAB044288FF2308287157FBFFF8A055D3511EBFCFB382C0084263023AF000000000000000000000000000023DA7569DC989DBBF9E72B7A6390ED601E3D1732C60DE0E393FFFBC11D89B37EBFFFCFCB18D2C9E22683FFFFE00C663821BD000000000000000000000000000040FB0D67AE3C7F87AD72CD882389A85C0E1702EF37FFB720F3FCFBC01BF67478FFFF83E7005A49E3BB87C3FD7FFA4223E17F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341 .mem_init0 = 2048'h0000000000000000000000000000FBD660EA21293FC0CFA02991FBFCD87DEFF973109218FF41FBFDFCC08BE81E70FFFF0BFF004B2E9A64AF0100038A466BC0FF0000000000000000000000000000F8CD5963DF2577F1DAF9052FF1FBD11C5E7FFD62C1C03E00F3FFFE1002031F70FFFF0FFE000D268838B59FFE01B06743C0DF000000000000000000000000000047C4F70BD9C2E7DCC919AF43F161D18FFD0255A8A7807E01FBFFFF000E0B5EF09FFF8BFE0C5925890819E13F0834F390F1CB00000000000000000000000000003554AD07EDEDF90F1467DA07FCD7DD3048FCD4AFBF00F803FFFFFF000F3FBD6007FFCBFE0C39B5CD9ADF0001EC9415D078C1;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a341~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50 .lut_mask = 16'h0C0A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout 
//  & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~50_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51 .lut_mask = 16'hCCEC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~51_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54 .lut_mask = 16'hFE0E;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~55 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~55_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~49_combout ),
	.datab(gnd),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~54_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~55 .lut_mask = 16'hFAAA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = 2048'h00000000000000000000000000007FF12B788069809364B1AA32FFFF59183E9B75D80885094187FF3ED080F6FCB8007FE0FFE86C041E023987FF3C08681F817F0000000000000000000000000000DFF6431CC005E010CDCA4B63FFFFE1D1DFF8BF7808895E3D99FDE1274AF27D90007FE0FFE848AC3E0228037F38287C1FC17F00000000000000000000000000008E77CB9C81D33B14F10C9F127FFFF97EFDF8ABE000A91EB87202C88DC6F0FC88007FE1FFE862F87E043800F93C003C07E13F0000000000000000000000000000C3721784822B8EBDBE3A80C67FFFF9A55BF889A000B4C93D1E061B3DBA52FC88007FE0FD880BB8FC06380E7D38307E03F1FC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = 2048'h0000000000000000000000000000C2510180FBBBDB749CAC47E57BFFDBF24FF18BE00494ED378007A67FF732FC88007FF07C087E38FC063407FB183E3F00F0FD000000000000000000000000000033BA0694517090F635554ED5988EF729EFE16B7004571A3FE7FC24BB09D2DCE8007FF03E181018F0123503FB1C0E1F8078BD0000000000000000000000000000C0AD5ABFE12671D5327C7832188E3AEB6F81AF60048C95EFC0682C2593E8F87800FFE79CDC91B8F814090EFB1C262FC03C7D0000000000000000000000000000049EB7F7EA4E9002BCE2D5525B160CBACF816F60009A00F9843033A395CC1C7C00FFFFFE0769B8F814383FFB182E2FC01E7D;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = 2048'h000000000000000000000000000087B0C0FC7587D05CF4CCD5C0BA16292C5A834DA000AA24D83C3C078101956CB880FFFFFC0F98D8F01FE8003F7A39BC7C463D000000000000000000000000000043A97EB542DA15605684A077586DF06711816FA000BE7C5977BA007D77D4008AE07FFFF00F11F9F00B9B107FFFFDFFFFFF3D0000000000000000000000000000C1B2AB2F06DD2B6A717AD7C69AFFE3FD1180E7C0003A64CF05FBC0FD7DFC088CA0FFFFE00FB3B9F01126013FFFFFFFFFFFFD0000000000000000000000000000801885363E6C94EBBB697CB802FFFF72E940E7A0001D509F07FFF0FCF083FF80C37FFFF80FFE99F00D40003FFFFFFFFFFFFD;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = 2048'h000000000000000000000000000001C11BFAA8E68925C63593570BDC7FF289642B400005D0923FF01C7CFB340F0F033FFFF80F7A49E025F00001E63FFFFF9FFE0000000000000000000000000000863811941EDD83287A4F3FF4153C07E48B6473400021E6867FA20C3CFDD2010800ADFFFFC873C9E0479E65396D98327EC4FF0000000000000000000000000000202324A10284997A2C9D21E87DC8A834AB66CE4000636E844AE2001D76781E08000A07FFE08120E186E989C796F1FB00A77F0000000000000000000000000000C001C2AFC14ECEFC70C28203BC1E00750B3E7D4640E45F800BC600E11FFFFF0800005C7FE0DD24C20018B482A610857729FF;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .mem_init3 = 2048'h00000000000000000000000000003B581BC7B90269186FE43E067FFFF7FFFC1F27C2FC400041FC80FF91550000400010E07FFF8041BBAA517C7717FEE0C087A100000000000000000000000000003ED007EA4076887166FC82031CFFFFFFFF81F0C03600003E1E600FF870FBB100002FC0BFFFC020537E700D1DC80000030FB00000000000000000000000000000E87EFFFCE2C608506702C184C2058410FF80603FE311F0C00DE00798A19BFFE0C002E1FFFFC0000DF271BE58001700770FC0000000000000000000000000000000E2238E698E1AE07FFF301E4000000045B060000184D82D87023F8083FFFFF640004FFF87FC00125BD1FD00003FFFDE0FC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .mem_init2 = 2048'h000000000000000000000000000001AB0DDDDBEBCA41FEF69E1E148F83C817FBE0000000103FC0001FE03FEFFFFE8B30C1FE05BF805F6BD800020FFFF7BE1BC000000000000000000000000000000726068B82E8BA83BEFD470C0401FF80FFEBE0C0180CFDEE300013E0F80040FFFFFF46C0003FFC00BDE825EFBFFFFF3E0F3F00000000000000000000000000005012D57895001DF70FFBF4D801407FDFDF7F40402807EFE00080C6579FFFE703EBFC2C067828FE535DD8FFF7FD8DF47C03E60000000000000000000000000000FE21DC80816E76F839C82B4C019FE013E9FB0000080000800FF3F1AC7F87FF023FE0F1FFE003E4583DD8E0050007E0FC0B60;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .mem_init1 = 2048'h0000000000000000000000000000FE717CFF81C7D814990E47DA01EFF67FFFFFA1885903FC000033B60B0B2830010000B64FB0E7C913FCD828060001F1FC07400000000000000000000000000000FE7037FF0002FC0C741D684003FFBFF3FFFCF34B8A0AB0001980000FFC85E600000070732AFD41F406D9002C0003E1F01F900000000000000000000000000000FC2613059105F200041F633283FC7FBFFFFEEB3C387FE0D1A000003FE40E3C0100003FF8FF055E003891FFFFE001E1F85F82000000000000000000000000000000F2D389F503E000309EF7CBC3F8787FFFFF4A6759FF91200000003FE7FA790700007000FF8C6C03C091FFFDFFF9C1E01F00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342 .mem_init0 = 2048'h0000000000000000000000000000FF74D24CEAA7C00030DD89BA03F2147EC0075B0CFFE9FF400000033F77F4190F0000F800FF8C30D40681FFFFFFF9C1E03F800000000000000000000000000000003FA79C288E884005090F5C01FC021FA1806E1F78BFFE00000001EFF7F3310F0000F801FF8E38F2BE936001FFF3E0C03FA00000000000000000000000000000B81B0B742030382004E8A046096A110FFEFDD681D07FFE00000000FFF7FB410F60007801F38E39F1D6270000F673F1900FF40000000000000000000000000000C4855AF8109004A00F72CB2200D811C01F1CE0D280FFF800000000FFF7CFA11FF8003001F3CE39F1E08600001473D3D007FF;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a342~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57 .lut_mask = 16'h3022;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init3 = 2048'h0000000000000000000000000000011BA3F4120402A60F1E59AA001A03D23C67C95800FFF800000000FFE7CF713FE0003801F1CE39F0E1977FF41C71E3F8033E000000000000000000000000000060597F7E824AEBC20974056C0001034E17185D4000FFF000000001FFF6CFF17FE4003801F00E3CF9F23EFFFE5C08C3FC07BE0000000000000000000000000000ABD5987A1DC1B7F287441F6B802F970F37041DC001FFF800000031FFE60BE17F8C003801F00C38F1E679FF16980DC1FC03FE00000000000000000000000000003BF900381EDD24DA902F4DCA88571B3CD3F33EC001FFF8000108F7FFEE0DC17F8C003800F80C38F9FAF97F00386DE3F8033F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init2 = 2048'h0000000000000000000000000000593D90102FAE5BD502633A200E9F2D278638400001FFF8000309B7FFFFF1207FFC00300CFE0C7DF9F8F180613F25C1F8037F000000000000000000000000000079165808074B05B63B8725D946FE39B868F38DC003FFF80003993FFFFAD9A87FFE00700CBFC078F9FFF1C0481E49E1F8037E00000000000000000000000000004123C01621CFF5FE165D1D81E0341D4B0002AF4003F8000083FBFFFFF9F9787FFF827818273B81F1E5B180100C47F1F8037F0000000000000000000000000000432FE00720FF03A8C51E0FF1A2D40DC78001195003E1FB80C7FFFFFFF00978F8007FC7804F54E1F1F67680F81C51F8F8033F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init1 = 2048'h00000000000000000000000000006019C3E5BBFB02E7A675D104386A1F838F417B587BF8727EFFFF8007F901F8F8FFFF8FFC0CF0C1F1F35781F1184990FC07BF000000000000000000000000000073A6F3F4FF118BC8CF27B283430A2F8BB001E28DFBD8D85EE207FFFFF99370FBFFFFF3FFFCF1C1E1E72F80F13849F0FC073F000000000000000000000000000031E7D3E138401C11FF53B70183D2220C12029981FFF0071CFCDF7FFDF11678FBFE7FF1FFFCB953C7F3608E793851FDFE073F0000000000000000000000000000375115489B219E2CD25FD149B6DC1D4B3F02D1C1FFDD563C749F107DF102F1F3F87FE1FFFCF1D7C786998DF93841FC7E073F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init0 = 2048'h00000000000000000000000000002CBFF927F005873AF2BDC6D878D612037FF8B4B0FFCFFE3FF1C1786DF18A71F3E57FE0FFEC78E7C3C1F10FF93C61E037073F0000000000000000000000000000267E1136C0756F534EA9B7E7FAFE0BE97FF8B030FFD72FB7FFC69C1A1348F9F1847FE1FFFC712787C1F103FF3850287F077F00000000000000000000000000001F83C79DC07DC2F6E1EFDFE8FDFE3766CE1AA067FCD0677FFFFCB0E1587CBD9AF07FE3FFF0D7260F82F18BFF3820E87F037F00000000000000000000000000003AD3DE3880FC80B941693491FFFE6D1A3179B47E48FD32E1FFFE609E09DEFC7000FFE0FFE07D040F03E107FF3C50E61F817F;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~57_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000018841A5D6ED0F656CD013E74000000BFFD6D848CC97CFDFD876F2DD501030708AC787B80ED30000000FFFEF800CBFFC00000000000000000000000000000000001D49C0E762DFCFBF7116EA0000000337A3D04C7E635F63E6CAB66709B9FA6FEBFC59D6AEC0000003FFFFF889DD21340000000000000000000000000000000000028A3A30AF1ED8E55A36700000000006579BFE3AD2FAC85FEC3DC1D4EBB15E7542751D000000001FFFFFFE540E87FF0000000000000000000000000000000000002834AE538A6B4135B5000000000000BD5AAE4A8855677BF4211E3C33E3A77193327D18000001FFFFFFFFCE8053FB;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'h00000000000000000000000000000000000007D3C9C99141C9E38E000000000101B3FE0BD16C4FA0002280750B796A7BF3C3FEC4000000007FFFFFFFF3BA5FF8000000000000000000000000000000000000026397D748794D3371100000000030C3FFF3C4B1D05FC04543D1F20DCEA2566D8A3000000001FFFFFFFFFE33B7A300000000000000000000000000000000000000072F2FBC4D7EB84FFFF0000000015C7FFEFFAC46B69CDC1BB100DF02DB28A7543800000000FFFFFFFFFFC683870000000000000000000000000000000000000000770ABF1E3DE27FFFFFFE000000B4105F9790356AEEB8CC37C6961C32EA9F23F0000000007FFFFFFFFFF0203A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'h000000000000000000000000000038000000000007689C8D9E63FFFFFFFFFE0001F80003B499F6263DB6BB97C03D2CA17F5F0E00000000027FFFFFFFFFFE5D3D0000000000000000000000000000FFFFFFFFFC2100317B7D07F0005FFFFFFFFFFC680000043EC0EB7939C54833B8ED1F586DC0000000000FFFFFFFFFFFFFB5C50000000000000000000000000000FFFFFFFFFFFFFFF9C1363B8000000005FFFFFE09CA00001EA625B8F775007E29C514F4C000000000007FFFFFFFFFFFFFF2C40000000000000000000000000000FFFFFFFFFFFFFFFFD1575800000000000FFFFE4EAFFF801C14D32849EFF4BAB716B17B800000000002FFFFFFFFFFFFFFFE6C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFDBF6696000000000001FC7EBFFFF8013D94C521CEF1D60A8886DE0000001BFBFFFFFFFFFFF800001F9B0000000000000000000000000000FB70CF9FFFFFFFFFFFFDFFFFFFC0000000000075FFFFFFE03D7DAD7DC3EECCCC425B3C03FFFFFFFFFFFFFFFDA000000006770000000000000000000000000000000000071CFE7FFFFF89FFFFFFFF0000000000A85FFFFFFF7D62203526F3E944BD8D9DFFFFFFFFFFFFFE00000000000000030000000000000000000000000000000000000000003FFFF1FFFFFFFFFFD00000F91151FFFFFFDFD50005D0D97464BFFDCFFFFFFFFFFFE2000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h000000000000000000000000000000000000000000067F6BFFFFFFFFFFFFC001E0D55007FFFFE3347ED8BB83F8CEA3D37FFFFFFFFFE6F0000000000020000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFE05C96D10001FFFFF9712E52F83B236D157FFFFFFFFFFC0000000000001FF4000000000000000000000000000000000000000000000000000008000FFFFFFFFFFFCDA17E00007FFFFDF3BFF8CFEBEC3673FFFFFFFFFFF800000000017FCFFC000000000000000000000000000000000720000000000000000000000581FFFFFFFFFE7C3C00000FFFFFDA4FBACD933FFDFFFFFFFF3F4000000000000FFFFFFFFFF00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'h00000000000000000000000000007BB4787BF8000000000000000015FFFFFFFE2BCF4000000FFFFFA3F076B833FFDFFFFFFFC10000000000087FFFFFFFFFF8100000000000000000000000000000FFFF7FFFFC3800000000000000005EFFFFFEFA89A00000FFFFFFC7FB1FF106FF3FFFFE7A0000000000018BFFFFFFFFFFFF9E0000000000000000000000000000FFFFFFFFFE780000000000000000007FFFFECEE3C000000FFFFFF3F7128F5883BFFFFF6000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFCFFE000000000000000FFFFFF14A52000000FFFFFF3FC02B038FFBFFFFF0000000000013FFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF2000000000000003FEFFF12D280000001FFFFFBFFF6F7B87F8FFFFF8000000000037FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFF000000000000000003FF165980000000FFFFFAFF76FF983F8FFFFF000000000001FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFCFF000000000000000003FF0D5EFE0000007FFFFEFB167F9C3F1FFFFF000000000383FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFF8038000000000000011FE50C6AF000000FFFFFEF2573F9C0710FF80000000007FF7FFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF1E380000000000000047EA6176E000000FFFFFEF3313FBE0308FF8000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFE00000000000000DFF1EFB6F8000007FFFFAF9DA3FFE0730FFF800000003BFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFC6080000000000007FFFFA26F8000007FFFF8FA5A8F1C032FFFFC000000019FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFC000000000000007FFFF9BB6E00000FFFFF8FA9B8C1C06208FC0000000003FFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60 .lut_mask = 16'h00B8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h00000000000000000000000000008E06EED215BE0628C8C0EE18469F78AD03E09C0FFF3C03FFC127F4000002FFFFFFF980FFFF27023FC3F0755330DE681F44D600000000000000000000000000003FC3279D06315A525D33DA00DC18BF5333C39C04FEE044FC3C7E4001C000003FBFED800FFFF9A7EFF80E9FBD26645A3FF54C00000000000000000000000000009D334725D27217D058F856C6D06FE9D2FEBB4F000180384FE1F072C1DE0181FFFFF9A003DFFFAE307E3EE9432720E31F229800000000000000000000000000007B8DD12513FE9CAD9213CCEEE8EEAADF99A3707FF0A32E487FC9E49FC00001FFFFFFA000FFFFFFFD1C312947BF34C343E3E0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'h0000000000000000000000000000E530504EC2E1DF85B105627707C5388CDF5F63FD039F1EFE80F11FBE77257FEAC000084000080001E1F1DF6BEB2D541F23A400000000000000000000000000007A555C5FD5B3D18D7F59116447DAE4A0F3789FFA2001348E026CDB71C28915088E981E3F5E34FC4E3187CEB8D3F8033F67910000000000000000000000000000358CA3E8FD3E665267FEA61A9EA0B168439BC0FFFFDDBDC58DC1E144256AF00E50646DD1D85B573A36F34D3FC0FF6DA8B4730000000000000000000000000000F3CBF3B1C269137D71F5D6C11F164438BA08F772FF253C51CC22A5C0C486BF8C7A0E0002960ABB19276B8A73CDFF90303833;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'h0000000000000000000000000000482D983BE3A3E781E22A1CE9B2BB2D1DCD3FCFC79F98A08B982C526F8E18D892C2C9D1CA7EE7DF4E5470F2CE0811D60D70A6000000000000000000000000000045848C786A5252ECD2F307E7C91966E6495F542B9D68E5AE240739A2533616867AD6A413088BE05554A1101DD121D4D59E7D000000000000000000000000000016B855F23ECD850EB343F79C773A7F892390B27626DAFB35BAD1003FE0ED2939DE327AC5812BA8A7AD0AC00256B8E160173F000000000000000000000000000004EBF35FD750E91CDF58855BC6EDAB52FB0738DF56FCA2BDD9CDB3BE8CE1BA4D46AC8ABCFAA0C6A36BE40005403A3C7C3E99;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'h0000000000000000000000000000006811FDF151DDEEA678E6E01FFF7930000B927CB522ECC0FF6D33B1F2FB430F68A3AF15698A03F9AF88FFFFB75E22C96E390000000000000000000000000000EB036994C7839666792AC2D6BD0384A0000050874F3F0B97B8918FA98DC11D28A9BB1E61B05CB5FF0C7FFFFE138007B8FFFB0000000000000000000000000000FFFF0BD228FB5C7A18DF4F81EBADACFFFFFFE18DB69A1233E4326C11DDDF65AA80C7077D9EFF8F1FB8800000034E01F3BE350000000000000000000000000000FF7CFCFC2556489B366E82A4D4A1840016FFFCC8C1CFDE7F4734AD8327EA9CE4482E582F7264620F40000000F0C5987F9FFF;
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = 2048'h0000000000000000000000000000E00BFE26A01C8E8A44910342F698FC725F27D440C1ECC1810FCE00FD0BFFFF0800003C07E4FAF4C703377E6074C54FBEDBFF0000000000000000000000000000380FD0A2ADA5DAE4E7010BC43CF65668A5F3FF02E12F7D810F9E01FD3FFFFF0C00003FE01F71BE870BD1FE1E8883F81847FF00000000000000000000000000007813B50E6155D89FA650EEFF8CCA824284AD4F11F1E8C4868FFE03FEFFFFFD0C00007FFB1FF8CA8F0FAD6C43737FCBB207FF0000000000000000000000000000BC0BFFD42122C8834315FB3856C8B6EBB3B9F50AFA1C64AC1FB801FDFFFFFD0800007FFF891E24C752FE4E986AA8E48807FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = 2048'h0000000000000000000000000000FF47F230615760AC7198A11F975CA4267015C6C94387F89F1FDC01FEDFFFFC7800003FFFD4079AEF68C3913EAA057460077F0000000000000000000000000000FD5FE530E3E6452CD0DA29BF366FDED1F68247B4417FF85DAFEC01FFC3FFFB8000007FFF81C069ED3EAA5752AFF797E00F7F0000000000000000000000000000B54FF13165E362BD890C62B99A2F2BB56BAF501D52FBDA1DAFEC01FFFE03C00000007FFE0503A42CF63A5298BB77AFE00F7F000000000000000000000000000098C7FB30CD3045DC8CB747389E4A359125B5B441C033F7078FFC01FFFFF7000000007FFE07FF1A055B7114DEAD377FC00780;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = 2048'h00000000000000000000000000003D87E6DB931F2DFA9F3C81246EF9EEE7111334714D412CC38FFC03FCFB8B7C000000FFFE037F853E34170F51219C7FFE807F0000000000000000000000000000EBC07E8E806D07E75BAA7E3C9527ECC14403F9CEA95F9FC78FFC03FCFB927C000000FFFE011FF02FD76C5232C3D07FFFF53F000000000000000000000000000001F602793FD1CA2DB903F219BC40264E7CD24D60749C1FC7CFFE01FCDA3FBC000000FFFE0137F0F26C27D6B8D83C001FFD1F0000000000000000000000000000CC7F02BE86D3ADA7EE97DF42C0D012A868D8F6937C387DE3E7FE01F0D82CC20000007FFE0103FC014D203F829DCFE009F059;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = 2048'h0000000000000000000000000000F8481EAD9BAB6CEC499B7D27D8301F040449DBF75EF83DF1C3FF03729D822E0000007FFE01003C01E66D2D2395D7FF5BCE85000000000000000000000000000048C3EC2D265C2F7C1B6C9E9EC148E7A5A581690BF7381FE083FF0073381207000000FFF601003C03E0DE760758DB2EC346920000000000000000000000000000B640E4CE4BD8300A1B40AB5C6B6BA3859B68AE2FF6821FF08BCFC0733FFE9DFFFE0007FFFF0023FCF0FB79049F5E56863FD50000000000000000000000000000ADD7B23E77676817CD705BD0FFE31FABE49BDC0FF2701FB89FC7C0FB3F7EFC000003FF80007D03839FC6DDA0B1170E4C8AF8;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59 .lut_mask = 16'hE200;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58_combout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60_combout ) # (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~58_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~60_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~59_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61 .lut_mask = 16'hAAFC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000641FFFFFFFFFFFFFFFE000040000FFFFFFFF0680D531A3FF000000000000000000000000301FFFFF7E0F0000000000000000000000000000000000000000007FE3FFFFFFFFFFFFFFF10000000018FFFFFFF80820FD35F3FBE000000000000000000000000003C02106030000000000000000000000000000000000000000017FF7FFFFFFFFFFFFFFE0000000001FFFFFFFF81118F5351C1F40000000000000000000000000010000000000000000000000000000000000000000000000033F3FFFFFFFFFFFFFFFFFC000000001FFFFFFFFC001873532F3FE780200000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000002037FFFFFFFFFFFFFFFFFE00000000003FFFFFFFF8000E17030F1A74C07C00000000000000000000000000000000000000000000000000000000000000008006FFFFFFFFFFFFFFFFFFFFF000000000277FFFFFFFE004478F20B1074E7FFF6000000000000000000000000000000000000000000000000000000000000000F00FFFFFFFFFFFFFFFFFFFF9C0000000004FFFFFFFFFF00078C06D2FBD9F77FFFB0000000000000000000000000000000000000000000000000000000000000FF7EFFFFFFFFFFFFFFFFFFE70000000003F9FFFFFFFFF40004F8D08239DE53FFF7FC0000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC0000000000FFBFFFFFFFFE0002098F9A40A70C7FFFFFC00000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFF8900000000003FFFFFFFFFFFF0001882BFFC05F925FFFFFDF0600000000000000000000000000000000000000000000000000000C3FFFFFFFFFFFFFFFFFFFFFE8000000000001FFFFFFFFFFFC000171788CF5BFA97FFFFFFF4A00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDA80000000000005FFFFFFFFFEA00001676DA187F453FFFFFFFF9F8000100000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFF88000010D7A2338C601FFFFFFFFFFF200B860000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFDC0000000000000001FFFFFFFFFEE0000001C81F6B5297FFFFFFFFFFFFF307FE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFC0000000000000000EFFFFFFFFFFF00000007C833D638BEEFFFFFFFFFFFFFFFFFC000030000000000000000000000000000000000000000FFFFFFFFFFFFFFF6400000000000000001FFFFFFFFFFFE00000017C839C4B4F62FFFFFFFFFFFFFFFFFDF803F380000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h000000000000000000000000000078000000000000000000000003FFFFFFFFFC003600007FFFFFC003FCF63C34FF3FFFFFFFF000000000000003FFFFFFFFFFFF000000000000000000000000000000000000000000000000000017FFFFFFFFE0003E00007FFFFF8003FCE43034FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000000000000000000000000000000000000000000001BFFFFFFFFF40001C0001FFFFFF0001FCBC30747F7FFFFFFFFFFC0000000000007FF7FFFFFFFA000000000000000000000000000000000000000000000000024FFFFFFFFFFE0000160007FFFFF80001F00C3074FF7FFFFFFFFFF1C0000000000007DFFFFFBF8F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000CFDFFFFFFFFFF9000000000FFFFFF80001FBE63075FF7FFFFFFFFFF808000000000000606010000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF80000004001FFFFFD00001F99670F0FFFFFFFFFFFFFDC000000000000000C0000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF080000040017FFFF800003FE5611F1FFFFFFFFFFFFFFCC0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000004009FFFFF80000E3E9639F1FF7FFFFFFFFFFFFE0100000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC400000044FFFFFFF000003A6A259F1FE3FFFFFFFFFFFFE03000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFE000000007FFFFFFFF00002A9F4A19F3D9AFFFFFFFFFFFFC7F1E000000000000000000000000000000000000000000000000000000002000FFFFFFFFFFFFFFF8000000000FFFFFFFFA000058122153FFB8FFFFFFFFFFFFFE7F3FF8000000000000000000000000000000000000000000000000000060046FFFFFFFFFFFFFFFA0000000001FFFFFFFA000001F5891F12F4D13FFFFFFFFFFFFFFFFF80000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'h000000000000000000000000000000000011E8FFFFFFFFFFFFFFFFFE000000000BFFFFFFFFC0000007EC3CABD3FB8FFCFFFFFFFFFFFFFFF8380000000000000000000000000000000000000000000000200FBFFFFFFFFFFFFFFFFE000000000008FBFFFFFF00000020E9A92FDD7C13F0BFFFFFFFFFFFFFFE1F800000000000000000000000000000000000000000000775BFFFFFFFFFFFFFFFFFF400000000001FFBFFFFFE000003A478181ECF80DE80FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000019B2FFFFFFFFFFFFFFFFFFFF0000000000003FFBFFFFE0000007E1E724300F70F28003FFFFFFFFFFFFFFFFF9000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout )))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hAEA4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFE800000000000007FFFF33E6200001FFFFFCFAB9B11C0621FFC0000000003FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFF800000000000003FFFFFFA70000001FFFFFEFA9AB29C0600BFC0000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFC000000000000003FFFFF2E6DE00003FFFFFCFCBAF69E0620FF80000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFC00000000000000FFFFFFDC50C00007FFFFFCFABA459E0641FF800000000003FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFE000000000000000FFFFFFB28D000001FFFFF0F832419F0665FFF80000000000FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFF80000000000000003FFFFF7CA6000001FFFFE2FE274D9E0060C7F800000000007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFE0000000000000000FFFFFF1EDA60000FFFFFE3FA47419F0401C7880000000002FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFC0000000000000003FFFFFFE25E20000FFFFFE1FE47409E0605FFFF6000000002FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFC0000000000000007FFFFFFD9A720000FFFFFF1FAE7409E1E0FFFFF200000000003FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFF800000000000000007FFFFFF586C80007FFFFF83F9F2401E3E3FFFFF000000000005FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFF8000000000000000CFFFFFFF6401C001FFFFFFE1F9F6C09E7E5FFFFF2000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFEFFFC000000000000001EFFFFFF8319000007FFFFF01F977838E3E7FFFFFFC00000000000BFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFF006000000000000000007FFFFFFF9E1A00002FFFFFE01FAF7938E3F3FFFFFFF000000000001FFFFFFFFFFFFFFFF0000000000000000000000000000FFFEFCE0000000000000000000009FFFFFFFF091200007FFFFFE01FCA4AA8E7F3FFFFFFFE000000000014FFFFFFFFFFFFFFF0000000000000000000000000000FFFF0C8000000000000000000001FFFFFFFFE01108000FFFFFF001FC62019EFF7FFFFFFFE0000000000003FFFFFFFFFFFFFF0000000000000000000000000000FA700000000000000000000000FFFFFFFFFF007508001FFFFFF003FC667F3EFF7FFFFFFFE00000000000003FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000007FE3FFFFFFFFFFFFFFFFF3E000000000000FFFFBFFFFE000001FF03FD05A4AE64E00001FFFFFFFFFFFFFFFF04F80000300000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000001FFFFBFFFE000000DFEFC4FC097554CC00000FFFFFFFFFFFFFFFFFC28FEF4700000000000000000000000000000000FFFFFFFFFFFFFFFFFFF1000000000000037FFFFBFFF8000000DFED4493F70910BC000003FFFFFFFFFFFFFFFFFFFFE1FF8F7E0000000000000000000000000000FFFFFFFFFFFFFFFFFD4800000000000003FFFFFFFFD8000001DFE52B15B81F5D2C00000067FFFFFFFFFFFFFFFFFB83FFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFF0000000000000003FFFFFFBFF8800000FFFE418EF3823ACAC00000001FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFEFFE0000000000000007FFFFFFFBFF8000003FFFC5161656D9A6B4000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFDF800000000000000007FFFFFFFFFE000000FFFFC217C574F9E234000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFF9C0000000000000000007FFFFFFFFFF0000001FFFFDBCCEB1CEB602400000000007FFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF800000000000000000007FFFFFFFFFF80000007FFFFFA9FDC08EB62EC00000000001FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFDE0000000000000000000107FFFFFFFFD70000000FFFFFF2AB5100EB0614000000000001F3FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFF0000000000000000000007EFFFFFFFFF040000003FFFFFFA2245FCAB32040000000000007BF7FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF0000000000000000000000FFFFFFFFFFF804000000FFFFFFF3ED6C9D2ED800000000000000001FFEFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h0000000000000000000000000000FFC00000000000000000000007FFFFFFFFFFD004000007FFFFFFE0DD4BC95FEAD0000000000000000076FFFFFFFFFFFFFFFF00000000000000000000000000000B8000000000000000000C33FFFFFFFFFFFF800400001FFFFFFFE0553D8937E3200000000000000000007E1FFFFFFFFFFFFF000000000000000000000000000000000000000000000000813FFFFFFFFFFFF6F80400003FFFFFFFC03FD0C09AA420000000000000000000245FFFFFFFFFFFFF000000000000000000000000000000000000000000000004DFFFFFFFFFFFFFF2000400007FFFFFFFC12161298DF820000000000000000000008FFCFFFFFFFEC8;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hDA8A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000012FFFFFFFFFFFFFFFFFFF0000000000000000001FFFFF962E4F500000200000007040000000000001FFFFFD730000000000000000000000000000000000010003FFFFFFFFFFFFFFFFFFE7000000000000000007FFFFFF6F5E28E800000000000018000000000000007FFFFA700000000000000000000000000000000208FB03B3FFFFFFFFFFFFFFFFF99000000000000000001FFFFFEBDE67290000000000000000000000000000007BFFF9E3000000000000000000000000000000EFFFFF1FFFFFFFFFFFFFFFFFFE40000000000000000103FFFFFFF5BF3600D000000000000000000000000000003267F438;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h0000000000000000000000000000027FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001BFFFFFFEF45B917A000000000000000000000000000000000100000000000000000000000000000007E7FFF7FFFFFFFFFFFFFFFFFFBF7000000000000000001FFFFFFFFDCA6E347C000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000033FFFFFFFFFF626C59800000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFDBFF00000000000000000FFFFFFFFFFFE7EE64C80000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFF1BE008000000000000000003FFFFFFFFFFFEC9292A000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF0FE000000000000000000000003FFFFFFFFFFFE54DD5D000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF8B0000000000000000000000007FFFFFFFFFFFF3DA6BE000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF80000000000000000000000004FFFFFFFFFFFFD22178000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFF101E90000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF20000000000000000000000005FFFFFFFFFFFFFFF009090000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF60000000000000000000000004FFFFFFFFFFFFFFFF8B91C0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF030000000000000000000000003FFFFFFFFFFFFFFFF3037F8000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF0400000000000000000FFFFFFFFFFFFC00000024C0118CB0EFCFFFFFFFFFFFFFFFFFFF8D1FD400000000000000000000000000000000000000FFFFFFFFFFFE7800000000000000000037FFFFFFFFFF8000000020D1798CB0FFCFFFFFFFFFFFFFFFFFFFFE7FF63F07B804000000000000000000000000000000FFFFFFFFFFFE60000000000000000001FFFFFFFFFFFC0000000002D73FE020E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFCFF8F0000000000000000000000000000FFFFFFFFFFFE00000000000000000079FFFFFFFFFFF80000000000CCE4752036E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h0000000000000000000000000000FFFF7F7FBC00000000000000000E03FFFFFFFFFFFFF000000000064C498C4227CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFEF00C0000000000000000013E0FFFFFFFFFFFFF80000000000202412CD0EFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFE0C00000000000000000001BFFFFFFFFFFFFFFFE000000000000FBF3A7797CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000E580000000000000000000003FFFFFFFFFFFFFFFFC000000000007FF6A5C6CE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h0000000000000000000000000000E100000000000000000000787FFFFFFFFFFFFFFFF800000000001FFA0C77F39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000003C987FFFFFFFFFFFFFFFA80000000000017FFC3805AD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000413FFFFFFFFFFFFFFFFFFC000000000000017FFB4BCAA19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000F37FFFFFFFFFFFFFFFFFE00000000000001FFFF6096C291FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000019FFFFFFFFFFFFFFFFFFF3C0000000000001DFDFFAF521539FF7FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF0000000000000000000000000000000000000000181FFFFFFFFFFFFFFFFFFEE0000000000000001FFFF81AC650DBF7FFFFCFFFFFC9FFFA3AFC9CFFFFFFFFFFFF00000000000000000000000000000000000000001C1FFFFFFFFFFFFFFFFFFF8000000000000000FFFFF8E470E55FFFFFF80703F0303FDE002C00FFFFFFFFFFFF00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFEA00000000000000001FFFF07B60A0ADC0017004009038000000000090FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFD7F0067980000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFA400000000000000000000000003FFFFFFFFFFFFFFF8C100007540000000000000000000000000200000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000027FFFFFFFFFFFFFFE0000001BC400000000000000000000000001E0000080000000000000000000000000000000000FFFB37E00000000000000000000000000077FFFFFFFFFFFFFF8000000014800000000000000000000000017F800200000011;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h0000000000000000000000000000FE6E10000000000000000000000020007FFFFFFFFFFFFFFFCE00000000EA00000000000000000000000001FFB866F08000100000000000000000000000000000E860000000000000000000000000600CFFFFFFFFFFFFFFFFC0000000001E0000000000010000002C00DF7FFFFFFF7FFC001800000000000000000000000000008000000000000000000000000184607FFFFFFFFFFFFFFFF2800000000038000000000000002C0FFAC3FBFFFFFFFFFFFC00320000000000000000000000000000C00000000000000000000000000FF97FFFFFFFFFFFFFCF0000000000002B00000004020FE3FFFFFE7FFFFFFFFFFFFFFE39FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000008301FFFFFFFFFFFFFFFFF800000000000005200000005839FE7FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000C201337FFFFFFFFFFFFFFFE00000000000000E50000000BC7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000019C7FFFFFFFFFFFFFFFFFFFCC000000000000004B0000217FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000078EFFFFFFFFFFFFFFFFFFFF80000000000000028900016FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h0000000000000000000000000000000000000000000108011FFFFFFFFFFFFFFFFFFEFFC0000000000000066B801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000013C5FBFFFFFFFFFFFFFFFFFFFF000000000000000002A8CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFE7FE9E000000000000000001E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000011FFFFFFFFFFFFFFFFFFFE7FF0000000000000000000107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000120FFFFFFFFFFFFFFFFFFFFFFE9BA00000000000000003C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001000F3FFFFFFFFFFFFFFFFFFFF3DE00000000000000000003C10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FC9C21FFFFFFFFFFFFFFFFFFF719000000000000000000003E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000053FE18F3FFFFFFFFFFFFFFFFFBEF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000000000000000000000000000000895FFECDFFFFFFFFFFFFFFFFFFE3F70000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000004F97EFFFFFFFFFFFFFFFFFF3FFFE3E0000000000000000000082FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000072FFFFFFFFFFFFFFFFFFFF90FFE000000000000000000000E043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000402FFFFFFFFFFFFFFFFFFFFFC1FF8000000000000000000001C5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE41E1000000000000000000000FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFF0000000000000000000000000000407FFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75ECFFFFF0000000000000000000000000000FCFFFFFFFFFFFFFFFFFFA0380000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6087F3FFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFD8048000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF67C59A5810066BFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFB00000000000000000000000397BFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F63D01030000000000007FF0000000000000000000000000000FFFFFFFFFFFFFFFFFF3F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFDF7CC8180000000000000000001F70000000000000000000000000000FFFFFFFFFFFFFFFE4600000000000000000000000204FFFFFFFFFFFFFFFFFFFCEFFFFFB0F04000000000000000000000017300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hD9C8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hCAF0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33_combout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35_combout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56 .lut_mask = 16'h0A0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~62 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~62_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~61_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~56_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~62 .lut_mask = 16'hFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = 2048'h0000000000000000000000000000432A90000071800083D4BEE40000992E4E9DA6A0006B4EBE07FF003276F901B000FFF000002D381FFD78800103E807FF80800000000000000000000000000000C348E100007DF803A225DCBC800021F3CFFF6CA00061B7FDE1FC011D34FD809000FFF000000F903FFCF8800107C003FFC08000000000000000000000000000008300FB00003EC78384E757AB800021054DFF2C000041F7F87C01F081B4FF018000FFF0000035207FFCF8800103F803FFE0C00000000000000000000000000000C385F300101CE043044CCC42000020648BFF6E400057F6FD1FFE1C018CDD018000FFF00000ADA0FFFEF8800107C801FFF083;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = 2048'h0000000000000000000000000000C1A4ED00000401ACE87E67D685002194DFFFAC0000704AFF800047FDF9FD018000FFE00000B820FFFEFD800107C600FFF0820000000000000000000000000000FE39EF282617C16C78F98FD7070005DC3FFF8C0000F32FFFE003C781F82D01E000FFE000101F20FFEAFD800103FE007FF8C200000000000000000000000000003FE6EF70164FF03D235FFB3BC6400C3CFFFFC800006415EFC017CF9BF21D01F000FFE81F1F9C80FFECB5800103C6003FFC0200000000000000000000000000007EFF55083497FFFA8F18478193D00CCFDFFD0800006D08F9800FC39E01C9E1FC00FFFFFFF83080FFECFB800107C6003FFE82;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = 2048'h00000000000000000000000000006577C3040EF5F3363FDDA5551C602A6D5BFF28800052E4D80003F87CF76801BF80FFFFFFF0FF20FFE7F9000119F87C03BFC20000000000000000000000000000FFBFAF4A918515494EED0DBE545BF7F911FFA8800045F4590001FFFCF528018A60FFFFFFF03DA1FFF75510000002000000C20000000000000000000000000000FE8DBDCBEA1609ABDC10DFD99CBFEE6911FE68E000C924CF00003FFCFD000988607FFFFFF0CFA1FFE97E00000000000000020000000000000000000000000000FFC7F0B9FAE50904D49C6EDFFC3FFFDDF4C168A000E7A89F00000FFDFD03FE87C17FFFFFF03F61FFEFA00000000000000002;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = 2048'h0000000000000000000000000000FE2FE4274AEE822E518E18B796DC01FB04E45C8000F7A892000FE3FDFC37FE07023FFFFFF07D31FFE75000000000000000000000000000000000000000000000FFDFA560D5A686C3B0CFC9D70343FBF906E4442000C75486005DF3FDF9FDFE0000DDFFFFF760B1FF871E675F58CCD3D372000000000000000000000000000000BFDBFECBCB8C0122105DE7331A7ED83926E6A53800CB6484051DFFFCF1C80180000C87FFFF01F8FF8758A0FEDA3DBC4952000000000000000000000000000000FFFE4CFA7A1E1D9AA0C5952873FE007986FE423C40CFF5800439FFFCFFFFFF000000687FFF8D78FC02132D47F96116430700;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .mem_init3 = 2048'h00000000000000000000000000003B401BFFBFFFA400101C00038000000000006042FFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBE00130E0070E7FFFFFF005F0000000000000000000000000000FEF007D5BFF8040000020002E30000000001AF803FFFFFC1FFFFFFFFFF044EFFFFFFFFBFFFFFDFA0032E0001CFFFFFFD00300000000000000000000000000000187EFFC31738046000C240007DFA7BEF00003F7FFFFE0FFFFDFFFFFFFE64001F3FFFFFFFFFFFFFF20F2E005FFFE8FF8700000000000000000000000000000000FFFEFFC3B60004C0000F10005FFFFFFFB8003F7FFFFB27FF87FFFFFFFC000009BFFFFFFF87FFFFEDFE2E0FFFFFC0001E0000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .mem_init2 = 2048'h0000000000000000000000000000FF3FF3E224000500610A74001FFFFFFFE8003F7FFFFFFFFFFFFFFFFFC000000174CFFFFE05BFFFFF7626FFFDF00008FE00400000000000000000000000000000FC37FEA225E8440041835D0005FFFFFF00043F7FE7FFFFEFFFFFFFFF000000000000BEC0003FFC00B006DA10400002FE00C0000000000000000000000000000041E90FA0000032001004D340013FFFE000803FFFD7FFFFFFFFFF3908600000FC0003FC00002800039C26000000000BFC004000000000000000000000000000001FFE009C013008000007E8C001C01FEC06007FBFFFFFFFFFF00C0B9C0807C07FC000F0001FFC00603C26000000000FFC00C0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .mem_init1 = 2048'h00000000000000000000000000007FFE8BF1011407E80003BA3001F8098000007F37FEFC03FFFFCF81FFF4007E7FFFFFFF8030F80E13FD26000600004FFC00C00000000000000000000000000000FFFFC4005305020000009FFA03FA400000007F7BFFF54FFFF87FFFFFF085F97FFFFFF78F0CB981FFF927002C00011FF000000000000000000000000000000000FFDDD8F3E103000000009CCB03FD8F8000000FBFFF801F307FFFFFFFF40FC17FFFFFF7F800065FFFC16FFFFFE0041FF8000000000000000000000000000000000089CA10240000002001384903FA87800000B25F600070DFFFFFFFFFF7FD817FFFFFF800000071FC016FFFFDFFE83FE00080;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343 .mem_init0 = 2048'h0000000000000000000000000000FFACD540165800000003767D03F5F780E000BCFF001800BFFFFFFFFFF7FFE17FFFFFF00000003F18057FFFFFFFB83FE000000000000000000000000000000000000CCE000E5800002087F2F501F3EFE020002FC0038001FFFFFFFFFFF7FCC17FFFFFF00000003F033D6FFFFFFF701FC000000000000000000000000000000000000000800E08000002075FCF016FE0F000000740D00001FFFFFFFFFFF7F4A17FFFFFF00000003E01E5FFFFFFFDF00F9000000000000000000000000000000000040800000A020240008D291400CFE2BFE0032781800007FFFFFFFFFFF7F0417FFFFFF00000003E01FD5FFFFFF3F02FD00000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a343~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64 .lut_mask = 16'h00E4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init3 = 2048'h00000000000000000000000000000914E0020883004100FFB0840015E493C0982EC8000007FFFFFFFFFFF7F0817FFFFFF00000003E00FC5F800BC3F01FF800C10000000000000000000000000000406E20820C87002706D3FE74003DF397EFE05EC000000FFFFFFFFFFFF7F0017FFFFFF00000003F01FDDF0001C3F83FFC00410000000000000000000000000000AFD6A000020E500F0CFBE09E003FE3FF270C7EC0000007FFFFFFFFFFF7F4017FFFFFF00000003F01FDD900E987FC3FFC004100000000000000000000000000003FE280000106080703681019802FE801A3FF40C0000007FFFFFFFFFFF7F0017FFFFFF00000003F01F9F9800107F41FF800C0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init2 = 2048'h000000000000000000000000000065E180000044040A110820580133E01E07C700C0000007FFFFFFFFFFF600207FFFFFF00000007E01FBF1800100F43FF800C0000000000000000000000000000045E38000002C020810900A06B89DFE7EC7FBDD00000007FFFFFFFFFFF740207FFFFFF00000007F01FBF1800101F81FF800C100000000000000000000000000007DC90800003000083460368F87DFFEBCDFFC4F000007FFFFFFFFFFFFF600807FFFFFF0000073FE01FAB1800103FC0FF800C000000000000000000000000000007FF10C000000001FF62094FC7B8FFE381FFEF900001FFBFFFFFFFFFFF7F08078007FDF8000E8FE01FB38800103E807F80080;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init1 = 2048'h00000000000000000000000000005DD034000004010656420F7BFD7BFC7C3FFEFB000007F07FFFFF8006F6F00078FFFF800000E03E01FF1E800107F80FFC000000000000000000000000000000004F3808430000003C2E400B7FC515EC7C1FFEE0400018305E1C07FFFEF660807BFFFFF000087DBE01FB3F800107F00FFC008000000000000000000000000000000D780411440003F63E24625F850BEEF69FFF86C0000FEF03FF1F7FFEF6E5807BFD7FF00008313C07FF31800107E003FE008000000000000000000000000000000D8EAA90640001C12E206C478409D5F1BFFFBE00002E7F3C0FE0E07EF6F10073F9FFF00008853807FAF8800107F803FE0080;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init0 = 2048'h000000000000000000000000000013A5FF80000000840E003CF40211D9403FFFE7400030173FF03F004EF6718073EFFFF00008743803FDF0800103F807FF008000000000000000000000000000001990CE010000008806405DD40201DFA31FFFE3400021073FFFC183D314B100708CFFF00008E73807FDF0800107E84FFF0080000000000000000000000000000002FC58000001200D87403DA70001EB52AFFDF30000233FBFFFFC700317F14099F0FFF00000C7F80FFFF0000107D807FF00800000000000000000000000000000034C0180004480008704C3170001BD3E417F6700002E0041FFFE1F82F02101F000FFF0000023380FFDE0800103F801FF8080;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~64_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = 2048'h000000000000000000000000000097FA0468C4CED05A80FC9BBAD579C9C9B45DF8BDC0C3C1810031FFFCFFFFFF0000000287FF8FB8FC0719ED7EFC452198D70000000000000000000000000000009FE812C8C025ED9E90481494CEA69E81BF43773DE09E81810061FFFCFFFFFF00000000301F81F8F000844C2CBB90DE67BF000000000000000000000000000000BFF407EF9269D0092B52128B2CB69312501094DDF09640868001FFFFFFFFFD00000000021FFF0CF00B71AAAAEAB3300DFF0000000000000000000000000000003FF400F7415BF4091D96F10542249EC8E853281CB97C188C0047FFFCFFFFFD0000000000211FC6E04F6DFCBA5DDD2067FF00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = 2048'h0000000000000000000000000000FC780187851268138696807A98C26146970561AE117FF89F0023FFFF3FFFFC00000000002507E320CA8773B377F2011FFF800000000000000000000000000000FC6003466288C6819A9A5AF3DC5BBE8D5AA74E09B2FFF85D8013FFFFFFFFF800000000007E0071A0726FECEDC0080C1FFF800000000000000000000000000000337002F0536551ECA25FC640AC99BBB9A3006DC9AAFFDF9D8013FFFFFFFFC00000000001FAFC3865FCCDBF670000601FFF8000000000000000000000000000001AB800EC05A1657647C78C2F1EFA59EFCBBB3F177DBFC8078003FFFFFFFC000000000001FA001C4A59BEFB2040AD003FFF00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = 2048'h00000000000000000000000000003887E74A2D8F73DDF37D4632D2FF3D09BCE497D3D7812CC38003FFFFFFF87C0000000001FD000662EBFA6080019400017F80000000000000000000000000000010087D12747DF8D790D247E70A3FA741687B71A0179FFFC78003FFFFFFA07C0000000001FEE0016EFA00C00003B00000037F0000000000000000000000000000000005E1A2F63CF1AA9060C61CCFF4284B0BF35C2F1FFFC7C001FFFFFF20FC0000000001FED00053000006B07E7C000002000000000000000000000000000000FF7FFCE9873FD8B0460AA7F3950FECDEE315B84EC43FBDE3E001FFFFFF35420000000001FEFA0003BD203FCF643FE00001E7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = 2048'h00000000000000000000000000008739845C6B68D14C0BFF2312C8AFE03C5866EA8471FFFDF1C000FFFFFA18C20000000001FEFE4001F82DFFCC0C3FFFFBDD2E000000000000000000000000000044CB9154158BE8D96DA24B3AD0071825DA2784E018FFFFE08000FFFFFDE1C30000000009FEFFA003FF11EFC73824BE68211700000000000000000000000000006E9D1FC0C7746F0D755639AAA16FE0072650E6000E7DFFF080303FFFFFFE5FFFFE00000000FFC3FFFF039E7C7E2E855FC667000000000000000000000000000036E9F9BFA43BF6EE63972DFCFCC35EDDF9813C000E0FFFB880383FFFFFFEFC000000007FFFFFFA03E0070611CD87F1F04B07;
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h0000000000000000000000000000295D277AD77E45CAD3AD59536500F7A5448E7C000303FFFFC0000BFFFFFFFFFFFFF9800000D8FC3FFC016330FF21800039A800000000000000000000000000008799D1B371061B19311602369FFF40B3DD657C0001E03FFFFC7E40004000000040127FFFFFF9A790000F3180F801A5C00B3D0000000000000000000000000000F97ED64C1E113236814E24B21FFFF61048D53F00007FEF47E1F00D3FBE00000000065FFFFFFFFFE07FC0E7C200DFFCE0008F000000000000000000000000000023CDF635DDD3EE677EF5ED376FFEDD8401350FFFF05CFE28003BE0003FFFFFFFFFFFA00000000002E03E18FF40CBFC001CCF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'h0000000000000000000000000000F766DDFAEF60B5304662B01B8FC5FD0862651FFD007F01C17FF10041870400153FFFF84000080000C1FE08EBD000AFE0DC4F0000000000000000000000000000996173988272159EEF7BBDC4FFC3E70E84047FFA2000347E0063F9F1C000841B284FFFFF7E00004021F810782C07FCC00067000000000000000000000000000007A37A7ECB22F684C3CFF6E8B5DE70C162F63FFFFFD400B39B57C6485B6EF402E120ED838E3C9862C3FCCF003F0092024F930000000000000000000000000000B56C7918C2D66FB83F2381A1FFF5778E4118008D5DB1831337611D24593FA2D9BB12120299309623D410020002006FCFC7C6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'h00000000000000000000000000000C6EA3633C908F205F3A4AC26F7B92747205CD8566F6D72E990E930FDD9A0D3A319F09B58E1828BFC57FF201F7FE29F2804D000000000000000000000000000015F2E94F6793A6C8DF2680FBCF3EC243FC4403DB99ECDD424D31BA271F39D32772655A5AAE7A1CD5A6A1F80020DE4000618B00000000000000000000000000000739FFFBD1EACF2B86A0BD1AF7F11DFF7CF00240EEC8CDE7A3D7635E2AFAC7ADC0B93A6BF5D0F5658B3E000229071E9FE8C4000000000000000000000000000007F3C6DF0C03F1C142BA699DE6F8A8BA0007FACF031D0CFA891FF0BC6ABD8231FD6DECC9475C2A6E73F00000DFC7C383CA8C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h0000000000000000000000000000007824EBCA659474A5570BB7FFC082F7FFF59C347329DD69C68009AC780808C5835430B8967423FEAFA000001421C0340002000000000000000000000000000000035394F73CC0F315EB092FFDE7383FFFFF7BDD8E05D8ACAE7ADC46F7DE3A1AE49BEDBC6FE652CFB5000001E4FFF84700010000000000000000000000000000000006AF8CE520377DAF01B3EBDFD4FFFFFFE9B93C9FB1CD4B4CFAA4BA2DE749F9FEB123E80F9DDBEF7FFFFFFD81FE040054000000000000000000000000000000830022D1CF49BDC9B3E6A0D67A040016FFFEDBCD32C06204C5CEB46F8D20EB0CACDC939DE39E0FBFFFFFFFFF0267806000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66 .lut_mask = 16'h88A0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'h000000000000000000000000000000000000000000067F7FFFFFFFFFFFFFFFFFF7EAEFF800000AD77E07707FFD1716F6FFFFFFFFFFE6F000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF3C7BEFFFE0000125BDC4E01CBC5EF0EFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000008000FFFFFFFFFFFEC328DFFFF80000142FFF0319B63F41FFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000581FFFFFFFFFEEB6FFFFFF0000015FFBC33F33FFD7FFFFFFF3F4000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000015FFFFFFFE187E9FFFFFF0000029F051FFC7FFDFFFFFFFC100000000000000000000000000000000000000000000000000000000000000000000000000000000005EFFFFFE1CE6DFFFFF00000003F9FFF0E7FFFFFFFE7A000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE2E46FFFFFFF0000007F1317FC67FFFFFFF6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFEE65ADFFFFFF0000007F821F007FFFFFFFF000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000003FEFFEE6FBFFFFFFFE000007F911F787FFEFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FEE30CFFFFFFFF000007F911FF87FFEFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FEEF7EDFFFFFFF800003F931FF83FFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011FEBCB61FFFFFFF000007F130FF83FFF0FF80000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000047E1746DFFFFFFF000007E910FF81FFE8FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DFFEF7FCFFFFFFF800003F9FDFF81FFD0FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE868EFFFFFF800003F97B7F03FFCFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE9C2E3FFFFF000003F9F87C03FFC08FC0000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h0000000000000000000000000000FFFFFE082C0A3207841AE2107AF10000000BFFB4B35CF101685D0C62F9A8A59CCB5331253FDDECF0FFFFFFFFFFD17FF340000000000000000000000000000000FFFFFFE060DF362FCE12EBE0E5E80000000337EEF02DEA718EA0C2FA7F373689EA658533EEEE873FFFFFFFFFFFFE062090200000000000000000000000000000FFFFFFFC02CF92F303E7173BCE500000000007FE78DDB42580E556D67E8AD674148057FDFDDC07FFFFFFFFFFFFFFA3FF78000000000000000000000000000000FFFFFFFFC0342C31DA6F2C71FC000000000000ADDD9FB823F698BA46A2FCEC09EDBD446EBA08A7FFFFFFFFFFFFFFF77FBC00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF833FFA734A0FDE3D2000000000101A09FCA058D107DFEE927CA1938600620BF4109FFFFFFFFFFFFFFFFFDA7E0000000000000000000000000000000FFFFFFFFFDA32BCE5957FD3760000000000030EE9FF35A5C2C2176BFE67CD76C0FBB9BF510CFFFFFFFFFFFFFFFFFFF87F85C0000000000000000000000000000FFFFFFFFFFF810F64BA19EFEC0000000000001EE5FFD72449818980F32580C6DDC280BE5AD47FFFFFFFFFFFFFFFFFFF57C200000000000000000000000000000FFFFFFFFFFFF80B7400439E4000000000000009C305FF21FD81D128FDDFB209746A50727CE0FFFFFFFFFFFFFFFFFFFFD9FC4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF82619B5DFC0000000000000009A2003BC7191EBD3711E93C053309EB20281FFFFFFFFFFFFFFFFFFFFFFABC20000000000000000000000000000FFFFFFFFFFFFFF8902087E8FFFA00000000000EC200007A6AC2088225548849CAFA8683C3FFFFFFFFFFFFFFFFFFFFFFFE1200000000000000000000000000000FFFFFFFFFFFFFFFEC450D47FFFFFFFFA000000B6000000761E7B4269B64537E0AF8485FFFFFFFFFFFFFFFFFFFFFFFFFFFD3B0000000000000000000000000000FFFFFFFFFFFFFFFFE5DC87FFFFFFFFFFF000006B4000001B0B5512A054665C8DFF61589FFFFFFFFFFFFFFFFFFFFFFFFFFF8B;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFEA7BFFFFFFFFFFFFFFE0229C0000001AAA42E9B9847C158F98115FFFFFFFFFFFFFFFFFFFFF800001FEC0000000000000000000000000000FB70CF9FFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFC5C000000020F0CDACA7668F9C2C73ADFFFFFFFFFFFFFFFFFDA0000000067C0000000000000000000000000000000000071CFE7FFFFFE7FFFFFFFFFFFFFFFFFF2C600000003EAECFE596F3EE177228F7FFFFFFFFFFFFFE00000000000000020000000000000000000000000000000000000000003FFFBDFFFFFFFFFFFFFFFF16676E0000002D6003FD4F01FEBFCF2C1FFFFFFFFFFFE2000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67 .lut_mask = 16'h5044;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65_combout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66_combout ) # (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~65_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~66_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~67_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68 .lut_mask = 16'hAAFC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFF9BE0000000000000000000040000FFFFFFFFFBBFAC9C1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFF801C00000000000000000000040018FFFFFFFFEF1FACFD0FFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFE80080000000000000000000004001FFFFFFFFFDF07ACE3BC1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFCC0C000000000000000000000000401FFFFFFFFFFDF80ACFF0FE647FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFDFC800000000000000000000000000403FFFFFFFFFFDFE0D5F70E4E7BF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFF7FF9000000000000000000000000000000277FFFFFFFFFF8FF825780076780009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFF0FF00000000000000000000000000000000FFFFFFFFFFFFC7FC43B307FAFC80004FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF0081000000000000000000000000000003F9FFFFFFFFFFFFE4FFC49A078274000803FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h0000000000000000000000000000FFFC000000000000000000000000000000000FFFFFFFFFFFFFFFD018FA967310FC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FE80000000000000000000000000000000003FFFFFFFFFFFFFFFF40F000783F3F60000020F9FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003C00000000000000000000000000000000001FFFFFFFFFFFFFFFFD8FBF7F49B7D80000000B5FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFFFFB0639EB80BB700000000607FFFEFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFDDDB9E71FA5100000000000DFF479FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE477B71B72F69000000000000CF801FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFE07532CCFF100000000000000000003FFFFCFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFEC75352BA459200000000000000000207FC0C7FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFDDFFFF8000000001FD91FC0BFFBFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFCDFFFF8000000001FDA3F00BFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000001BFFFFFFFFFFFFFEDFFFE0000000003FD93F00BFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000024FFFFFFFFFFFFFFFEDFFF80000000003F1D3F00BFFFFFFFFFFFFF1C00000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000CFDFFFFFFFFFFFFFFFF3FFF00000000003F8A1F00BFFFFFFFFFFFFF808000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00000000003FAB1F00FFF7FFFFFFFFFFDC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE80000000001FFB1B00FFF7FFFFFFFFFFFCC0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF600000000008FCB1980FFF7FFFFFFFFFFFFE0100000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'h00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFB00000000000001C91F80FFF7FFFFFFFFFFFFE03000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFC000000000000326159F80FD30FFFFFFFFFFFFC7F1E000000000000000000000000000000000000000000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000E48CFFFB79FFFFFFFFFFFFE7F3FF8000000000000000000000000000000000000000000000000000060046FFFFFFFFFFFFFFFFFFFFFFFFFE40000000000004001500EE0E6FFFFFFFFFFFFFFFFFFF80000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'h000000000000000000000000000000000011E8FFFFFFFFFFFFFFFFFFFFFFFFFFF40400000000000040137A643C078BFFFFFFFFFFFFFFFFF8380000000000000000000000000000000000000000000000200FBFFFFFFFFFFFFFFFFFFFFFFFFFFFF704000000000000001518FFC2FC1BFFFFFFFFFFFFFFFFFE1F800000000000000000000000000000000000000000000775BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0040000000000039804E6013F80EBFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000019B2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC004000000000007FE00820FFFFF43FFFFFFFFFFFFFFFFFFFFF9000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ) # 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  & 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hAAE4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000007FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000400000000001FD3FFD63A40E107FFFFFFFFFFFFFFFFFFFFF04F80000300000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000040000000000DFCF32FDF7F0C013FFFFFFFFFFFFFFFFFFFFFFC28FEF4700000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000040000000000DFCADC1001FB015BFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF8F7E0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000040000000001DFC344FE09FF082BFFFFFFFFFFFFFFFFFFFFFFFFFB83FFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000004000000000FFFC3A7E998CFFB2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000004000000003FFFC3EF872FE88133FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000400000000FFFFCCE79469E8C433FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000400000001FFFFD43FE787F847B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000400000007FFFFF46F9565F8450BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFEF800000000040000000FFFFFCC7B1625F821C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF81000000000040000003FFFFFECFB16B5B815C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004000000FFFFFFFA3920653EE7C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF800000000000004000007FFFFFFFEF926306A350FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF3CC000000000000000400001FFFFFFFFFAF7DB0AA3CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFF7EC0000000000000000400003FFFFFFFFFFFB238E887DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFB2000000000000000000400007FFFFFFFFF3F2CC3E3FBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000007FFFE77D4FFFFFE000003F9FBA003FFC1FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE99D11FFFFE000003F9F9A183FFC0BFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE9BA53FFFFC000001FDF9FF81FFE0FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFEF0581FFFF8000003F9F9ED81FF81FF80000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFCF18DFFFFE000003F971CD80FFA5FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE3049DFFFFE000003FD60CD81FFA0C7F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE7099FFFFF0000003F960C180FF81C788000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE6985FFFFF0000001FD00C181FF85FFFF600000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007FFFFFEBE76FFFFF0000001F980C181FF8FFFFF200000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFEEECC7FFF80000001FA90C101FFBFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CFFFFFFEB4F7BFFE00000003FA904101FFDFFFFF2000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EFFFFFFE3C57FFFF80000003FA104201FFFFFFFFFC0000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000007FFFFFFFEACD7FFFD00000003F9905201FFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000009FFFFFFFFF7ADFFFF800000003FD828E01FFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFAFFFFF000000003FD01FE81FFBFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFBEFFFFE000000001FD01FF01FFBFFFFFFFE000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hE4AA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000012FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000199421FCE00000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001CEF59E3600000000000000000000000000000000000000000000000000000000000000000000208FB03B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007EF61F780000000000000000000000000000000000000000000000000000000000000000000EFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC000000029FA061A0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h0000000000000000000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000EB878646000000000000000000000000000000000000000000000000000000000000000007E7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000CF64534000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00000000022CDC68800000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000014F61C100000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000001BF79D7000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000ED7F6E000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000053FB0A000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000134AAC00000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000003CD770000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000003E890000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000000012C80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000034E0000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000042DC0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000030F40000000000000000000000000200000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000000000000000012EC00000000000000000000000001E0000080000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000000000000000000001ED400000000000000000000000017F800200000011;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF800000000000000000000000008400000000000000000000000001FFB866F08000100000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF3000000000000000000000000006A0000000000010000002C00DF7FFFFFFF7FFC00180000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE7B9F800000000000000000000000000030000000000000002C0FFAC3FBFFFFFFFFFFFC00320000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00680000000000000000000000000002800000004020FE3FFFFFE7FFFFFFFFFFFFFFE39FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF7CFE00000000000000000000000000000004000000005839FE7FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF3DFECC8000000000000000000000000000000730000000BC7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFE63800000000000000000000000000000000000CB0000217FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFF8710000000000000000000000000000000000021900016FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFEF7FEE00000000000000000000000000000000000047C001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFEC3A040000000000000000000000000000000000000350CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFEE000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFEDF0000000000000000000000000000000000000000003C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFEFFF0C0000000000000000000000000000000000000000003C10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFF80363DE0000000000000000000000000000000000000000003E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFAC01E70C0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000FFF76A0013200000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFB068100000000000000000000000000000000000000000000082FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FF8D0000000000000000000000000000000000000000000000E043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000BFD00000000000000000000000000000000000000000000001C5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000000000000000FFC0000000000000000000000000000000000000000000000FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000BF80000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000300000000000000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000397BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000204FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hEE50;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFDB6D352BA0500000000000000000000072E02BFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000037FFFFFFFFFFFFFFFFFFCF75352BA05000000000000000000000018009C0F847FBFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFD7933292059080000000000000000000000000050030070000000000000000000000000000000000000000000000000000000000079FFFFFFFFFFFFFFFFFFFFFF6135562009100000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000E03FFFFFFFFFFFFFFFFFFFFFFFF64331B7F180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013E0FFFFFFFFFFFFFFFFFFFFFFFFDEA0F514FD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFF61BFE1E68040000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80F3EB9D1CF000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000787FFFFFFFFFFFFFFFFFFFFFFFFFFFE004C1EA39B000000000000000000000000000000000000000000000000000000000000000000000000000000000003C987FFFFFFFFFFFFFFFFFFFFFFFFFFFFE80051A20AA6000000000000000000000000000000000000000000000000000000000000000000000000000000000413FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80035CF3B8E000000000000000000000000000000000000000000000000000000000000000000000000000000000F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000063BD770E0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE202007C3CF6E600000000000000000000000000000000000000000000000000000000000000000000000000000181FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001F7A0C52000000000000000000000000000000000000000000000000000000000000000000000000000001C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001CC6DF42000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000416483CC0000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hE2CC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37_combout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39_combout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63 .lut_mask = 16'h0A0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~69 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~69_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~68_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~63_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~69 .lut_mask = 16'hFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'h000000000000000000000000000000000000000000067FF9FFFFFFFFFFFFFFFE0FBFDFFFFFFFF3BA7E018FFFFF3781E60000000000190FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFE1EBFDFFFFFFFFE32DC04800047C7F16000000000003FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000008000FFFFFFFFFFFF263F9FFFFFFFFFE70000200042008B0000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000581FFFFFFFFFF73F9FFFFFFFFFFE60042000C000100000000C0BFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000015FFFFFFFE123FDFFFFFFFFFFFCC0FB0000000000000003EFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000005EFFFFFE1027DFFFFFFFFFFFF807FFF0080020000185FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFE031FDFFFFFFFFFFFF80F0FFFC0002000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFE093FDFFFFFFFFFFFF8061FF00000200000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000003FEFFE0BBBDFFFFFFFFFFFF8070FF780003000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000003FE0BADDFFFFFFFFFFFF8070FFF8000300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000003FE05BFDFFFFFFFFFFFFC070FFF8000200000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000011FE17B79FFFFFFFFFFFF80F0FFF80002F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000047E17A7DFFFFFFFFFFFF81F0FFF800037007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000DFFFFBECFFFFFFFFFFFFC07C3FF00042F0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFE64EFFFFFFFFFFFC0745FF8000300003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFE7C7FFFFFFFFFFC07C7FC00003F703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFF79244E2B6932FDBAF8200FFFFFFF401280FBC000044682016A1BD21B84D24D0F7FFDFECF0000000000005000000000000000000000000000000000000FFFFFFFFBC482E8C8CB0F79F040FFFFFFFFCC83827EDE5010C38E67EA4B7A43D682EC23FFFFE8700000000000000800000200000000000000000000000000000FFFFFFFFFD002426922F5C44018FFFFFFFFFF839A23FB80A031F5FF4A492C4A6D169CB7FFDDC0000000000000000200000000000000000000000000000000000FFFFFFFFFFC665154826DF8E03FFFFFFFFFFFF7B00C3FB4005039364F886FE40C12C3FFFF209800000000000000003000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFCCC9248249D01C0DFFFFFFFFFEFE7F0001DDE00080E34DFC805B7146D6FDFF400C0000000000000000032000000000000000000000000000000000FFFFFFFFFFDCC0A2C93522C85FFFFFFFFFFFCF3D000E3FDC0041B049B0809B6DB689EDFD00A00000000000000000002000000000000000000000000000000000FFFFFFFFFFFFEE2492CA41013FFFFFFFFFFFFE3B80004FE020207269E090014905E7F7E50B000000000000000000000100000000000000000000000000000000FFFFFFFFFFFFFF424922861FFFFFFFFFFFFFFE7BCFA005FFF8101EC9069240054997FDA7FE00000000000000000000010000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFD05094A03FFFFFFFFFFFFFFE3FDFFC4086D7EC1EF104DAE4CA8C7F7E0380000000000000000000000008000000000000000000000000000000FFFFFFFFFFFFFFF6892D01FFFFFFFFFFFFFFFF3FDFFFF8396C3E0F314749B6D034FF783C00000000000000000000000025000000000000000000000000000000FFFFFFFFFFFFFFFF38520FFFFFFFFFFFFFFFFF7FDFFFFF85FE0605B1264DA404E3FC852000000000000000000000000001000000000000000000000000000000FFFFFFFFFFFFFFFFFA08FFFFFFFFFFFFFFFFFFBFDFFFFFE07F50005806648126CFE15F800000000000000000000000000028;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF64FFFFFFFFFFFFFFFFFFBEDFFFFFFE0F0BF0EAA344AD12B780F20000000000000000000007FFFFE0080000000000000000000000000000FB70CF9FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFE3A5FFFFFFFC08F3056B5BCCFC0FF739A0000000000000000025FFFFFFFF9800000000000000000000000000000000000071CFE7FFFFFE1FFFFFFFFFFFFFFFFFE039FFFFFFFD8310005F6F3EFDBFE2BDC00000000000001FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000003FFFF9FFFFFFFFFFFFFFFFEFF6DFFFFFFFDB0C00059FFE07DFFF1EC000000000001DFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74 .lut_mask = 16'h5044;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init3 = 2048'h0000000000000000000000000000F6E4C0000000000000000CF1000EFB1C00007007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FC000FE3E00003FF00007FFC00000000000000000000000000000BF8AE0000000000000080381001FEFFC0000203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FC001FE3E00003FF80003FFC00000000000000000000000000000502020000000000000000003001DEFFBC70C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FC001FE3800007FFC0003FFC00000000000000000000000000000C0000000000010000CD02007001DE7F943FF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FC001FA380000FFFC0007FFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init2 = 2048'h000000000000000000000000000082208000000000000CF0301FC00DE007A7FF803FFFFFFFFFFFFFFFFFFFFFDEFFFFFFF800000F8001FA300000FFFC0007FFC0000000000000000000000000000082208000000000000C60303C0101FFFE7FFC9D3FFFFFFFFFFFFFFFFFFFBFDEFFFFFFF800000F8001FA700000FFF80007FFC000000000000000000000000000008200800000000000098000737981FFFFE0021F3FFFFFFFFFFFFFFFFFFFFFFEFFFFFFF80000F40001FBB00000FFFC0007FFC00000000000000000000000000000802080000000000009C00004FDF1FFFFE002063FFFFFFBFFFFFFFFFFFFFFFEF8007FCF80008F0001FB010000FFF80007FF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init1 = 2048'h00000000000000000000000000008220000000000008098000E8FF75FFFFC002043FFFFFF07FFFFF8007FFFFFEF8FFFF8000083F0001FB390000FFF80003FF800000000000000000000000000000800000000000000311800182C71FEFFFC0021F3FFFE7F05E0007FFFFFFFFFEFBFFFFF000006C8001FB1F0000FFF80003FF800000000000000000000000000000C270000080000000018001E6871BF6F6C0027F3FFFFFF700001F7FFFFFFBFEFBFC7FF00000600007FB110000FFF80001FF800000000000000000000000000000C42C400000000000018003CC8619DC70E0027FFFFFF3BF3C0000007FFFFFFEF3FB7FF00000DA0007FA790000FFF80001FF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init0 = 2048'h0000000000000000000000000000C08240000000000001800F230211D983600267FFFFF3FF3FF000FF8FFFFFFEF3E37FF00000980003F8F10000FFF80000FF800000000000000000000000000000C04000000000000401800C3F0201D9D3800263FFFFF2E73FFFC07FE31FFFFEF07C7FF00000CB0007F8F10000FFF87800FF800000000000000000000000000000C03C00000002000000800C6B0001FD7AF00263FFFFFFC73FFFFC0FFDEFFFFEE7F07FF0000858000FFAF10000FFF80000FF800000000000000000000000000000C06800000003000000C06F3F0001FF3A5E82E7FFFFE7F081FFFE007CF00FFE70007FF0000820000FFAE10000FFF800007F80;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .mem_init3 = 2048'h0000000000000000000000000000C4BFE4004000000007FC00040000000000001FBD0000000000000000000000000000000000000000003F007007FFFFFF7FBF0000000000000000000000000000010FF8000000000001FE00030000000000019FFFC000000000000000000000000000004000000000001F0001CFFFFFFCFFF00000000000000000000000000000078100000000000000BDC0008000000000001F400000000002000000000000000000000000000000001F005FFFFFFFF0FFC0000000000000000000000000000000010000000000000020F0006000000000001F400000000078000000000000000000000078000000001F0FFFFFFFFFC1FFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .mem_init2 = 2048'h000000000000000000000000000000C000000000008000060C001800000000001F4000000000000000000000000000000001FA400000801FFFFFFFFFFF81FF80000000000000000000000000000002380140000001000100C3000600000000001F400000001000000000000000000000013FFFC003FF421FFFFFFFFFFE01FF800000000000000000000000000000B001FFC000E00000000030C00180000000001F40000000000000000000000000000003FFFFD7FFFC1E1FFFFFFFFFF803FF8000000000000000000000000000000000009000C000000000182001E0000000001F000000000000000383F007C0FFFFFF0FFFFFFFFF803E1FFFFFFFFFE003FF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .mem_init1 = 2048'h000000000000000000000000000000000C02000800000000060801F0000000001F000000000000007FFFF8403EFFFFFFF00030FFF013FE1FFFF9FFFFC003FF80000000000000000000000000000000000003A0080000000200C603FC000000001F440000000007FFFFFFF885FFFFFFFFFFFF0F3E01FFFE1EFFD3FFFF000FFFC0000000000000000000000000000000103000020000000000002503FD0F8000006F000000000FFFFFFFFFFC0FFFFFFFFFFFF800085FFFFE1E00001FFC0007FFC0000000000000000000000000000000861C18420000004000003103F8C0000000628080000FFFFFFFFFFFFFFFFFFFFFFFF800000F81FFFE1E00020018001FFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344 .mem_init0 = 2048'h000000000000000000000000000000010818000000000000000B03F2F800E00060C00007FFFFFFFFFFFFFFFFFFFFFFFFF800000FC01FFA1E00000078001FFFC00000000000000000000000000000FFC02800000000000000001301F6F400200070C0007FFFFFFFFFFFFFFFFFFFFFFFFFF800000FC003C21E000000F0003FFFC00000000000000000000000000000FFE4000000000000000001230166F900000058C0CFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FC001FA1E000003F0006FFFC00000000000000000000000000000FBF7000000000000000017F900C6F8C0000078407FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FC001FE3E00000FF0002FFFC0;
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = 2048'h00000000000000000000000000008004480000060000004843250001D93A5160677FFFD1F0C007FF000CF90FFE30007FF000082C001FFAF90000FFF000007F8000000000000000000000000000000040D0000002000001F0617F8001E1EBD0026F7FFFDDF0C201FC0101F90FFE10007FF0000890803FFA790000FFF800003F800000000000000000000000000000408000000000000003F069FD0001E1E7D2026F5FFFD3F0C780000081790FFE00007FF00008C8007FFA790000FFF800001F80000000000000000000000000000000040800000000000213FBB20001E10774026F5FFFC438C2E001E001712FFE00007FF000080380FFF8790000FFF800000F80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = 2048'h00000000000000000000000000000000120000000003013979FB0101E39530026F5FFFCCF0C07FFFF801000FFE00007FF00008E000FFF87C0000FFFE00000F8000000000000000000000000000003C6410000008003380CFD3648101E69DD0026F5FFFD3A0C01FFFF87D000FFE60007FF00018E000FFFC7C0000FFFE0000078000000000000000000000000000003C1010000030007ADD8364CFC121EE5DD0026F5FFFCCAAD03FFFF07D0A0FFE70007FFFE01FFC80FFFA7C0000FFFE0000030000000000000000000000000000001B982A000060007D75E729B7C151EA6DF0026F5FFFDC07C67FFFFC7CF83FFE7C007FFFFFFF4080FFFA060000FFFE00000100;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = 2048'h0000000000000000000000000000F8883C0030028CF908E6BDBCB6D1CCF774006FDFFFD2E3E7FFFFFFFEF80FFE3F807FFFFFFF0000FFF9060000F807FC0000800000000000000000000000000000FC4240001C0EEC7E1576FE7A90C214FB3E006FDFFFD63366FFFFFFFEF80FFE0DE07FFFFFFF1381FFF9EF10000000000000000000000000000000000000000000FF8202101D2E14350227203A27C014FB3E012FDFFFD43BF0FFFFFFFEF00FF60FE07FFFFFFF0381FFFFFE00000000000000000000000000000000000000000000FFF00F50041E011C0804513F2A0002E9C3C06F9FFFC1A7A0FFFFFFFEF00C0007C27FFFFFFF0001FFEF600000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = 2048'h0000000000000000000000000000FFF200C02408073BE70FBF339DDC03FC03E48F3FFFC787ADFFFFFFFEF0380087023FFFFFFF5C01FFC73000000000000000000000000000000000000000000000FFE24E4D1C5B03F2B7B37D130F0007FE01E4879FFFC403B9FFFFFFFEF1F0008000EDFFFFFF4081FFC53E677F7FFFEA673E000000000000000000000000000000BFF0847F8D7102244F8A1E1F6DFEF83E21E6C78FFFC263BBFFFFFFFEF7F80080000F07FFFFFE00FF84E6A933C5CAAFCBC7800000000000000000000000000000FFF993ACBD71E0A5BDDAEAF0CFFE007E01FE7C87BFC7F2BFFFFFFFFEFFFFFF000000707FFF0100FC020885CF21FFF3AD9D80;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a344~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71 .lut_mask = 16'h3120;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~71_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72 .lut_mask = 16'hFF40;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = 2048'h000000000000000000000000000097F5FF3E99CEE3F5FCD3E4FD4BF9FFB0FC2312813FCC1EBEFFFFFFFEFFFFFF0000000307FF0380F8044CDECDCFFEFE672F8000000000000000000000000000007FEFEBBCF65E10099FCC40056D602AF964F73F819F8126BEFFFFFFFEFFFFFF00000000201FFE00F80F3BB3F3777F30007F8000000000000000000000000000003FF7F811A384100F90D60125B73F8B23A99D70818F8747B97FFFFFFCFFFFFD00000000021FFFF0F014CEDDDD9DC00003FF800000000000000000000000000000BFFFFC0F2AA7381FE313E580BC50526EEC5F7190870C07B3FFFFFFFEFFFFFD0000000000211FF8E0799333678000201FFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = 2048'h00000000000000000000000000007C7FF8F9A4FF946EAD98DA0CEB66D44CA33546A01F0007A0FFFFFFFFFFFFFC00000000000607FC60B77CCC00000000FFFF800000000000000000000000000000F47FF8A9C662A00889D7E21C74F7FF9F7E4ECA14260007627FFFFFFFFFFFF8000000000002007E61CD900000000003FFFF800000000000000000000000000000BF7FFEEEB8FD2C3824D83C3E763EBB3FCAB7AD59210027E27FFFFFFFFFFFC0000000000000003FE60000000000001FFFFF80000000000000000000000000000022BFFD7F00F11EA9C3380610718FBDCDE3FDAF52E1C03FF87FFFFFFFFFF300000000000000001FCC800000000024FFFFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = 2048'h00000000000000000000000000003578188004F17065983D8A191D8165833CF333E8E1FED33C7FFFFFFFFFF77C0000000000018007F9000000000193FFFFFF80000000000000000000000000000001FB828D6193505F84FE784B7D400940493FDACB51E000387FFFFFFFFFC27C0000000000004001D000004000038FFFFFFFFF000000000000000000000000000001FFF87D6747D564387FE4DEA54001E84BCBD0A745E000383FFFFFFFFF41FC0000000000001800AC000006B07E03FFFFFF000000000000000000000000000000FE800035E486145D1B56CBE936B0003823F74FFB49C0021C1FFFFFFFFFC1BE000000000000000003E5203FCFFC001FFFFDFE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = 2048'h000000000000000000000000000076A4046284D61834235CBF75C9E0003BFFF9B7EF2E00020E3FFFFFFFFFE4BE000000000000008001FFADFFFFFC00000420590000000000000000000000000000608A6E8B088280FD3EBE7DBA69C0002707CEBB5FF800001F7FFFFFFFFE00BF000000000000000003FFE3FFF8F80001BFE7750000000000000000000000000000912220707832C1162D5A5FCDAB6FE006C988E1FFFE00000F7FFFFFFFFFFF23FFFE00000000000BFFFFFDFF83FE017AA003D0000000000000000000000000000024C9A0227A399FE13FBFDFF9EC3B1FFF7E7F03FFFE0000477FFFFFFFFFFFFC000000000000000003FFF8F80FC268000008E3;
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h00000000000000000000000000004484F01AA8C3B8EDA48D3746D4000FA6B70203FFFF0000003FFFFFFFFFFFFFFFFFF98000000000BFFFFE00F00000000000E6000000000000000000000000000014BCC8012E08E5D924763BD20000000CB98303FFFFE000000381BFFFBFFFFFFFFFFFFFFFFFF9A7DFFFF00F80000000000048000000000000000000000000000095A9200019844DD1076ABEABF0000010C8E300FFFFFFFF47E1F0000001FFFFFFFFFFFFFFFFFFFFFB80009FC20000000000210000000000000000000000000000A0AE09C2701587F471F4299920010007E1C300000FFFFE0800041FFFFFFFFFFFFFFFA00000000002FFC027FF00000000007A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'h000000000000000000000000000093B922049011CEFC0D436190583A020F83830002FFFF0000000EFFFFF8FBFFFFFFFFF84000080000BE0017EBC000000000140000000000000000000000000000001E8E458ED0AFFC04B9E082003C180E078C0005DFFFCBFE0060060E3FFFFBF7F7FFFFFF7E00004036001FF800000000003C000000000000000000000000000021AC01300CA6D9380D105B4500000001830E0000002BFF739FFED42995A3A1A9168D36EC77C367FDFD004F0000000000001D0000000000000000000000000000084FC806618050B8C7FF205A00089C0E81F800000777B73E4523F2FDDF7FE7F7EBB31806D8B6166000FFFC0000000000001E;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h0000000000000000000000000000FA27095C1FCC40D485C409180000301C4000327ABA14A5657DB5AD5254A29932E13A40DB43FFFFBFC5800C0000000000000A0000000000000000000000000000CA004049FF4CAEA0E4C033EC30C0C20040BFFFFB99EE9E115181BD2A0103870E68A34D34DFFBFFD5E75E00000000400000030000000000000000000000000000FCD44DB247ECA43C49D4DCC008031C00A03FFE7FE028CF033BD7715230CB872CD370E8243FDB35E50CC1FFFC0000000000010000000000000000000000000000F80C0A4D50B8B128BD8C1866190C280500070731D6000080167243D2F488D0A1D944D348FFFFEDEE7C0C0001800000000A89;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'h0000000000000000000000000000FF8782B252AEEE35D83EF046000000080001D1CBD320FD71CB924BC0E0AD40D537619243FFFFFFFEB06000002400000000000000000000000000000000000000FFFCBC06AE070F0FE27468FE021800C000016023FC011888A97ADE80A5683258A649A4A7FDFBF2EFC30000000480000000010000000000000000000000000000FFFFFD422AA7471FF3B18A801401830000001506FE9E441090CCB4B6A4294E43B0D36C9EF7FF8FDA180000000180000000140000000000000000000000000000FFFFFFD1904C49967D0D3A8728023BFFE900006C3EDE80621061B446352D0DCA65894C7CFFFDFE0880000000003000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73 .lut_mask = 16'hA280;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~74_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~72_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~73_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75 .lut_mask = 16'hF5E4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000780632400060000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7000000000F0063FF00028000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001F0063F67C1DE000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001F8063FB0007F00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000005FE033F3000FF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8800000000004FF81CFB0077F000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000047FC3F88FFF9F800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0600000000000004FFCC81FF965C0000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000018F994FC707C00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000180000007FF7F000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000014007F80387FD000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000011B9F823FFFF500000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000017C3B800FFE61000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000044870F772E69000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100000000000000000004AF233FF008000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000044AF0E7A440200000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC038FFC0000400000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFC03BFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFC038FF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000024FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FEFF0000000000000000E3FFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000CFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFC079FF00000000000000007F7FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC078FF000000000000000023FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC038FB0000000000000000033FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4028FB8000000000000000001FEFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'h00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8028FF80000C0000000000001FCFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD200C7F800233000000000000380E1FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001F83FFFB0F000000000000180C007FFFFFFFFFFFFFFFF00000000000000000000000000000000000060046FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000DFFFE007F8000000000000000007FFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'h000000000000000000000000000000000011E8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000861FFFFF8C000000000000000007C7FFFFFFFFFFFFFF00000000000000000000000000000000200FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC002F8003FFC1C000000000000000001E07FFFFFFFFFFFFF0000000000000000000000000000000775BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003E1FFFF80F6000000000000000000000FFFFFFFFFFFFF000000000000000000000000000019B2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82000E1FFFFFFB20000000000000000000006FFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout )))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hBA98;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000007FFFFF7AFBFFFFFFFFFFC07C63080003E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFF759F5FFFFFFFFFFC07C60F00003F403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFFBFF7FFFFFFFFFFE03C64100001F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFF75CE5FFFFFFFFFFE07C67300003E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFEAFCE5FFFFFFFFFFE074E4300001A0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFDFD65FFFFFFFFFFE035E4F00001F3807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFF774E7FFFFFFFFFFE075E4300003E3877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFF0A067FFFFFFFFFFC031E4300003A00009FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007FFFFFFBFBE7FFFFFFFFFFC079E430000300000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFBFE67FFFFFFFFFFC078E438000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000CFFFFFFFDB5FFFFFFFFFFFFC078E438000600000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001EFFFFFFF13DFFFFFFFFFFFFC070E41800040000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000007FFFFFFFFCFDFFFFFFFFFFFFC078E51800040000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000009FFFFFFFFFFBFFFFFFFFFFFFFC039E718000400000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFBFFFFFFFFFFFFFC031FFF8000400000001FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC031FFF0000400000001FFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'h00000000000000000000000000007FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00C00AE05BF1F04000000000000000000000FB07FFFFCFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2013CF42000FC01000000000000000000000003D7010B8FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2017C32FFFFB0198000000000000000000000000001E0070810000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE201F0071F7FF0C28000000000000000000000000047C000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001F801AEEEFFC2800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001F00717CE8843000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001808735EE8C43000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000103FE28EE844300000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000030007346E8440800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001004F346E8040000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000804F396A8140000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000206E1162EC4000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000C6E11268040000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FC9228040000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000711AE8840000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000180E389E000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hE6A2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000005AF0E7A0400000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000052F0E7A0400000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001056F2D720600800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86000000000000000000000846F4812040100000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF1FC00000000000000000000000642B0F77F400000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEC1F0000000000000000000000001C0BF3FEF800000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE40000000000000000000000000000770E1FDF000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000008C603FE40000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF8780000000000000000000000000000005FFE1C0800000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFC367800000000000000000000000000000000501D857C00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFBEC000000000000000000000000000000000000361F244C00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0C8000000000000000000000000000000000000665FC04C0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFE6000000000000000000000000000000000000000773ED9DC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFE7E00000000000000000000000000000000000000005CCFE65C00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFE3E00000000000000000000000000000000000000005D4360CC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFE000000000000000000000000000000000000000000905604840000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFED000000000000000000000000000000000000000001D03290D600000000000000000000000000000000000000000000000000000000000000000FFFFFFFEFFFC0000000000000000000000000000000000000000001BFD5907600000000000000000000000000000000000000000000000000000000000000000FFFDF704FC4C0000000000000000000000000000000000000000000C7D7116E00000000000000000000000000000000000000000000000000000000000000000FF100000E0000000000000000000000000000000000000000000000F4EB009C0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h0000000000000000000000000000FD80000000000000000000000000000000000000000000000000000FFAD80580000000000000000000000000000000000000000000000000000000000000000081800080000000000000000000000000000000000000000000000002E09F4C8000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000201C386800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FE03600000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000137D85100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000076DFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000777AA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F378C00000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000002333D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0F100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FDC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BE4000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000005648000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035E00000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067000000000000000000000000001E000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005C000000000000000000000000017F800200000011;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000005E80000000000000000000000001FFB866F0800010000000000000000000000000000000000000000000000000000000000000000000000000000000000000005E8000000000010000002C00DF7FFFFFFF7FFC00180000000000000000000000000000000000000000000000000000000000000000000000000000000000000021000000000000002C0FFAC3FBFFFFFFFFFFFC0032000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A00000004020FE3FFFFFE7FFFFFFFFFFFFFFE39FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000004400000005839FE7FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000630000000BC7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000490000217FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000020900016FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000468001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000003C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000003C10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000003E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000082FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000E043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001C5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000397BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000204FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hD9C8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hDDA0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41_combout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43_combout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70 .lut_mask = 16'h0A0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~76 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~76_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75_combout ))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~75_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~70_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~76 .lut_mask = 16'hFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = 2048'h0000000000000000000000000000C2044800000000000040053503FC1FFBC00390C00035473FFFFFE18109FFF880007FE0000F1EC3FFF9C000007FE7FE000080000000000000000000000000000043009000000000000020050C03FC1FEBC00190C00033333DFFFF3F830DFFF880007FE0000FA0C3FFF9D000007FEFFF8000000000000000000000000000000000428000000000000000E005B483FC1F63C00180E0003FD338CFFE03C30DFF0880003FE0000F8003FFF9C000003FFFFF8000800000000000000000000000000000040400000000000001E0018203FE1F01000380E0003E3F3F810000C30DFD0080001FE0000F93C3FFF9C000007FFFFFE00080;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = 2048'h00000000000000000000000000003C0200000000000000E004BEFDFE1E00000380E00033473F8000000309FD0880003FE0000BE0C3FFF98800003FDFFFF0008000000000000000000000000000003C700000000000000801001A3EFE1F00000380E00067673F8000000109F90880003FE0000900C7FFF98800003FFFFFFF008000000000000000000000000000003C100000000000000900435139BE1E41C00380E00027432F800000010D3D0080003FE00FFF9EC7FFF9FC00003FE7FFFF008000000000000000000000000000009B980200000000000800416D2C5E1861C00180600033F139800000010DF9F080003FFFFFFF40C7FFF9FC00003FE7FFFF8080;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = 2048'h0000000000000000000000000000F8000000300000000484C055255F3873C0018060003DF720000000010D584080003FFFFFFF0007FFF8FE00003F0003FFFF000000000000000000000000000000FE024000100006002400000167003CFBC0018060003E3701000000010D180080000FBFFFFF1187FFF8FE000000000000000000000000000000000000000000000F0240000C000100100000047040F479C001C0200033E709000000010D100180000FEFFFFF0387FFF8D8000000000000000000000000000000000000000000000FF000100000000000004000D57FFCE9D83F8030002B640B0000000005000180003CF1FFFF0007FFFE600000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = 2048'h00000000000000000000000000003FF00080100000040800102004000203FE00D0B000265402000000000100018000C0007FFF5C83FFDE600000000000000000000000000000000000000000000019F407001000000000010A0034008403FC00D098002BEC0200000001000001800008007FFF4483FFBC359F7FFFFFFFF73E0000000000000000000000000000001FF48440000200000020460104FE7003FC0060880066F4000000000100073F0000000003FFFE01FFFD7ADFDD1FF753E0B48000000000000000000000000000004FF982A0000000044220800707FF8007FE027F810066F1000000000100000000000000003F0181FFFF23381454122898E300;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .mem_init3 = 2048'h0000000000000000000000000000001C04000000000007FC000C0000600003E01F800000000000000000000000000000000000000046C43FCFFE1FFFFFFF00400000000000000000000000000000000100000000000001FE101E0000008005FF9FC0000000000000000000000000000000000000000C8C3FFFFFFFFFFFFE00C00000000000000000000000000000000000000000000000BFC83F0000000023FF9FC00000000000000000000000000000000000000001801FFFFFFFFFFFF801C0000000000000000000000000000000000000000000000022F33FC000000047FF9FC00000000000000000000000000000000000000000001FFFFFFFFFFFE001C0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .mem_init2 = 2048'h0000000000000000000000000000008000000000008000060DCFF80000003FFF9FC000000000000000000000000000000000000000001C1FFFFFFFFFFF8001C0000000000000000000000000000002180040000000000100E3FFFC000063FFFB9FC000000000000000000064380000000000000000008C1FFFFFFFFEFE0002C000000000000000000000000000001821FFC000E00000000038FFFF4F81FFFFFF9F4000000000000000A0000000000000000000000001FC1FFFFFC589FC0003C000000000000000000000000000001E38009000C0000000000E1BFFDFFFFFFFFF9F4000000000000007C3F07FC0FDFFFF00000000001FFC1FFE370001B00003C0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .mem_init1 = 2048'h00000000000000000000000000003E7C0C22000000000000030FFFF7FFFFFFFF9F780100400000003FFFF8403FFFFFFFFFFF000005FFFC1FBC000000C00003C00000000000000000000000000000FC76000380080000000000C3FFF9FFFFFFFF9FF00000000001FFFFFF5BFFFFFFFFFFF07BDF00FFFFFC1F0000000180001FC00000000000000000000000000000E01420000200000000000021FFFE7FFFFFFF9F4B807E0001FFFFFFFE7FFFFFFFFFFFFA1807F0FFFFF81F0000000780001FC00000000000000000000000000000008FDC184200000040000005FFFFBFFFFFFF9F781E2F01FFFFFFFFF8FFFFFDFFFFFFFC0003FE03FFE81F0000001F00000F80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338 .mem_init0 = 2048'h0000000000000000000000000000FF05C818000000000000000BFFFFCFFFFFFF813FFFE07FFFFFFFFFF9FFFFFDFFFFFFF00007FE003E601F0000007F00000FC00000000000000000000000000000FFCC28000000000000000013FFFFFBFFFFFF803FFC00FFFFFFFFFFFFF7FFF1FFFFFFF00007FF0007801D000000FE00001FC00000000000000000000000000000FFE400000000000000000113FFFFD8FFFFFFA03FE000FFFFFFFFFFFFF7FFF1FFFFFFF0000FFF0007F01D000003FE000007800000000000000000000000000000FFF700000000000000000331FFFFFF3FFFFF803F0001FFFFFFFFFFFFFFFFFDFFFFFFF8000FFF0007FC3800000FFE80000780;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a338~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78 .lut_mask = 16'h3210;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init3 = 2048'h0000000000000000000000000000F7E4400000000000000003A0FFFFFFCFFFFF81380001FFFFFFFFFFFFFFFFF1FFFFFFF0001FFF0007FC3800001FFFC00001800000000000000000000000000000FFCAE0000000000000000200FFFF7FFBFFFF80000001FFFFFFFFFFFFFFFDF5FFFFFFF8001FFF0007FC3000003FFF80000380000000000000000000000000000079F020000000000000000002FFFFDFFCFFF781400001FFFFFFFFFFFFFFFDE1FFFFFFF8000FFF0007FC2000007FFF000003800000000000000000000000000000D200000000000000004000017FFF9FF97ECBC1400001FFFFFFFFFFFFFFF5C9FFFFFFF8000FFF0007FE200000FFFF00000380;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init2 = 2048'h00000000000000000000000000008220800000000000082030183FFFC919B8003D400003FFFFFFFFFEFFFFF101FFFFFFF00007F00007FE2000007FF700000380000000000000000000000000000082228000000000000800001C7FFFD00000F0BDC00003FFFFFFFFFE7FFF01C9FFFFFFF00003E00007FA6000007FFF000003800000000000000000000000000000C20180000000000008000000DFFFC0000001CFC00007FFFFFFFFFE3FFF79F9E3FFFFF0000FF80007FB0000005FFE000003800000000000000000000000000000822080000000000001800001C7FF80000001C0C00007FFFFFFFFFE41FFF1F9E00000000007D80007FB0000003FFE60000380;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init1 = 2048'h0000000000000000000000000000822000000000000000000067873F80002001808000002FFFFFFC00037FF1F080000020000FC00007FB0100007FFF700001800000000000000000000000000000C2000000000000001100006D03BE10002001808000001FFFE00020037FF1F080001FA0000F4EC01FFB0100007FFF300001800000000000000000000000000000C27000000000000000000045073E1800200380000007E7F8007E7007FEE1F1B0003FE0000F0EC03FFB0000007FF7300001800000000000000000000000000000C42C4000000000000000005F073E19802003800000223FBFF03C006FF6F1E0F0C47FE0000BF0C03FFB0000003FFF38000180;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init0 = 2048'h0000000000000000000000000000C0824000000000000080003F033C398320039000003E37FFFFE0000F5471D081E07FE0000F93803FFA0000003FFFBC0001800000000000000000000000000000C0400000000000000080020303FC1FF3A0019080002C17FFFFFC000714B9F8B0007FE0000F93C07FFB0000003FFFE80003000000000000000000000000000000C23C000000000000000003D303FC1DFBC00190800023077FFFFF800101F1E080007FE0000F8000FFFB0000007FFFFA0001800000000000000000000000000000C2680000000000000000402703FC1FFBC001908000361F3FFFFF80010FF1E880007FE0000F0CC3FFFB0000003FFFFE000080;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~78_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFE07E77FFFFFFFE46CFFE9900002E083FA0000000000000000013FFFFFFFFFE7400000000000000000000000000000FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE274E7FFFFFFFFCC49C1DBF9DFB91E1B000000000000007FDFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFEF394BFFFFFFFFFCCF1FE0FBDFE000D000000000000027FFFFFFFFFFFFFFFFFEF0000000000000000000000000000FFFF0801187E077DFFFFFFFFFFFFFFFFFFFEF762BFFFFFFFFFFC807F0FBFF00018000000000003FFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'h0000000000000000000000000000000000000060021001F3FFFFFFFFFFFFFFFE00C7DFFFFFFFFFFFCCFFCFFFE000000000003CFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000105FFFFFFFFFFFFE024FFFFFFFFFFFFFFBE7C001E800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000041F0187FFFFE09D7FFFFFFFFFFFFFAFFFFD7C0001000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFF0BC3DFFFFFFFFFFFFAFFFF41800017403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000002FFFEBC6FFFFFFFFFFFFFAFFFF0180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001EF66FFFFFFFFFFFFFABFFF0180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001FC4EFFFFFFFFFFFFFEA7FF8180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001EFEE7FFFFFFFFFFFFE8FFF8180001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000001E86EFFFFFFFFFFFFFE1FFFE080001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001F80EBFFFFFFFFFFFFE2FFDE080043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000018C5EFFFFFFFFFFFC0FFE3480003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001EF8C3FFFFFFFFFFC0FFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF0C100315026248272C00008000000000D2400AF10529A41AAC6689B64DB49B0F000022020C00000000000780041FE70000000000000000000000000000FFFFFFF020070085622602510004000000000041C8127F7284509249244934C9B4923180000008E0000000000001F18F4FFB0000000000000000000000000000FFFFFFFF0C023003904873400130000000000001190060BFE40F124B2C89341920146380000107000000000000006C0006510000000000000000000000000000FFFFFFFFF1800000000082040194000000000008022000EFF023B2496C91249B4936820008003000000000000000038003DD;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFF300000920940000E00000000000001004C220F4400FEE96C9B249A49AF00003D81800000000000000003701E770000000000000000000000000000FFFFFFFFFFC200000000800021F0000000000081400C8021AC1ABB4B249364924A5C1200904C0000000000000000005807800000000000000000000000000000FFFFFFFFFFFE0800804900018FFF7801C00000010003200FFA47194B649B6CB69A309C02A6600000000000000000000B03DC0000000000000000000000000000FFFFFFFFFFFFF100002504187FFFFFFFBF8001212000300000605D296CBA6D3694C012001100000000000000000000034021;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFE6000020023FFFFFFFFFFF180412000040820000F2DAC934935370080001000000000000000000000001C000000000000000000000000000000FFFFFFFFFFFFFF8E0902031FFFFFFFFFFFFFC401000001801041573FA493492D260010018000000000000000000000002FDF0000000000000000000000000000FFFFFFFFFFFFFFFE404419FFFFFFFFFFFFFFFE810FFE003201F988AD249ADB693C0800D800000000000000000000000001000000000000000000000000000000FFFFFFFFFFFFFFFFE400DFFFFFFFFFFFFFFFFE030FFFF00640872665A49256C9600006600000000000000000000000000078;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFEA47FFFFFFFFFFFFFFFFE475FFFFF88C030013495827449CC002600000000000000000000000000001B0000000000000000000000000000FFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFE381FFFFFFC1800423DD25AE71F1100340000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFEEFDFFFFFFFC79CF007F001E74C0C036400000000000000000000040C0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFFFEF4F5FFFFFFFC6E3FC07FABF7360101B2000000000000000003FFFF7FFE04000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81 .lut_mask = 16'h5410;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = 2048'h000000000000000000000000000017FFFEA0000000000310000241FDFFF9037EE9008063E0000000000100000000000000001F0381FBFCA00100000000000F0000000000000000000000000000000FEFFA80000000007023800E1342F478BB204C804068E0000000000100000000000000001BFC01F7F0000000000001987F0000000000000000000000000000000FE7F80000020000614A802D49F518315C29AF006066F80000000001000000000000000090FFE0FFE020002000008CC3FF00000000000000000000000000000007FFFC000020000182CD000F0034C4810000881030F7F804000000010000000000000000001FF0FFC400800002023F9FFF00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = 2048'h00000000000000000000000000006CFFF880000000104026040914C031A20002204010FFF8000000000000000000000000000003F87F0000004800099E7FFF000000000000000000000000000000F07FF8000000000208000000825C004000B195A401FF980500000000000000000000000000007C7E00400100104763FFFF00000000000000000000000000000073FFFE400200000220080001002500822100408103FF980000000000000000000000000000003E790330400040DF9FFFFF00000000000000000000000000000009FFFC800300040600005E0000C5C0020802102483FFC00180000000000F00000000000000001E712640000102667FFFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = 2048'h0000000000000000000000000000FA7E500807000082140E1C00204058800002042B21000441800000000007000000000000000007445C05916EDFF0FFFFFF80000000000000000000000000000003FFE060610000852A118483A3402E01000421259007FC42000000000079000000000000000003092DFF6DCDFF80FFF621FF0000000000000000000000000000FDFFF043604220000ED0246111100D800000A75B643FFCC18000000000CE40000000000000000080FFFE3FF77F000000011F0000000000000000000000000000FF000121E002001230E5BDDA49D83F204002B9B499BFFCC1E800000001CAFC0000000000000001BFE7FFFFDFFC00000003FE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = 2048'h0000000000000000000000000000F6C204E28000000722BC408805203FFA82025D6817FFFBC1E800000003EBB60000000000000003FFFFBFFFFF9F00000000F7000000000000000000000000000060C36E890001400051F78044FEF807FCF8011E805FFFEFF1BC00000001FF860000000000000003FFFFE3FFC8FF80402B3F810000000000000000000000000000913260404080400432EE81BB127FFFFE0CB7F8001FFFFF3BF40000000001BBFE78100000000007FFFFFDFF01FF8040000BC800000000000000000000000000000000046200201220405D05FBAE3F3FFF741F00004FFFFFFBE200000000FF1C0000000000000003FFFFF8D803C00002073D9C;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h00000000000000000000000000000000001E804000F0817F058F70200FE78602000007FFFFFFFFFFF4FFFFFFFFFFFFFF8000000000FFFFFE007C00081FFFC319000000000000000000000000000010022049A000002AC08206176000000FFB83000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1D98003E203DA503FF0130000000000000000000000000000100008B274008000E0C745CE0000000001E38000000020B8070FFD7FFFFFFFFFFFFFFFFFFFFFFFFC00008FFEDD00007FFF0E0000000000000000000000000000000000081019802210091629900000005F83F000000001F7FFFFFFFFFFFFFFFFFFFFFF0004000003F80061FF0E1002FFC025;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'h000000000000000000000000000011000020000F80020C3C9999600000000303F0000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00037FFEFF210000093000000000000000000000000000000000010641C4104010C5CD800380000CF0FC00000000001E7EFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF0003EFF03F8000CDA9B00000000000000000000000000000000D801389B208012008530000000001F0FFF0000000004400113646ADD55EFFFAD5B6FFFFB77FFFE007FF800FB05FDB00E0000000000000000000000000000000000011C8EE04041A1062800000800055FFFF6A538C8D9ABFC4E9BA210DC7C70FD8B2041920071557B998FF04D0020080D;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'h000000000000000000000000000000010800DC1B3028011007C000002000000000022F7ADEDAFE9FF7EEAF4CCD9B36CD9A243600004010000036000086011F910000000000000000000000000000800040040F1A1181C418001000800000200400060400435289364816244CD9BB7C1DA20920000000100000030E20FFAE9E620000000000000000000000000000FE100000019E5FE800081004000000007F3003801EE000845C925C96244C99B36C92249A8000C0028000FFFDC0C0600004190000000000000000000000000000F820080043255F8600080581080000030006000009DD080064B6DFB7284D9B3669BB4C370003030000040001A000282C3FF9;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'h0000000000000000000000000000FF0602020204B004809004580040001800002000040900103148049724489B26D9A44D8C0000D800003000002F821FC3F7EC0000000000000000000000000000FFF070001B0C80000CA09420001800C000008E0103BCC1340F09249234DD9326D9E492600205050009800000078001807FFE0000000000000000000000000000FFFF0400020048C05641543C04000200000003801561FDED82C96CCF208DB36CDA681241080010041800000001B800DBDFBF0000000000000000000000000000FFFFF0400000A6604AD0D5A000001000000000B800215805516D2E082409B26DBA48A7830002000080000000000C10201F67;
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80 .lut_mask = 16'hA0C0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79_combout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout ) # (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~79_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~81_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~80_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82 .lut_mask = 16'hAFAC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE3BAFFCAAC4EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE7A6FFCBA84FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE7AFBFFEA81DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF7ACFBC5A83FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF9ACBFFE3D3FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE28886BBF3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF8E02FEBFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF5C1BFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFD680BFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF883077FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF8A674FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF9C6F47CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFF8BAF915FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF8CF62E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFC14E76CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFD342038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFC9726B95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE31086843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFC935ED13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF500F5A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF1FA60A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFCFD001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFE0A1F8F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000013FFFFFFFFFFFFFC31FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000007F3FFFFFFFFFFFFE99E156FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFE372C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFD6BCE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFEC45ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFD321A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF6808FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFEF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFD00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h000000000000000000000000000000000000000000000001700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000060000000000400000115FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000014FC8000000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFC00018A0180FC1B1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000007F5EC0CDE03C1FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000097EFFDFF07FDFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF0000000000000000000000000000002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE6BFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01BFF0000000000000000000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC013FB;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000ECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001F0000000000000000000000000000FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F80007770000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F800037600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF0C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFD3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000027FFFFFFFFFFFFFFFFFFFFFF187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000077FFFFFFFFFFFFFFFFFFFFFF387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007F7FFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000197FFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000035BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hBA98;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hBBC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000002680000000FFFFFDFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000017000000001FFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000001F000000000FFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000C000000001FFFFFFFF40000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000A0000000017FFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000027FFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFFFDFFFA0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000004000000003FFFFD1FFE2000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC41FE200000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000001FFF3067FA00007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000001FF81C000FFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000000FFA0BE0FFFFB1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000040000000003FFB804181FBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000001FFCF0000801FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FF83C813FFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000000FFC01F03FFFFFF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000003FFFFB803F3B0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000007FFFEF001FEA0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000400000000FFFFFFE01FF3FC067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFDFF01FFF00071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000FFFF9FFE0FF3003F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000400000004FFFFEFFFC1FBFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000400000000FFFF9FFFC018FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000400000001FFFFF7FFF001BFF41BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000400000007FFFFE47FFE03F800FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000400000003FFFFF870FFFBF007F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000400000003FFFFF000007FF1FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000400000000FFFFF1B0010BFBFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000400000000FFFFF631C1F4FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE5A81FFF76E02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF1AA3FFFEF0EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF7BA7FCAA04F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hEE50;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000014C97D3FFFFFFFFFC0FFE7F80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001069D5A3FFFFFFFFE0FFE7080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000014ECC401FFFFFFFFE0FFE4080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000012ED8003FFFFFFFFE0FFE2080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000001879E003FFFFFFFFE0FFE3080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001C2A60001FFFFFFFC0FFC3C80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001665B00001FFFFFFDCFFC3880003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001665B80001FFFFFFDCFFC0080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000018B0B80000FFFFFFDE7F80080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001AC4280000FFFFFFDFFFC0080007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001CA65C0000FFFFFFD9EFCC080007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000001EC18000000FFFFFDFFF8CC80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000001DD380000007FFFFFFFF8FC80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000B120000000FFFFFFFFF85F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000140000000FFFFFDFFFC3F80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000004140000000FFFFFDFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000040000000002FFCC0090059E0FBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000000FFC4C0BF810DEF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000000FFCD00BFFFFFEC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000001FFCC407FF7FF08F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000004000000000FFFCC000DF1EEF173FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000040000000007FFCCC40C71A89173FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000007FFCEC80C31A880E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFFD7BFFDB1A843AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000001FFFC6C05D91A8019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000003FFFF6E44DD9A8018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000003FFFF6E45DD52801CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000008FFFF9E6FFD50C03C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE07BF5160038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0FF9508007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC23F5D0083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE80FF806007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hDA8A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77 .lut_mask = 16'h0E02;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~82_combout ),
	.datab(gnd),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~77_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83 .lut_mask = 16'hFFA0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFE100000000000000700FDFFFE7F801FFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFF8000000000FFFFFF8003FFF7E0003CE60000000000000000000000000000FFFDDFB640000000000100601FFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801DFC25AFC00FEC0000000000000000000000000000EFFFF74D80000000000000301FFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000122FFFF8000F10000000000000000000000000000FFFFFFF7E0000000000640D00FFFFFFFA0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004000003FFFF8000F1EFFD003FFA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'h0000000000000000000000000000EEFFFFDFE0000000000326608FFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000100DEFFFFF7C0000000000000000000000000000FFFFFFEFC00300000003A321FFFFFFFF30003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFC000FC07FFF3257C0000000000000000000000000000FFFF27FEC0040000000040CFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FF04FA024FFD0000000000000000000000000000FFFFFFFEE000000000000007FFFFF7FFFA0000095FFFFFFFFFFCDFB9E2DC55EF56B51B24D9B692F5557FFE700FB2FFDFF7FE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'h0000000000000000000000000000FFFFF7FF2004000000000007FFFFDFFFFFFFFFFFFFFFFFFFEFFB6EDDD9B33264C93265DBCFFFFFFFFFFFFFC9FFFF79FEE06E0000000000000000000000000000FFFFFFFFE007E00000000007FFFFFFFFDFFFFFFFFFFFFFFF76C9B7EDDBB3264483625DF6DFFFFFFFFFFFFFFCF1DF0051619F0000000000000000000000000000FFEFFFFFE060200000000003FFFFFFFFFFFFFFFFFFFFFFFFBB6DB36DDBB3664C936DDB657FFF3FFFFFFFFFFE3F3F9FFFFBE70000000000000000000000000000003FFFFFE0E0006000000000FFFFFFFF0007FFFFFFFFFFFF9F6DB06CDBB264C99644B3C8FFFCFCFFFFFC0001DFFFD7D3C007;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h00000000000000000000000000000007FFFDE078600000000003FFFFFFF800003FFFFFFFFFFFCEB7FB6CDBB764D9265BB273FFFF27FFFFF00000307DE03C0813000000000000000000000000000000007FFFECF0700000006003FFFFFFC000000DFFFFFFFFFFF3F6DB6DCB326CD9261B6D9FFDFAFFFFF7800000047FFE7F80010000000000000000000000000000000007FFFFF8300000002003FFFFFE00000003FFFFFFFFFFFDF6DB20DB724C932597EDBEF7FFFFFFF800000001C7FF24204000000000000000000000000000000000007FFFF818080000201FFFFFF000000000FFFFFFFFFFFEF2D9F7DBF64D9245B7587CFFFFFFFF800000000033EFDFE098;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = 2048'h000000000000000000000000000017FFF00000000000000000003FFDFFFFFFFFFF017FEFF8000000000100000000000000001FFC7E07FFDFFEFFFFFFFFFFFF0000000000000000000000000000000FEFFC0000000000000000000CBDF57ABF644C80BFEFC0000000000100000000000000001BFFFE0FFFFFFFFFFFFFFE67FF0000000000000000000000000000000FE7FC000000000000000000013D99337E6FEBC05FE9C00000000001000000000000000090FFFF1FFFDFFFDFFFFF733FFF00000000000000000000000000000007FFFE000000000000020000004FFFFFFFFF77F02FFFF804000000010000000000000000001FFF3FFBFF7FFFFDFDC07FFF00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = 2048'h00000000000000000000000000006CFFFF000000000000000000001FFFFFFFFDDFB81FFFF8000000000000000000000000000003FFFFFFFFFFB7FFF661FFFF000000000000000000000000000000F07FFC00000000000000000151A3FFFFFF7E6EDC07FF980500000000000000000000000000007FFFFFBFFEFFEFB89FFFFF00000000000000000000000000000073FFFC000000000000000000113AFFFDFEFFBF7F03FF980000000000000000000000000000003FFEFCCFBFFFBF207FFFFF00000000000000000000000000000009FFFE00000000000000000000863FFFFFFFEFDB83FFC00180000000000F00000000000000001FFED9BFFFFEFD99FFFFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = 2048'h0000000000000000000000000000FFFFF80000000000000000004180A77FFFFDFBD4E100044180000000000F000000000000000007FBA3FA6E91200FFFFFFF80000000000000000000000000000003FFFC000000000010000000114031FFFFFBFEDA7007FC4200000000007F000000000000000003F6D2009232007FFFFFFFFF0000000000000000000000000000FDFFFC00000000000000180020500E7FFFFF58A49C3FFCC18000000000F1400000000000000000FF0001C00880FFFFFFFF1F0000000000000000000000000000FFFFFEC0000000000000402030983FDFFFFD464B65BFFCC1E800000001F5FC0000000000000001BFF800002003FFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = 2048'h0000000000000000000000000000FFFDFB00000000000040093000803FFD7DFDA297FFFFFBC1E800000003F5FE0000000000000003FFFFC0000000FFFFFFFFFF000000000000000000000000000064CBFFC000000000001800A0607807FF07FEE17FFFFFEFF1BC00000001F1FE0000000000000003FFFFFC0000007FBFFFE7A30000000000000000000000000000FFFFFF800000000000110000157FFFFFF34807FFFFFFFF3BF40000000001FFFE78100000000007FFFFFE0000007FFFFFF7BF0000000000000000000000000000FFFFFB80000000000022000071FF3FFFF800FFFFFFFFFFFBE200000000FF1C0000000000000003FFFFFF00003FFFFDF8C3E3;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87 .lut_mask = 16'hE020;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h00000000000000000000000000000000000FFFF83A781D93D09FFFFF8000000000D3BFFFFFFFFE7BED73D97649B24B64F0FFFFFDFFFC0000000000047FFBE0180000000000000000000000000000000000007FF8FF789FD9E03FFFFC000000000041F7FFFFFFFFBF6DB6DB36CB364B6D8E7FFFFFFFE00000000000018E70B0040000000000000000000000000000000000000FFDFFFC6FB7803FFFF00000000000011EFFFFFFFFFFEDB6DB76CB66DFEB9C7FFFFFFF0000000000000073FFF9AE00000000000000000000000000000000000001FFFFFFFFFF79FFFF8000000000000003DFFFFFFFDFEDB6DB6EDB64B6C97DFFFFFFF000000000000000047FFC22;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'h000000000000000000000000000000000000003FFFFF6DF6BDFFFE000000000000010073FFFFFFFFC596DB64DB65B650FFFFFFFF8000000000000000038FE1880000000000000000000000000000000000000003FFFFFFFF7FFFE000000000000081400F7FFFFFE5C4B6DB6C9B6DB5A3EDFFFFBC00000000000000000067F87F00000000000000000000000000000000000000001FFF7FB6FFFF80000000000000010003DFFFFFF8EEB6DB649349658F63FFF9E00000000000000000000CFC23000000000000000000000000000000000000000001FFFFDAFFF8000000000000012100003FFFFFFFBED6DB6592C96B3FEDFFEF0000000000000000000003BFDE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'h0000000000000000000000000000000000000000007FFFFDFFE00000000000000041000007F7FFFFFED25B6CB6CAC8FF7FFFF0000000000000000000000023FF0000000000000000000000000000000000000000000FF6FDFF000000000000000001000001FFFFFEAFC25B6CB6D2D9FFEFFF8000000000000000000000002C20000000000000000000000000000000000000000000007FBBF80000000000000000810000003DFFFE77D2DB652496C3F7FF3800000000000000000000000001FF0000000000000000000000000000000000000000000007FEC000000000000000000100000007BFFFD9FA5B6DADB69FFFF9E00000000000000000000000000067;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000A40000000000000000004100000000FFFFFEFB6B7DBFB433FFDE00000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000079000000001FFFBDFA525AE7E0EEFFF4000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000EFC000000007E30FF87001E7A3F3FF7C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000001EFC03F87ABFFF1FEFFBE0000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000F1610000000007EF00166FFFFF1F7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1400000000000FCE3E27FFFFE7FE1F0000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000F3D000000000000FFFFFFFFFFE000F000000000000000000000000000000000000000000000000000000000000000000F7FEE781F88200000000000000000000F160000000000000FFFFFFFFF800180000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFF9FFDEFFE0C000000000000000001C10000000000000FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEFA0000000000000034100000000000003FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBE0FE780000003F100000000000003FFFFD7C0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003C100000000000003FFFF418000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00001C000000000000003FFFF0180000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE016000000000000003FFFF0180000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE014000000000000007FFFF8180000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01E000000000000003FFFF818000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE066000000000000003FFFFE080000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE060040000000000003FFFFE080040000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8200C00000000003FFFE3480000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2191C00000000003FFFFF00000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88 .lut_mask = 16'h0B08;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init3 = 2048'h0000000000000000000000000000FFE380000000000000000001FFFFFFF000006107FFFFFFFFFFFFFFFFF80000FFFFFFF0001FFFFFF803F9000000003FFFFF800000000000000000000000000000FFF000000000000000000001FFFFFFFC0000603FFFFFFFFFFFFFFFFFF80000FFFFFFF8001FFFFFF803F1000000007FFFFF800000000000000000000000000000FFF840000000000000000001FFFFFFFF0000617FFFFFFFFFFFFFFFFFF80000FFFFFFF8000FFFFFF803E100000000FFFFFF800000000000000000000000000000FFE000000000000000000000FFFFFFFF8000217FFFFFFFFFFFFFFFFFF80000FFFFFFF8000FFFFFF803E100000000FFFFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init2 = 2048'h0000000000000000000000000000FFC2000000000000000000003FFFFFFFC0005D7FFFFFFFFFFFFFFEFFF80000FFFFFFF00007FFFFF803E100000000FFFFFF800000000000000000000000000000FFC7000000000000000000003FFFFFFFE0005DFFFFFFFFFFFFFFFE7FF80000FFFFFFF00003FFFFF807E100000000FFFFFF800000000000000000000000000000FFE700000000000000000007DFFFFFFFE0003FFFFFFFFFFFFFFFFE3FF80000E3FFFFF0000FFFFFF8070100000001FFFFFF800000000000000000000000000000FFC100000000000000000007C7FFFFFFE0003FFFFFFFFFFFFFFFFE41F80000E00000000007FFFFF80701000000019FFFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init1 = 2048'h0000000000000000000000000000FFC00000000000000000000F873FFFFFC0007FBFFFFFFFFFFFFC000378000180000020000FBFFFF80701000000008FFFFF800000000000000000000000000000FFE00000000000000000000303BFFFFFC0007FBFFFFFFFFFE000200378000180001FA0000FB13FE0070100000000CFFFFF800000000000000000000000000000FF8030000000000000000023073FFFFFC0007F3FFFFFFFF8007E7007F80000B0003FE0000FB13FC0070100000000CFFFFF800000000000000000000000000000FBC010000000000000000023073FFFFFC0007F3FFFFFE7BFF03C006FF80001F0C47FE0000BFF3FC0070100000000C7FFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init0 = 2048'h0000000000000000000000000000FC4000000000000000000007033DFFFFC0007F3FFFF227FFFFE0000F58000181E07FE0000F8C7FC006010000000043FFFF800000000000000000000000000000FE200000000000000000002703FDFFFFC0007FBFFFF3EFFFFFFC0007180001B0007FE0000FEC3F8007010000000007FFFF800000000000000000000000000000FF000000000000000000002703FDFFFFE0007FBFFFFFFF7FFFFF800108000180007FE0000FFFFF0007010000000005FFFF800000000000000000000000000000FF84100000000000000003EF03FDFFFFE0007FBFFFF9C73FFFFF800108000180007FE0000FB33C0007010000000001FFFF80;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = 2048'h0000000000000000000000000000FFE01000000000000000020F03FDFFFFE0007FFFFFFBFF3FFFFFE18108000180007FE0000FA13C0007C10000000001FFFF800000000000000000000000000000FFE0400000000000000003FD83FDFFFFE0007FFFFFFFE33DFFFF3F8308000180007FE0000FFF3C0007D100000000007FFF800000000000000000000000000000FF00000000000000000003FC83FDFFFFE0007FFFFFF22338CFFE03C308000180003FE0000FFFFC0007C100000000007FFF800000000000000000000000000000FA00000000000000000007FD03FFFFFFE0007FFFFFF3E73F810000C308000180001FE0000F8C3C0007C100000000001FFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = 2048'h0000000000000000000000000000C20400000000000000000270FFFFFFFFE0007FFFFFFFFF3F8000000308000180003FE0000BFF3C00078900000000000FFF800000000000000000000000000000C312000000000000000002643DFFFEFFE0007FFFFFE9C73F8000000108000180003FE00009BF38000789000000000000FF800000000000000000000000000000C3180000000000000000002EF8FFFFFFE0007FFFFFE9FB2F8000000108000180003FE00FFF21380007FD000000000000FF800000000000000000000000000000600000000000000000000002FDBFFFFFE0007FFFFFFFE1398000000108000180003FFFFFFFBF380007FD0000000000007F80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000EC3EDFFFE0007FFFFFF027200000000108000180003FFFFFFFFFF80007FF000000FFFFFFFF000000000000000000000000000000FE0000000000000000000000C8FFDFFFE0007FFFFFF3E7010000000108000180000FBFFFFF8C780007FE000000000000000000000000000000000000000000000F80000000000000000000008DBF0FFFE0003FBFFFFFFF090000000108000080000FEFFFFFFC780007D8000000000000000000000000000000000000000000000FE000000000000000000000080003FFE7FFFFAFFFEDC40B0000000008000080003CF1FFFFFFF8000FE00000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = 2048'h00000000000000000000000000003FE00300000000000000000000FFFE03FE00FFAFFFE9EC02000000000800008000C0007FFFA37C003FE00000000000000000000000000000000000000000000019F00180000000000000000002FFFC03FC00FF97FFEFF40200000001080000800008007FFFBB7C007FF59F7FFFFFFFFFFE0000000000000000000000000000001FF9030000000000000000003BFE7003FC007F8FFFEB2400000000010FFFFF0000000003FFFFFE00FFBFFFFFBFF757E2B58000000000000000000000000000004FF3E00000000000000000003FFF8007FE027F82FFEA21000000000100000000000000003FFE7E01FF32299DDCDEEEFFD300;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .mem_init3 = 2048'h000000000000000000000000000000000000000000000FFC000FFFFF9FFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB93BFF3001E0000000FFC00000000000000000000000000000000000000000000003FE101FFFFFFF7FFA007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF373FF000000000001FFC000000000000000000000000000000000000000000000007FC83FFFFFFFFFDC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF000000000007FFC000000000000000000000000000000000000000000000001FF33FFFFFFFFFB8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .mem_init2 = 2048'h000000000000000000000000000000000000000000000001FDCFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF00000000007FFFC0000000000000000000000000000001E000000000000000001FFFFFFFFF9C00047FFFFFFFFFFFFFFFFFFFFF9BC7FFFFFFFFFFFFFFFFFF73FF0000000001FFFFC0000000000000000000000000000007FE000000000000000007FFFFB07E0000007F7FFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFE03FF0000000003FFFFC00000000000000000000000000000FFFFFF6000000000000001FBFFE0000000007F7FFFFFFFFFFFFFF83FFF803FFDFFFFFFFFFFFFFFE003FF000000000FFFFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .mem_init1 = 2048'h0000000000000000000000000000FFFFF00000000000000000FFFFF8000000007F47FEFFBFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFA0003FF000000003FFFFFC00000000000000000000000000000FFFFF800000000000000003FFFFE000000007FCFFFFFFFFFFFFFFFFF5C0000FFFFFFF07BDFFF000003FF000000007FFFFFC00000000000000000000000000000FFEFDC00000000000000001FFFFF800000007F747F81FFFFFFFFFFFE780000FFFFFFFA1807FF000003FF000000007FFFFFC00000000000000000000000000000FF4DE0000000000000000003FFFFC00000007F47E1D0FFFFFFFFFFF8F80000FFFFFFFC0003FFFC0003FF00000000FFFFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339 .mem_init0 = 2048'h0000000000000000000000000000FFCEE0000000000000000007FFFFF00000006100001FFFFFFFFFFFF9F80000FFFFFFF00007FFFFC003FF00000000FFFFFFC00000000000000000000000000000FFE64000000000000000000FFFFFFC000000600003FFFFFFFFFFFFFFF80000FFFFFFF00007FFFFF803FD00000001FFFFFFC00000000000000000000000000000FFE30000000000000000000DFFFFFF00000060001FFFFFFFFFFFFFFFF80000FFFFFFF0000FFFFFF803FD00000001FFFFFF800000000000000000000000000000FFE000000000000000000001FFFFFFC000006000FFFFFFFFFFFFFFFFF80000FFFFFFF8000FFFFFF803F9000000017FFFFF80;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a339~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85 .lut_mask = 16'h0E04;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~85_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86 .lut_mask = 16'hFF40;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~87_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~88_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~86_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89 .lut_mask = 16'hFE0E;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFCAAC401000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFCBA8401000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFEA8000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFA800100000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFE3D000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007FFEBBF000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFEBF800000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFBFC0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000077FFFFFC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000239FF07800000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000002388E07000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000025F0E0580000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000002C50FF7C00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000033C1EFEC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000007905E0FC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000F96280BC0000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000397200BC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000008120004E00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000935011E00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000831001BE0000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000207E0BFC00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000102FFFF000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000001F5FFFF000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000000001F3FFE700000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C0000000000000C9E1D6000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF2CE000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FBCFC000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000034FDF800000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001F1FB0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000041FE0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000030CC0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FE0000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FE00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000001FC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000000000000000000001F80000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80800000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE68000000000000000000000000000100000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFEFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFCA4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFE8FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF9FFFFFFFFFFBFFFFFEEA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFEB037FFFFFFFFFFFFFCE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF003FFFE75FE7F03E4E4000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h0000000000000000000000000000FFF80A13F321FC3E01F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF68100200F80200B0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFD0000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000001300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hCBC8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hAFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0213EC0000000003FFFE7F80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001765C000000003FFFE7F80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00067FE000000003FFFE4380000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE401E3FC000000003FFFE038000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81163FC000000003FFFE0380000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00463FFE00000001FFFC0380000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001E3FFFE0000001FFFC0780000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE615A3FFFE0000001FFFC3F8000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05963FFFF0000001FFF83F80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02143FFFF0000001FFFC3F80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE08023FFFF0000001FFFCFF80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEC07FFFFFF000001FFF8F38000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00C7FFFFFF800001FFF8C380000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4EDFFFFFFF000001FFF8A080000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFF000001FFFC3F80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEBFFFFFFF000001FFF8000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFC500000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFEE00038000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF0000001FFFFFFC07E000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000200FFFFF0007F00000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00002001FFF7003F7800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFB000050003FFFFFFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF000020003FFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE000028000FFEFFFBF80000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF800001B8001FFFFFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFC00001F8F00040FFFF000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFC000017FFFF800FFFF000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF000017FFFFFFFFFF300000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF0000161FFFFFFFFE7000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000041FFFFF76E03000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000101FFFFFEF00B000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000141FFFCAA040300000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD97FFFFFFF000001FFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFE00001FFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFF00001FFF00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFE00001FFF4000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFE80001FFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80001FFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFA0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFC00006FFFE200000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000BBFFE200000C000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE001CF9FFA00007E000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE003E3FFFFFFFF0F000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF005F41FFFFFB1FF80000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFC0047FBE7FFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE0070FFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003C37FFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF001FE0FFFFFFFFFC0000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hF2C2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFD001FFFEFFFFFFFB800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF001CFFFFFFFFEF1800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF001D3FFFFFFFEC7800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE001C3FFFFFFF08F80000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF0001C3FFFFFEEF07800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF8001C3FFE7FA8907800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800183FFE3FA880F800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000103FFFFFA840380000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFAFA8001800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000103FFFE7A8000800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFEF28000800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7000003FFFEF0C00000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFF6F60000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFEF08000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFF6700800000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFF6000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hBC8C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84 .lut_mask = 16'h00CA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89_combout ))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~89_combout ),
	.datac(gnd),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~84_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90 .lut_mask = 16'hFF88;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000011FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000008FFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9E0000000018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE00000891FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE0000010FF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBE000355FBFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001DFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000005FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000004E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ) # 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hCCE2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFC0001807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8BFFFFFFFFFFC0001807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFC0001807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFC0001C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EE1FFFFFFFFFFFC0001C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE0003C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFE0003C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EA5FFFFFFFFFFFE0003C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6DFFFFFFFFFFFE0007C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFE0003C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE0003007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFE0007007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000000010E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2C00000001387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C0000000F707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C00000110F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C00180576F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C001C0577F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC0000057BFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0004057FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC0000057FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000D7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000809FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00080FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hE6A2;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hFA0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF068DFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EDFFFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06CAFEE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00EFFE41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001F403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF261E29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000D31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF804303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC30207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003553BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003457BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000157FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000057FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001440FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC600F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC701F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA001FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0381013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86F81F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF069D7F43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hEA62;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53_combout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55_combout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 .lut_mask = 16'h2230;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFF0000000000000000000007FFFFFFFFF2C0000000000000000000000000000000000000003FFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFF80000000000000000003FFFFFFFFFFBE000000000000000000000000000000000000001FFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFF000000000000000000FFFFFFFFFFFFEE0000000000000000000000000000000000000FFFFFFFFFFFFFF800000000000000000000000000000000000FFFFFFFFFE00000000000000007FFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFF8000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFC000000000000001FFFFFFFFFFFFFEFF80000000000000000000000000000000007FFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFC0000000000001FFFFFFFFFFFFF7EBFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFFFFFFE000000000007FFFFFFFFFFFFFFEFFFC0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFEDEFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFBEFFFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFEFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000000000000FFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFF7EFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFFFFFFFFF8013FFFFFFFFFFFFFFFFFFEFFFFFFF800000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF80;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF5BFFFFFFFFFFFFFFFFFFBEFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FFFFFFFFE00000002DA5180000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF103FFFFFFFF80000000FFE1800000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFE10000000540000000041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E9EFFFFFFFFF8100000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EBFFFFFFFFFFF030000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C2FFFFFFFFFFFF00000000001FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E9FFFFFFFFFFFFF0000000007FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3EFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBEFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0EFFFFFFFFFFFFFC0000283FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3EFFFFFFFFFFFFFC0000BE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFC0000FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFC0000FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFF800007E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFC00007E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFC00001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001F7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFFFFFFFFFC0001CB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE6E3FFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95 .lut_mask = 16'h0A0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000018000000000000000000000B000000000000007FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFC00000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003204419232200890264DB26496D0AAA800000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000FFF8000000000000000000000000000000000000000000000003FFFE000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h0000000000000000000000000000FFF80000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000FFFFFC000000000000000000000000000000000000000FFFF800000000000000000000000003FFFFFF0000000000000000000000000000000000000000000007FFFFFF800000000000000000000000000000000000000FFFFF8000000000000000000000001FFFFFFFC00000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000000000000000FFFFFF80000000000000000000000FFFFFFFFF0000000000000000000000000000000000000000007FFFFFFFFFC000000000;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = 2048'h0000000000000000000000000000E8000000000000000000000000020000000000FE001007FFFFFFFFFEFFFFFFFFFFFFFFFFE0000000000000000000000000FF0000000000000000000000000000F0100000000000000000000000000A85409BB37F001007FFFFFFFFFEFFFFFFFFFFFFFFFFE4000000000000000000000000FF0000000000000000000000000000F01800000000000000000000000266CC8190103F801007FFFFFFFFFEFFFFFFFFFFFFFFFF6F000000000000000000000000FF0000000000000000000000000000F80000000000000000000000000000000000000FC00007FBFFFFFFFEFFFFFFFFFFFFFFFFFFE00000000000000000000000FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = 2048'h00000000000000000000000000009300000000000000000000000000000000000007E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FF00000000000000000000000000000F80000000000000000000000000000000000003F80067FAFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FF00000000000000000000000000008C000000000000000000000000C0000000000000FC0067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FF0000000000000000000000000000F6000000000000000000000000380000000000007C003FFE7FFFFFFFFFF0FFFFFFFFFFFFFFFFE0000000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000003F0000000000001EFFFBBE7FFFFFFFFFF0FFFFFFFFFFFFFFFFF8000000000000000000007F0000000000000000000000000000FC0000000000000000000000003FC000000000000FF803BDFFFFFFFFFF80FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000020000000000000000000000002FF0000000000003C0033E7FFFFFFFFF00BFFFFFFFFFFFFFFFFF00000000000000000000E000000000000000000000000000000000000000000000000000000007C000000000000240033E17FFFFFFFE0003FFFFFFFFFFFFFFFE4000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000001FC000000000000000043E17FFFFFFFC0001FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000009B34000000000000000000000007F800000000000000100E43FFFFFFFE0001FFFFFFFFFFFFFFFC000000000000000000001C00000000000000000000000000000000000000000000000000006080000000000000000000C40BFFFFFFFFFE000187EFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000041DFFFFFFFF00E3FFFFFFFFFFFFFFFC0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N28
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94 .lut_mask = 16'hA088;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000001EC000000000000000000000000000000FFFE00000000006000000000000007F00000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000007FFE0000000000E000000000000007F00000000000000000000000000000000000000000000000000000000000000001E80000000000000000000000000000007FFF0000000001E000000000000007F00000000000000000000000000000000000000000000000000000000000000001E80000000000000000000000000000007FFF0000000001E000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000028000000000000001000000000000000FFFF8000000001E000000000000007F0000000000000000000000000000000000000000000000000000000000000000020000000000000001800000000000000FFFFC000000001E000000000000007F0000000000000000000000000000000000000000000000000000200000000000000000000000000001C00000001C00000FFFF000000000FE000000000000007F0000000000000000000000000000000000000000000000000000380000000000000000000000000001BE0000001FFFFFFFFFF800000000FE000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000078C0000000000040000000000003FFFC8000007FFFFFDFFFF000000000FE000000000000007F0000000000000000000000000000000000000000000000000000FC40000000000040000000001FFFDFFC8000007FFFE05FFFF000000000FE000000000000007F0000000000000000000000000000000000000000000000000000F8C00000000000C000000007FF818FF80000004FFFC01FFFF000000000FE000000000000007F0000000000000000000000000000000000000000000000000000F8C00000000000C0000000400FC3FF900000000F3B801FFFF400000000FE000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000FCC20000000000C000000000001FFFF0A000007E1F801FFFF000000001FE000000000000007F0000000000000000000000000000000000000000000000000000FC02000000000040000000000003FFF8E000004FFF801FFFF000000000FE000000000000007F0000000000000000000000000000000000000000000000000000FC020000000000400000008000007FFEF000007FFF801FFFF000000000FE000000000000007F0000000000000000000000000000000000000000000000000000FC02000000000040000000C000007FFEF000007FFF801FFFF000000000FE000000000000007F;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .mem_init3 = 2048'h000000000000000000000000000000000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000003F000000000000000000000000000000000000000000000001EFE0000000000000000000000000000000000000000000000000000000000000000000000000003F00000000000000000000000000000000000000000000000037C0000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000CC0000000000000000000000000000000000000000000000000000000000000000000000000003F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000230000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000004000000000000008000000000000000000000000200000000000000000000000000000000003F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000003F000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000F84200000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000080000000000000000180000000000005E7F80000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000080000000000000000700000000000003FFFC0000000000000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000001EC000000000000000060000000000000FFFF80000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000001FC000000000000000000000000000000FFFF80000000002000000000000003F00000000000000000000000000000000000000000000000000000000000000001FC000000000000000000000000000000FFFF00000000002000000000000007F00000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000007FFF00000000006000000000000007F;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000FC02000000000000000000C000001E7EF000007FFF801FFFF0000000003E000000000000007F00000000000000000000000000000000000000000000000000007C02000000000000000004C20000C07CF000007FFF801FFFF0000000002E000000000000007F00000000000000000000000000000000000000000000000000007C02000000000000000004C73001FC3CF000007FFFC01FFFF0000000003E000000000000007F0000000000000000000000000000000000000000000000000000FC00000000000000000000C07EFFFF3CF000007FFFE01FFFF0000000003E000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000C07FFFFFFCF000007FFFC01FFFF40000000076000000000000007F00000000000000000000000000000000000000000000000000004000000000000000001000C07FFFFFFEF000007FFFC01FFFF60000000076000000000000007F00000000000000000000000000000000000000000000000000000400000000000000001004D07FFFFFFEF000007FFFC01FF0000000000002000000000000007F00000000000000000000000000000000000000000000000000000000000000000000000006C67FFFFFFEF000007FFFC00000000000000002000000000000007F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000200DFFFFFFFFEF000007FFFC0000000000000000000000000000000FF00000000000000000000000000000000000000000000000000000000000000000000000000FEFFFFFFFEF000007FFFF04000000000000001FFFFFFFFFFFFFFFF0000000000000000000000000000F000000000000000000000000000000000000040000000F6FFFFFFFEF000007FFFF01000000000000027FFFFFFFFFFFFFFFF0000000000000000000000000000F000000000000000000000000000000000000040001003F4FFFFFFFFF000007FFFC30E0000000000001FFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = 2048'h0000000000000000000000000000C00000000000000000000000000001FC01FF0040001003FDFFFFFFFFF000007FFF3FFF8000000000001FFFFFFFFFFFFFFFFF0000000000000000000000000000E60000000000000000000000000003FC03FF0060001003FDFFFFFFFEF000007FFFF7FF8000000000000A60800000000001FF0000000000000000000000000000E0000000000000000000000000018FFC03FF8070001003FFFFFFFFFEF00000FFFFFFFFFC00000000000000004008A81D4A7F0000000000000000000000000000B0000000000000000000000000007FF801FD807C001006FFFFFFFFFEFFFFFFFFFFFFFFFFC000000000CCC662232111000CFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a340~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 .lut_mask = 16'h00D8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout 
//  & (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 .lut_mask = 16'hCECC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N24
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96 .lut_mask = 16'hFE0E;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97 .lut_mask = 16'hFCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h0000000000000000000000000000FFFEF6F1C00000000000000000000000000007FFFFFFFFFFFC000000007D400001DEFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFC38600000000000000000000000000003FFFFFFFFFFFFF8000000024EC0000BFFFFFFFFFFFFFFFFFFFFFFFFFFF70000000000000000000000000000000000FFB834000000000000000000000000000027FFFFFFFFFFFFB000000000B9C000FFFFFFFFFFFFFFFFFFFFFFFFFFFF240000000000000000000000000000000000BE8000000000000000000000000000000077FFFFFFFFFFFF800000000168C001FFFFFFFFFFFFFFFFFFFFFFFFFFFE00400000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFA000000000155C01FFFFFFFFFFFFFFFFFFFFFFFFFCFFC0020000000000000000000000000000000000000000000000000000000000000000CFFFFFFFFFFFFFFF00000000000AF87BFFFFFFFFFFFFFFFFFFFFFFFFFC0380000000000000000000000000000000000000000000000000000000000000000007F7FFFFFFFFFFFFFF80000000000078FFFFFFFFFFFFFFFFFFFFFFE3FFF80000000000000000000000000000000000000000000000000000000000000000000197FFFFFFFFFFFFFFFFC000000000063FFFFFFFFFFFFFFFFFFFFFFFE3FFF200000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000103FFFFFFFFFFFFFFFFFF8000000000101FFFFFFFFFFFFFFFFFFFFFFFE7F0320000000000000000000000000000000000000000000000000000000000000000035BFFFFFFFFFFFFFFFFEC00000000001C4FFFFFFFFFFFFFFFFFFFFFFFF7003A000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFE0000000000071BFFFFFFFFFFFFFFFFFFFFFFFF6000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFC00000000000367FFFFFFFFFFFFFFFFFFFFFFFC2000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000004FFFFFFFFFFFFFFFFFF9C00000000000620FFFFFFFFFFFFFFFFFFFFFFE4000000000000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFF800000000000348FFFFFFFFFFFFFFFFBFFFFBC000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF40000000000001FFFFFFFFFFFFFFFFFFFFFFC80000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000000000000000000000000000000000001700FFFFFFFFFFFFFFFFFFE000000000000001FEFFFFFFFFFFFFFFFFFEF78000000000000000000000000000000000000000000000000000060000000000400000115FFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFE020080000000000000000000000000000000000000000000000000014FC8000000000000031FFFFFFFFFFFFFFFFFF78000000000000003FCFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000FFC00018A0180FC1B1BFFFFFFFFFFFFFFFFFB000000000000000060FFFFFFFFFFFFFFFF90000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000007F5EC0CDE03C1FE0FFFFFFFFFFFFFFFFFFFC00400000000000000007FFFFFFFFFFFFFBC000000000000000000000000000000000000000000000000000000000097EFFDFF07FDFF4FFFFFFFFFFFFFFFFFFF8004000000000000009FFFFFFFFFFFFFFFBC0000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007000000000000000003FFFFFFFFFFFBF71A4000000000000000000000300000000000000000000000000000000002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF821C000000000000000053FFFFFFFFFFFFF8F8000000000000000000000090000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFBF8C00000000000000000000041940000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000033FFFFFFFFFFFFC1F8400000000000000000000001FF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFF80F8000000000000000000000001FE4000000000000000000000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFE1FE0000000000000000002BFFFFFFFFFFFFF0078000000000000000000000003FEC04;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000ECFFFFFFFFFFFFFFFFFFFFFFFFFFFC0180000000000000000160FBFFFFFFFFFFFFF800000000000000000000000007FFFFE00000000000000000000000000000FEFFFFFFFFFFFFFFFFFFFFFFF0FFE006000000000000000001FBFFFFFFFFFFFFF3300000000000000000000001F807FFF8880000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFB0000000000000000000000000FFFFFFFFFFFFFFC0000000000000000000000007FE07FFFC8900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hFA0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000FFC0003FFFFFFFFFFFFFC00000003FFFFFD650F40FC550000000000000000000000000000000000000000000000000000000000000000000000000000000217FC001F7FFFFFFFFFFFFFD000000007FFFFEA710F01D85C000000000000000000000000000000000400000000000000000000000000000000000000000000023FE80DFFFFFFFFFFFFFFFF700000001FFFFFFC5E6C0AC82E00000000000000000000000000000004FF8F0000000000000000000000000000000000000000011E00039FFFFFFFFFFFFFFFF0000000003FFFFFE25E2672C8680000000000000000000000000000000FFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000004011001E07FFFFFFFFFFFFFFC0000000003FFFFFFB7738D815202000000000000000000000000000000EFFFF0000000000000000000000000000000000000061600043FFEFFFFFFFFFFFFFFF00000000007FFFFFFC3E77E98F24A000000000000000000000000000004BFFCF00000000000000000000000000000000000000DDE010DFFFFFFFFFFFFFFFFFD00000000000FFFFFFFF74CCACB0A64000000000000000000000000001F679FF3F00000000000000000000000000000000100210007C7FFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFF42DEC3902F0000000000000000000000000050803FFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h0000000000000000000000000000000017BF10003FFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFD49635F800000000000000000000000007F8211FFFFF000000000000000000000000000020181F000300FFFFFFFFFFFFFFFFFFFFF3FCC000000007FFFFFFFFC9591D14A000000000000000000000000001FFFFFDFFFF00000000000000000000000000003200030007FFFFFFFFFFFFFFFFFFFFFFFFE20000000007FFFFFFFF4E56029E0000000000000000000000000001FFFFFFFFFF0000000000000000000000000000FE0000203FFFFFFFFFFFFFFFFFFFFFFFFEC00000000003FFFFFFFF8214421500000000000000000A0000040001FFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h0000000000000000000000000000FF0081F73FFFFFFFFFFFFFFFFFFFFFFFFD000000000005FFFFFFFF841896EFC0000000000000000E000000003FFFFFFFFFFF0000000000000000000000000000FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7000000000001FFFFFFFF700F0A4D3800000000000000001000000003FFFFFFFFFFF000000000000000000000000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000005FFFFFFFFFE467757A800000000000000018000000003FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFD9D6BFF04000000000000003C0000000003FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFCADCF3D3C000000000000007C0000000001FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFC42C40A05000000000000C0000000400001FF7FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFF8B72D03CA000000000015C08000183007A3FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFC0DCC40510000000000017C3A0603FF73FDFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000003FFFFFFFFE009FFF0D6C000000000001C7FE79FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF600000000000003FFFFFFFFC0018D8308000000000000387FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF3FF220000000000000BFFFFFFFF800168A757C00000520C5D747FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000013FFFFFFFFC0000A2E6E580000058E37FFEFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE8000000000000007F3FFFFFFFC00000978DDB00200FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE8000000000000007FFFFFFFFFE000007B086700601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFF9FFFFFE182000000000000007FFFFFFFFFE00000B490FE00300FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFBFFFFFFFFF3E27FFFF0000000000000000007FFFFFFFFFE000005CBA1800200FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFE6;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFF1C03FFF338000000000000000000FFFFFFFFFFE000003698BC006001FF97FFFFFFFFFFFFFFFFFFFFFEFF9FB40000000000000000000000000000FFFFFFFFFFFC1800FFA300000000000000000007FFFFFFFFFFE000002569F4000001FCF3FFFFFFFFFFFFFFFFFFFFFE7C0E000000000000000000000000000000FFFFFFFFFFF00000410000000000000000000007FFFFFFFFFFE000000296300003011EFFFFFFFFFFFFFFFFFFFFFFFE1A00000000000000000000000000000000FFFFFFFFF0E0000000300000000000000000003FFFFFFFFFFDD0000002CF4000018F1FFFFFFFFFFFFFFFFFFFFFFFFE000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hDA8A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h0000000000000000000000000000FFF8E7E078037FE1E7FDFFFFFFFFFFFFA7C00175E953FFFF000003F1866F9FA01F6807FFFFFFFFFE000000000000000000070000000000000000000000000000FFF0C0E078001F01FFFFFFFFFFFFFFFFFF0000AA611A3FFFF00001F1A7E31B801FFCFFFFFFFFFFEE0000000000000000000700000000000000000000000000004000000000000000031FFFFFFFFFFFFFFE00005102C01FFFF00003F187C91F001FF9FFFFFFFFFFE00000000000000000000100000000000000000000000000000000000000000000020059BFFFFFFFFFFFFFF88257003FFFF00001F1CFB91F003FFFFFFFFFFFFC0000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000001BFFFFE7FFFFFFFFF90950003FFFFEE003F19FB11FD83FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000F0041FFFFFFFFFFFC3D15C001FFFFE001F1FDB90FC17FFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF4A9CC0001FFFFF0031DDB90F807FFFFFEFC1F80000000000000004000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE587020001FFFFF0231BD810F80FFFFFFFC00C0000000000000003000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000F7FFFFFE495000000FFFFF801899800F007FFFFFFC00000000000000000FFF00000000000000000000000000000000000000001C000000000000000000000000FFFFFFFE9573C0000FFFFF80028C001F003FFFFFFE4000000000006001F9FF08000000000000000000000000000000000000203E000000000000000000000000007FFFFF0D4D80000FFFFF02639CC29E003FFFFFE00000000000001001F0FF80000000000000000000000000000000000007F079000002000000000000000000000FFFFEA051000000FFFFE202A9CE8F003FFFF10200000000000007FFFF0348000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h000000000000000000000000000007E07C087FE78000000000000000000001FFFF3A180000007FFFA000893D8F003FFFF00000000000000001FFFFFFC00000000000000000000000000000000000FFA03C8FFFFFFF80009800000000000000FFFFDAB3E00000FFFFF800B8DB8F0007FFFF0000000000000007BFFFFFE00000000000000000000000000000000000FFA4FFFFFFFFF800000000000000000001FFFF18D3000000FFFFF201BC3E9E00121FF3800000000002007DFFFFFFFE2000000000000000000000000000000000C3FFFFFFFFFF1FE400000000000000000FFFFFE172000000FFFFFB01B8007E00403FC1800000000002007FFFFFFFFF230000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF30000000000000FFFFFFFFE000002FFE66F02BA61B1BE000000000000FFFFFFFFFFFFFFFFBF3E280000000000000000000000000000FFFFFFFFFFFFFFFFFFFF818000000000001FFFFFFFFE000000FFE9A65C7EF2EE14000000000000FFFFFFFFFFFFFFFFFF19000000000000000000000000000000FFFFFFFFFFFFFFFFFFF1008000000000037FFFFFFFF8000000FFE5635C730EECEC000000000001FFFFFFFFFFFFFFFFF801000000000000000000000000000000FFFFFFFFFFFFFFFFFD483C400000000003FFFFFFFFC0000001FFE5D00EE9051ACC00000000000077FFFFFFFFFFFFFFC00000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFE0100000000000017FFFFFFFCE00000FFFE444108E4EA6EC00000000000021AFFFFFFFFFFFFFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFF0300000000000003FFFFFFFFC000007FFC582743E99B0EC000000000010600FFFFFFFFFFFFFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFF38000000000000001BFFFFBFFF8000007FFE9E7F43AB9A7B8000000000003FE01BFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFDFFFFB200000000000000007FFFFBFFFA00000FFFD4640A15B960500000000000007E03FFFFFFFFFFFFFF2400;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF9FFFFF98000000000000000005FFFFBFFFE00001FFFE52F29B7BB2E500000000000003807FFFFFFFFFFFFFF06000000000000000000000000000000FFFFFFFFFDFFFFF00000000000000000007FFFFBFFF800003FFFEDCBB3BFBB2A40000000000000C10FFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFDFFFFE0000000000000000011FFFFFFFFB800003FFFE1DBA7D33B2E0400000000000043067FFFFFFFFFFFFFFE000000000000000000000000000000FE3FFFFFFF0FC6000000000000000000038FFFFFFE0000008FFFF4DD1EC24C1C30000000000000001FC0FFFFFFFFFEB807E8;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h0000000000000000000000000000FF47FFFF600000000000000000000000001BFFFFFFE0000007FFFF7C512674FC7000000000000000005603FFFFFFF800003800000000000000000000000000004B9FFFFF600000000000000000000000007FFFFFFFE000001FFFFFE73DE2CCF3A00000000000000000000003EFFFF80000000000000000000000000000000000007FFC7000000000000000000000000116FFFFFFFF4000001FFFFFFDCC2A02A6200000000000000078000000E7FFFFF000000000000000000000000000000000F87C004000000000000000000000000027F7FFFBFF0000003FFFFC3F314D660020000000000000007200000007CF03000000;
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h0000000000000000000000000000FB800040000003C0000000000000000017FFFFF9FE0000003FFFF2BFD1AAF40700000000000000000200000003D9000000000000000000000000000000000000C000000000000480000000000000000002FFFFF9FF0000007FFFF80068E854022000000000000000000000000100000000000000000000000000000000000000C00000000000FC00000000000000000004FFFFFFFF000000FFFFD0E870EB9C043000000000000000003000000000000000000000000000000000000000000000000000FC0004C00000000000000000000FFFFFFBFF800000FFFFA070ACFA0E80480000000000000000000020000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h000000000000000000000000000000000FDD8004000000000000000000001FFFFFFBFFC00000FFFFC13E51F40E39B40000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000008FFFFFFFFFFA00004FFFFE08FDE8BFB67780000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000007FFFFFFFBF8100000FFFFD830FFA7063836000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000007FFFFFFFFBF8000001FFFF970FD2934386620000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000007FFFFFFFFFBF8000007FFFFE460FC3874103C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006807FFFFFFFFE8000003FFFFEC741000F3E2F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010F807FFFFFFFE20000003FFFFE38EA9CCF803580000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FFE1DFFFFFFFFE00000000FFFFE38B62DF84F8300000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000001000D8019FFFFFFFFFF80000000FFFFD4420A2B939860000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F901FFFFFFFFFFB80000001FFFFC0FF6F1B16BF70000000000000000000000000000000000000000000000000000000000000000000000000000000000001000C3BFFFFFFFFFFFFF0000001FFFFCA7DF1086E14700000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000C7FFFFFFFFFFFFFC0000001FFFFDCE5ADC0F05CA00000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'h000000000000000000000000000067FFFFF703EFFFE60010000000000000003FFFE4720E0000FFFFFE00B8007C00405FF0000000000001FFEFFFFFFFFFFF00000000000000000000000000000000FFFFFFDFFFFFFFFF8017EE0000000000000FFFD57FFE00001FFFF801B8003400C08F800000000000818FFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFDDF3FE0400000000009FFFEEFFFE00000FFFFC01800E760040078000000000000801FFFFFFFFFFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFC1C7F22C0000000001FFFFEEFFF800001FFFFC00E40C7400C0000000000000071F7FFFFFFFFFFFE0000F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'h0000000000000000000000000000FF7FFFFFFFFFFFFFF3EFFFE84000000007FFFFF7FFF3C00017FFFC02B80C7C00C0800000000000007BFFFFFFFFFFFFF43B800000000000000000000000000000FFFFFFFFFFFFFFFFFF7FF7A2000000001D707FFBFEFBC00027FFFC02B860FC00C002C0000000001FFFFFFFFFFFFFFFF77F800000000000000000000000000000FFFFFFFFFFFFFFFFFFF77FFE0000000000001FFBF8FF80007FFFFE001A45F8004000000000000087FFFFFFFFFFFFFFF86B000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00008000000000FFFFFFF80003FFFF360CE61F800000000000000000EFFFFFFFFFFFFFFEDE380;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF801000000000000FFBFFFE00003FFFFE566E21F800600000000000000CFFFFFFFFFFFFFFFCE0200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF439000000000007FFFFFFF800001FFF3F703A170129000000000000000FFFFFFFFFFFFFFFFFC070000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFCE700000000007FFFFFFFFE00001FFD98E27338020780000000000000007FFFFFFFFFFFFFFFC000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFF800000FFEABC7C6FDBD86C000000000006C003FFFFFFFFFFFFFFF800;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFDF000000000007FFFFFFB000003FFFA149A2C7C0700000000000000FE00F7FFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF1F000000000007FFFFFFE000001FFEF13717FE7839400000000001FFF7FF9FFFFFFFFFFFFFC000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFA0000000000017FFFBFFFF000000FFC2CB8C1F30236000000000000EFFFFFF9FFFFFFFFFFFFE180000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF20000000000003FFFFFFFFF000000FFE80624BFF5DC9C0000000000007FFFFFDFFFFFFFFFFF7C38;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N26
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ) # 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hAAE4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  & 
// \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hACF0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98 .lut_mask = 16'h5404;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h0000000000000000000000000000FFFFFEFA62AA0380A6FC2DD39AF9DFFFFFFFFDD053D5EEDA9180121EBA10199CDD139BEA984ED065C00000000133F8441FE60000000000000000000000000000FFFFFFEC430300B2D02F3DBE01F0FFFFFFFFFF1EAC0C97E0724A551B8DF70089F00C7343B400E06E000000003CF7718F0B720000000000000000000000000000FFFFFFFCDAF2EBCAB3D845DF3CDFFFFFFFFFFE1043CD9E0288C6F308210AFCA82140781F98E261FC000000007E2EED3E46510000000000000000000000000000FFFFFFFFCA7652C5AD71D58A832BFFFFFFFFFFC011BE1F50592553AE11B0A863D3FEB2FD85F497F000000000BFFFB1F7B3DD;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF8D02DF1F3AF4B7DAAFFFFFFFFFFFEB9212B41BDBBB8EB6EB1AB9A5A42B3A23C8249FF8000000000FFFFF035DE770000000000000000000000000000FFFFFFFFFFBB75AEDC95A2CA1A0FFFFFFFFFFFE96F2CE196519BDE855C76F5E54A3D9F926A9970000000017FFFFFFD78D7800000000000000000000000000000FFFFFFFFFFF9570689697941B00087FE3FFFFF208FE1E610841670BDBC1E8C2DBEF09F4C52CFDC000000007FFFFFFFBB6BDC0000000000000000000000000000FFFFFFFFFFFF814290F8A10180000000407FFFACDFFC20516F9C2FBB079E017F0DF71718C27FFE000000003FFFFFFFF74821;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF9DEDAC039C400000000000E7ECCDFFFC51BEF6A1C5FD453D957F00D03FE23FFE0000000003FFFFFFFFCBF0000000000000000000000000000001E00EF84FFFFFFBE2F811127FFA0100000003A0FBFFFFFBA6F8B5194C567448972A8386DBFFC00000000001FFFFFFFFFA8DF00000000000000000000000000000000100000007FF9605E6E7FFFFFFFE1F70001EFF001FF47063F8BEE296C9FA1CE9E75D3F000000000000E07FFFFFFFFED20000000000000000000000000000000000000000000C2768B07FFFFFFFFFFFE00012DF0000FE9F87DE60AC6B3517323557EFC0000000000007FBFFFFFFFFFFDD0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'h0000000000000000000000000000000000000000000017BFBFFFFFFFFFFFFFA1F978A0000077BCCAB7665D434F17450D310000000000007FFFFFFFFFFFFFFFB70000000000000000000000000000000000000000000000A6000DC1FFFFFFFFFFFFBD67C00003F4B56BC74014818E1D470200000001FFBFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000006E00000007FFFFFFFFFEEA4FF40000187DE280B18D475D5D18760001C001FFFFFFFFFFFFFBF3FFFFFC0000000000000000000000000000002780FFD8E38000004C000000000007CFFF17962FFFC0003775E926BAB80ADA5FB808003FFFFFFFFFFFFFC00008001FBFFF;
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFE098000000000000004208735FFFF00003F380E97EFF84BCDCF2800FFFFFFFFFFFFFFEC00000000018BF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFA6000000000000001C8731FDFFFFFC2B8ECF98C7A913FC1D007FFFFFFFFFFF80200000000000000000000000000000000000000000000FFFFFF87FFFFFFFFFFFFFCFF8000010000012FC69001FFFFFC382A01315AB2C8A31FFFFFFFFFFFFD800000000000000000100000000000000000000000000000FFFF0801187E077DFFFFFFFFFFFFEFFF8000E0A43000FFFFFF126580B149B8000DFFFFFFFFFFFC0000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'h0000000000000000000000000000000000000060021001F3FFFFFFFFFFFFCD012ED5500007FFFF1C250031F81C001FFFFFFFC30000000000007407CBEF000000000000000000000000000000000000000000000000000000105FFFFFFFFFFFFF98661000000FFFFE041AE0061900DFFFFFFF800000000000FDFFFFFFFF800000000000000000000000000000000000000000000000000000000041F0187FFFFF05F530000007FFFFF1060FD74EFC0FFFFFF0000000000DFFFFFFFFFFFFFD8400000000000000000000000000000000000000000000000000000000000007FFFEF515A7000001FFFFF9045F419E0428BFC000000000000FFFFFFFFFFFFFFFE660;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h000000000000000000000000000000000C000080000000000000000000002FFE14E54F800001FFFFF9051F019F04200000000000001FFFFFFFFFFFFFFFFFFFDE0000000000000000000000000000F88007F100FF0F93C000000000000000000117F86FFE000007FFF9451F019F04000000000000000BFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000F88FFFFFFFFF3F9FF801E00000000000000007072FFFC000007FF9590F811F0C2000000007FF8FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFC3FC0FFFFF8A00000079A78FFFFF00000FF9618F811FC820000001FFFFFFFFFFFFFFF00001FFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFCFFFFFFFFF8FB0000038065FFFFFC00000F9E9BBE01F4460000007FFFFFFFFFFFFFEE000001C7FFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001119F1FFFFFE0000019D1D5E04F8840000067FFFFFFFF8FFC0C000000003FFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300001BC5E1FFFFC00001FF1C4341F845000007FFFFFFFFF89F8000000000001FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000135B7FFFFFF00000FF387F01F80580001FFFFFFFFFF0000000000000001FF7F;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102 .lut_mask = 16'h0A0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h0000000000000000000000000000FE79212C7D9FBDCB30029BC5E32E7A66794AF0FFF8D800077FFFF4FFFFFFFFFFFFFF800003FFFF800FE002ECA0081D5FD3CA000000000000000000000000000088A1F02BE9085304155C5A9D70E96FF422417C04FF26C330000000005FFE7FE08201000CEFFEFCBE267EAD62F3CAD03FF04300000000000000000000000000003CCA2EFA7A9C500DCCD19610F3A269FE01518FF00C0FCE4FF8F006819EE67F800688007000FC281803F0D31CDD0FB07F23B20000000000000000000000000000597690E83DDB88516BF10B6E6701A251DE46F0000E207E28253AA100BF773DFF73FFFF0004000003078656B00E118243C0D4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'h000000000000000000000000000011B9026D1F7E9394529C54F8623F22C801DE701FF0791F197FC182C38E7BFFFFFFFFD79E00000001E80728902FF216000CA0000000000000000000000000000067EE8B73A854B6D08AD508F1AB84F87FCCD8C00FDFFECF0E1A1ED97F0D6E7AEEB653E140606FFF2E0CF8314603F8400CDA850000000000000000000000000000A2DCF83037605E40ADDFA8012E60A2B1B4947F00315202A8BB7BB8B385267F12D17BFFB52314B864210CB2F81CFB05BDB78200000000000000000000000000008E9318223AF78DB8870C3D9AA8CE2C4404B801D66A077D79AE04C99826D44CF46610EE5936575BA505146D8BF04D0221099F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'h0000000000000000000000000000875ACCD44128DEC0BE402C73F0B0E5E5A3011271D82DC2F7B5DF793376BC4E9A3288FE2D1AFD74B1A0C90FB600B886011497000000000000000000000000000079EC9FC330745EF99A337F68F95E71BC759857D9B016330DBB74D153E555F3AB7CEDCB0CB6C7D4BAA81EDF130A609DA49E6D000000000000000000000000000000F39026065A010BC728A1FDC80DFD88A0E28449E77EFE63C7061FC21C9C94EBE090212E94EABF40F13E600BC0C264000418000000000000000000000000000006A7433B3D307A8D3EB2623CD190DE457FF54FAFB62EF77859C2474076D70A1962EF8C55E0FF1B0D8451FFFD2483A82C3410;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h00000000000000000000000000000091900BE8911E75194475AE04B138BC000294459A4626ABBDC854794467284412451797AD74F8936C77FFF7AF829EC3676D0000000000000000000000000000000CA9F7D53910F71A5FA8069B0073C0000162C4CC4322C8009DFB26748C153FA5E924C1CFF5C8310BFFFE001727B1807FFF00000000000000000000000000000000DF5045CFC436AA271DC39B9DA76D00004D5BE898061AF32489D7BC25E72DDA6933E96AE064E307C10000079880DB9E31000000000000000000000000000000800D5D09625D9134C5BB53B86473FFFFFFFA81BA2426D88DED5A68DD01E0F7298AA9AFED079946A500000000BC12A01967;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = 2048'h00000000000000000000000000001FF015F0A13D31E86048CC0BBB244A6FB5849E808CA0F8800FFFFFFDFFFF9FFFFFFFFB001F41613C0361CD097736E6EEC8000000000000000000000000000000CFEC2362DA960887A054D49AD3DF335F9D67B8C0C6BC40800FFFFFFCFFFFBFF7FFFFFFA01B7215700F32950464AFEBB9A00000000000000000000000000000000FE646D00780700FC9351286B5A4EC9D6A6BE54866FD80000FFFFFFDFFFFBFF7FFFFFE0090FEDC64142B58756E01BC898000000000000000000000000000000087FE0275CD0CF006B935910A3391793256E85C28946860040F7FFFFCFFCFFFF7FFFFFE00A01F2A183692A55457D61ECFC000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = 2048'h0000000000000000000000000000ECFF0A78A46A842E8F152A77BD3B4A116FF8A7C83187F800097FFFFF3FFFDFFFFFFFF8000303B518B56C9D7B55799FFFF0000000000000000000000000000000F6401E0106D204F465FECC549716F43C848FB818148F98C528FFFFFFE3CF87FFFFFFF00000806A10457245AD704767FFF0C00000000000000000000000000000F0800B1AB0FDB56C84745E6B6D050333FD0952613A7F9F8000FFFFFFFC013FFFFFFFE00000FF253F2638D22750DFE7FFFA7F00000000000000000000000000000AC00B5F10B067D885F7A51724C7986CD530D090FFFBDA0189FFBFFFE781BFFFFFFFE00000041B95AB60180142C287FFFFC0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = 2048'h0000000000000000000000000000F781A2FC02DBC1053FF403BAA640FDECBDD78FED7D00044180F7FFFEC00A13FFFFFFF0C0018004BD5C17D16EDE7F002000860000000000000000000000000000BA08197A924FB030490E1E5039FFD48056B535810407FC4208E7FFFE004403FFFFFFF3C0014002C8297D4DCDDC1F0009D6920000000000000000000000000000FDF30C6AB500DDD5954807B217000801BFAA8F61483FFCC180E2DE7800A941FFFFFFEFC001100008643E39472747E7FFFE1F00000000000000000000000000001236032F81FDFCA4587B9E2B46683CEB2987B1B23DBFBCC1E8001C700128BCFFFFFFFF80010401BEEBA3405D68F000000411;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = 2048'h00000000000000000000000000004D0A9ECCAF1D4148886EE3049760287E9633566AFA7FFBC1E8001420039E4A7FF77FFF82010083FFC242F2CE733EFF7A33C50000000000000000000000000000DFFF7C160C9E885BAC605B337AB804768E25DF8FB63DEFF1BC00004001D37A0C007FFFFC010003FFC05969F523806CDC5B290000000000000000000000000000A36C0970F34D86798B21B86D83725F8098B3ACFFE3083F3BF40000000000C7FE781000FFF8FFF000007B86FAF1039EDF0B4000000000000000000000000000005DF39DDC0C32854ABBCC59F5B4A67878C16321FFB1801FFBE200000000FE1C0000007FFFFF000FFC3FC6A32DCFEF4247341F;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N8
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101 .lut_mask = 16'hA088;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = 2048'h000000000000000000000000000001E21800006780008304211503FC21AFABBB89C1FF5514BFFFFFE18CFFB106FFFF7FE30007B97BE0FECC000083D22E01C700000000000000000000000000000090B02110807FF802A3D02FA803FC31F38FFB41A0FF4CC3FDFFFF3F82F93106FFFF7FE3000F97FBE0FA50000085D03F81F38000000000000000000000000000008174AB00003A0D86A11C2B4303FD13A41BFA10C0BF7B6278CFFE03C2FF10F67FFF3FE0000F541B83FA680001C1D83F80F3400000000000000000000000000000C7F0F1001008A462036E327603FFC06657F8F040BF6AC67F8100C0C27832FE7FFF1FE0000F045B07C861000081C03FE07940;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = 2048'h0000000000000000000000000000BC563100220403AFA8D6990C7DC2E1150FD030403F6B3A7F8003F8020712F6FFFF3FE5000B44DB0FC02C0001C1E03FF039C0000000000000000000000000000043A57E1C221F91C530FA64F4BE82E4DFC3E891007FAEEE7F803FE87C0E06F677FF3FE78009F5F70FC02D8001C0DC1FFF198000000000000000000000000000008C7C6B41025E7076784C169EF9C289389F8055007F6D23EF803FF07D8AC0FE7FFF3FE00E03EB7707C2348001C1DE2FFF0E8000000000000000000000000000009C4E7C0864A6177DB43E4CFCBD920F0A9F8817807F7E19F9803FF47DF9E60E7FFF3FFFFF03517707A2188000C1DC01FF8200;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = 2048'h0000000000000000000000000000E743E2000667B0B10F62F64B6E2B2DACC68077803F7AD7E0003FFFFDEAA5BE7FFF3FFFFF0388170F81A80000D7053C0FCD000000000000000000000000000000FDD52E0A9886D11823744AB8F5CE3835DC8813801F5E47C1053BFFFDF0E5567FFF0FBFFF83321F0781D5300000000010000000000000000000000000000000000F0B73C8E21A1829E215CCB938C0FF8BD78857801F7677C9003BFFFDF3EC057FFF0FEFFF81B1970F8D593FC000000030000000000000000000000000000000000FD749A978C30434C89B38F398BFFE5FFAC157D01FF2A4CB01FFFFFCF8D2D17FFC3CF1FFC0BEDF0F97BFFFC0000000700001;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = 2048'h00000000000000000000000000003F3F86A2048A83F8288ACA1AFADC7C23DEF9A3701FFFD4C207FFFFFCFE03FE7FFEC0007FE061BB0F218FCEFFFFFFF7318F01000000000000000000000000000019E3AA4F49DB0127A24A70C8F5837863DCF9EF881FF4BC822FFFFFFDFE1FFE7FFF68007FE0353B0E46B59C59CBB5561FEE0000000000000000000000000000001FF3B6364D7103A3B7BE6822D68E5063FCF91E881F82548047FFFFFDFE48C177FFFA0003F481C91F8755A99A2DC13B468F0000000000000000000000000000004FF26C292962F53B9F627F39FB8F81060E0243831D9741000FFFFFFDFCE00FFFFFFFA000371CA9BF000316AEF0DA442F9600;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init3 = 2048'h0000000000000000000000000000C5E3E022415D8C00040C000B0000600003E026FFE31FFFBF837F004A00F9FFBFFDFF3FFF3FFFBC4686CF4F0E78997FFF7F800000000000000000000000000000811EF81FBC8E0C10261C101D8000008005FEF19FC9FFFFD1F9BBF2078B400EBFFFF8BF3FFFFF8B0C0FCF1D7C17FFFFFB7F4000000000000000000000000000005F818006D19608000240C83FE000000023FE2FB83FFE0F3EF01FF8E00FE0001D3FFFFF7FFFFFA10183B7B687FFA001847E400000000000000000000000000000C01D0C8D9E800C80003D333FB080000045FFAFD79F7F27DF01FDC0FE7C00000BBFFFFF7FFFFF600002EF1FFFF18000347E41;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init2 = 2048'h0000000000000000000000000000FDC0F42B30E987000306D5CFC48000003FFFAF8043EFFFC83FFCE01FF8000001F44FFFDFFFFFC0001DB6CCFCC00000BC7E7F0000000000000000000000000000FBC6E78227E06D800E8234FFC2000063F7EA2FC0C07F37C7FFFFE61EC0643800E0001EFFFFC1938088D7C210000100F87D190000000000000000000000000000B9CE4D70010003001084837FC0CF81E803C24F4000FFFFFFFF7F7CBE70000027CAFFFFFBFF937E51C4DF00003A760DF07C7F0000000000000000000000000000C1C6B78401680A001007D6BBE05C7FCC0F007E400184FFFFB01F1CCC7C7C80FDC470C601FFFE701B06D601C8FFFE57E47C3F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init1 = 2048'h00000000000000000000000000004183EED781C807781000BD27E02881008001FB78010041BFE01DFE3FFC00217FFFE0FE40B2E845C40C7643FBFFFF0FC03C7F00000000000000000000000000000389CC0B2101260400021FBFF07D000C0003FFF0000003EFE6C2003F5A7E087FFFF6F07BD49CE00A1A16FFFFFFFE87E0207F00000000000000000000000000001FFBE9F3B002100000048DCEF07F2D4680033F4B807E002E4000207E71F9E07FFFF0BA180706AC7FE416705FFFFF87F9607F0000000000000000000000000000C0D411092400600020013C3CE07F202020403FD81E2F065F804000F8F430627FFFF0FC000381DA7D171600021F030FE1F03F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336 .mem_init0 = 2048'h000000000000000000000000000000BE60483A71000000827664E0F838011FFC219C7FE9803F006003F9F401F27FFFFFF00007C1E0B19FAE000000030FF1707F0000000000000000000000000000FFF2E70008DC00400086E0FDE3F302035EFFA0B058BF017C0020FFFFFD0CCF7FFFFFF0000780F1C57A2C0130018E07C0605F0000000000000000000000000000765B0B800208200002074FBBE3972F05F7FFD0F6887F03FC0078FFFFFBFCEF7FFFFFF0000FD0F1862A3C1CF8018E021C382F0000000000000000000000000000B3650800028202C004CD351CE19F02841FE8602D707E07F80079FFFFF3F0437FFFFFF8000FF0F1870499FFFE478E87B8383F;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99 .lut_mask = 16'h00E4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init3 = 2048'h000000000000000000000000000042FB21060004024104E1BCD541D100B03D67A12DF0FE07F000F3FFFFF7708F7FFFFFF0001FF0F1870499FFFCA709CBFC3E3F00000000000000000000000000003FA965C20ECC00650E89B994C1F08C78E05D8037F8FE0FE000FFFFFFF2B20B7FFFFFF8001FF0F9870631C01F4FBB8BFE3C070000000000000000000000000000822D10000709410F0AB8A09F00DE28621088815FF8FE0FE003FFFFFFF6E21F7FFFFFF8000FF0F3878341FFFC8F730BFE3C4100000000000000000000000000002DFB00080582180D1FC8301980CE66FC3134C15FF8FE07F007FFFFFFF6AA377FFFFFF8000FE0E38785E170000F9303FC3CC1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init2 = 2048'h0000000000000000000000000000493180000062060A0758005C404236E067E73D7FF8FC03F08FFFFEFFF60EFF7FFFFFF00007EFC30785E300008BDB03FC0C4100000000000000000000000000004F150800002C03100770282671E229BACF0B2DFFF0FC07F00FFFFE7FF6BE377FFFFFF00003D7838782E18000839703FC1C400000000000000000000000000000072048040010800027E1144B59863D4BC6FB5FFFF1F80FE00FFFFE3FF0820763FFFFF0000FC0E30702010000A79A01FC1C40000000000000000000000000000045338C02200000173A60941AC5F27D4F900363FFF1F80FC03FFFFE41F00E07E7F80000000726120783350000C7AA61FC3C40;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init1 = 2048'h00000000000000000000000000006501700120C8004C79C2091085307C8F9F4303BFE1FFD8007FFC01C2700E0E8000003FF8077726078428000087B371FC1E4000000000000000000000000000003D3818610000007528C0087C03B5EF87943B20BFF01EE403E0002002700E8E80001FB43C1EB07E1E043E00008FB331FD0E0000000000000000000000000000003B6C7660C400036741842299072FF40ABF091437F0180878007E7006F11A0FB0003FE0000E8FEC38053F000087AF30FF1E00000000000000000000000000000037529F98640001C13D800290072FEE0B9F391C77F0DD40AFF03C006EF90E1EF0C77FE0001BAEEC3C3DDE0000C7FB387E1E00;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init0 = 2048'h00000000000000000000000000002CA4C7A000010084AD0000D3033DC7591FF90C43F8CDD9C0FFE0FF8E5B8F2E81E37FE1001FA7A83C1CFE0000C3FBAC031E0000000000000000000000000000003E744A04000020800440513B03FDE18B3FFB0CC3C1DF30C00FFC2FE61B4706B0CF7FE0001716E8783DFE0000C7CFD8379C8000000000000000000000000000003D01890000032005068003EF03FCBF129E8B2CC7FFD458400FFF83FCEE0F1E87FF7FE000177D58F87C7E800187DFFA1F8E00000000000000000000000000000039D251800047800182C46F5403FC313F895AE8E5FFED283807FF801CF13F167FFF7FE30017AD6BF8FD5C8000C7FB661A8700;
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99_combout ) # ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~99_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100 .lut_mask = 16'hDCCC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100_combout )))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~102_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~101_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~100_combout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103 .lut_mask = 16'hFE54;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N14
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~104 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~104_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98_combout ) # ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103_combout ))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~98_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~104 .lut_mask = 16'hECEC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = 2048'h000000000000000000000000000001289000000000000098470A03FDFE4410402EE000F4BF3FFFFFE18106000680007FE0000FB2C3FF03438001801FFE003F7F0000000000000000000000000000800880000000000001D0428683FDFE1400022E6000F8D33DFFFF3F8302000680007FE0000F5843FF065780018017FF800FFF00000000000000000000000000008100C000000002000310464103FCFC980003BF4000DE3338CFFE03C30200F680003FE0000F0823FC06478001C007FF800F7F0000000000000000000000000000C7040A00000000010613CE7D03FE3EFAE0011F4000DC173F810000C30302FE80001FE0000F39E3F8064680018007FFE0077F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = 2048'h0000000000000000000000000000FFA60200000000004109670D7EFE1C6BF0019F4000D4B73F800000030602F680003FE0000B98E3F0060A8001C027FFF0077F0000000000000000000000000000BE2C00200000003288CCA333BCFE1961F0011E40008C0F3F800000010606F688003FE000096AC7F0060A0001C003FFFF077F000000000000000000000000000033A01030002000089E932274F9DE10A220019A4000C29B2F8000000102C2FE80003FE00FFCF2C7F8067E0001C019FFFF017F000000000000000000000000000086B82100004000004DE12034FCAE1692200318C000DD11398000000102160E80003FFFFFFC20C7F806040001C01BFFFF81FF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = 2048'h000000000000000000000000000004B81C0400820C000C403FEBD8A73688300118C000DD17200000000102A7BE80003FFFFFFCFF27F007060001CF03FC00327F0000000000000000000000000000FD2A00000C0229EE51E6BC7F183C23002001BCC000DA17010000000102E7FE80000FBFFFFC1FA7F803EECFFFFFFFFFEFFFFF00000000000000000000000000000F04C21311261436002230403A40FA862001F88000D11F090000000100EFFF80000FEFFFFECFA7F007D8C03FFFFFFFCFFFFF00000000000000000000000000000FC087400604070D1807910D66BFFD1639C038B000C2CC0B000000000ABD2F80003CF1FFFF3F27F019E0003FFFFFFF8FFFFE;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = 2048'h00000000000000000000000000003FE20140201004CA170C6F086123FE03FE002CB000C99402000000000CFC018000C0007FFF7C83F01DA000000000000000FE000000000000000000000000000019EA4CC2040202D554B27519C57F7C03FC0028F800C74C42000000010DF001800088007FFF6483F079D59F7FFCCEA66BD2FF00000000000000000000000000001FF30EA380000025FC08191A967E7003FC005DF8008694400000000109F8C00800000003FF0131E078ABA977B7F207D084FF00000000000000000000000000004FF1D107909008C0A0D80AE6787F8007FE027CF9028311400000000100000000000040003F8DF1C2FCC579050256A289A37F;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init3 = 2048'h0000000000000000000000000000FFE3FBDFFFA220001BFC00080000600003E0617FFCE000007C80FFB5FF0000000000C000C0000046C41ECFFE1F6680007FC000000000000000000000000000007FFEFFC00370000000E2101F0000008005FF2FBFF600000006440DF874000000000740C00000000C8C1EFFFFF8000002FF4000000000000000000000000000000FFFFFC10628046000C0483F8000000023FFBF87C00000C10FE0071FF00000000000008000000001806EFFF80000000BFE4000000000000000000000000000003FE3F3C2200000C0000D133FE000000047FFBF8000800020FE023F01800000000000008000000000003EF0000000002BFE40;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init2 = 2048'h0000000000000000000000000000037F03C004000000600A35CFF00000003FFFBF8000000037C0031FE00000000000000020000000001E6E000000000003FE40000000000000000000000000000004171FA200E8010041816DFFFE000063FFFBBF800000C838000019E10064380000000100000000008E2E000000010207FD660000000000000000000000000000E9D98FA0000030000000587FFFCF81FFFFFFBF0000000000008000A0000000F80000000400000001FA2600003A76040FFC40000000000000000000000000000021C748980130000000003E7BFFBFFFFFFFFFBF0000000000000007DC087FC07DFB80F9FE0000001FFA2E01C8FFFE501BFC40;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init1 = 2048'h0000000000000000000000000000C183F9D1011C008000020717FFC7FFFFFFFE3F38010040000003C1FFF0007F7FFFFFFF80CD0005FFF2AE43FFFFFF403FFC4000000000000000000000000000000389F4007204000000020045FF85FFF3FFFC3FB0000000001E3FFFFF53FFF17FFFFFF07BD8C0FFF5E2EEFFFFFFFF801FE04000000000000000000000000000001FDBC801C101000000000006FF8170397FFCFF0B807E001E3FFFFFFE77FE017FFFFFFA1807E8FF8006EEFFFFFFFB8006E040000000000000000000000000000000820A10240000002000007DFF807FDFDFBFFF781E2F1E007FFFFFF8F3FC037FFFFFFC0003E1E38016EEFFFFFFEF001FF000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337 .mem_init0 = 2048'h000000000000000000000000000000E815400608000000010019FF073FFE0003E13FFFE78000FFFFFFF9F3FC037FFFFFF00007E1FF399E7EFFFFFFBF000FF04000000000000000000000000000000001CE000E08000020010204FC0E17FC8100600FFC7F0003FFFFFFFFFAF00F7FFFFFF00007E0FE067EFCFECFFF7E003FE0600000000000000000000000000000898000000C00000000000076FC0E36FA0800000927FF0003FFFFFFFFFC000F7FFFFFF0000FE0FE07CEFCE307FC7E01E3F8100000000000000000000000000000408800000800000000001CC8FE0618BBE017A0130FFE0007FFFFFFFFF400037FFFFFF8000FE0FE07FA590001B07E8047F800;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N12
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106 .lut_mask = 16'h00E4;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init3 = 2048'h00000000000000000000000000000814600008830000001E0F51FE0E1B2FC09861180FFE000FFFFFFFFFF0800F7FFFFFF0001FE0FE07FA59000360FFC003FE000000000000000000000000000000003E200200030002005805E1FE1E83831FA0200007FE001FFFFFFFFFF4420B7FFFFFF8001FE0FE07FAD10000C0478001FC3800000000000000000000000000008606A0000006100004400001FF3C2798E008014007FE001FFFFFFFFFF0021F7FFFFFF8000FE0FC07FEE10001808F0001FC3E00000000000000000000000000002DE08000000410020CB020067F3C6106C134414007FE000FFFFFFFFFF00A377FFFFFF8000FE0FC07FCE1800100670003FC3E;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init2 = 2048'h000000000000000000000000000075E580000004000014D02007FFBC36E627FFBD4007FC000FFFFFFEFFF00EFF7FFFFFF00007EFFC07FCE18001802F0003FC3E000000000000000000000000000075E180000000000814E030207F9C2E7D9F0C3DC00FFC000FFFFFFE7FF0FE377FFFFFF00003FFFC07F9E18001806F0003FC3F00000000000000000000000000003DCA800000000008158000F3DFF83EBC0002DFC00FF8001FFFFFFE3FF0860763FFFFF0000F371C07F8018001A0660003FC3F00000000000000000000000000007DE1000000000008CC4000E6C7FC7E300002DFC00FF8003FFFFFFE41F00E07600000000007A7EC07F8018001C0466003FC3F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init1 = 2048'h00000000000000000000000000005DD004000004000A0F800088873E7F702002BC801FFFD7FFFFFC0003700E0E00000020000F7F1807FB108001804F7003FE3F000000000000000000000000000005A000420000000B0E8001EE03BFEC7820029F800FE1EBFFE0002003700E0E00001FA00007A3C01FFB00800180473002FE7F000000000000000000000000000005F00011800000103F800102073FE7FD0000BF000FF817F8007E7007F11E0F30003FE00007FE503FFB018001804F3000FE7F00000000000000000000000000000D8C20000000000003800320073FF67F0000BF000FD197BFF03C006FF90E1E70C47FE00003CBD03FC3018001C0073801FE7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init0 = 2048'h000000000000000000000000000013A5F8000000000003000F18033DDE7C8000AF0007CDCEFFFFE0000F5B8E2E01E07FE000075BB03FE2018001C007BC00FE7F0000000000000000000000000000019080000000000403000C1403FDF80C4002AF803EDEF7FFFFFC00071B460630007FE0000FD9707FC3018001C00790007CFF000000000000000000000000000000FC50000000000081C00DCC03FDE2C500028F8000DCE77FFFFF80010E0E1E00007FE0000F3A20FF830100018007FA007E7F0000000000000000000000000000014C00000000000001C0209303FDECC436838F8000D1EF3FFFFF8001000E1680007FE0000FACD3FF01030001C007FE007F7F;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N6
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  & (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~106_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107 .lut_mask = 16'hAEAA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h00000000000000000000000000006D83365680A2000D04A27285B020F5E471860FFFF827FFFFFFFFF4FFFFFFFFFFFFFF8000000000FFF001619C10081FFFC35D0000000000000000000000000000236229D98600A5D5243E2598DF1E10109B6703FFFF203CFFFFFFFFFFA001801F7DFEFFFFFFFFFFDE267F1CE203DA503FF0F900000000000000000000000000005C1108B64D018DDE073DEA4DCC7FF6017997800FF3FFDF47F8F002800119807FF977FFFFFFFFFFE3FC00F0FEDD00407FFF6F0000000000000000000000000000822C090E400C07C474DBAD28A8FFDD885F75F00001DFFE0800055FFFFFFFFFFFFFFFFF000400000207F84E470E1042FFC057;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'h000000000000000000000000000075C02021901E48FC01C0E18BD7FFFF0002E5F0000FF900C0003E7FFFF000000000002FFFFFFFFFFFBFF8287FEFF2100000AF0000000000000000000000000000986401B6AAEE8888663157EE5FC7FF80C887C000000100FE1810060032818111000C1EBF9FEFFFFFFB00213F03F8000CDAA300000000000000000000000000003408DEC1346ED8404D1097B3959E754E5EF3FF000029FD7BBFD4EC9A13E3AAB916D6A4D856C7CFF8DFF07DF800FB05FDB01300000000000000000000000000003D2CC7E5453410B8B652995F5F3DCBB005A7FFF6B245370E4440DEBBC69CCDCD56F91800D8BA32EEA204678FF04D00200810;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'h0000000000000000000000000000F208BA08C3EE6184C4B438282F7B2A004004FFFC94C531E4C5F01468225F66CD1EC5BCB67600880E6F30FE36000086011F9E00000000000000000000000000007E13A83AD079CE1060C04EEBFF790C43AFFBFFF9FBFBACACDA3E6A706CDC58F99D94A299283E087F0FFF3FE30E20FFAE9E640000000000000000000000000000F19DB249B60D1AD449D4CFE2FFF003FF80CDF876E117317960F9EEB0E95429910CA60D9AA134CA3D7CC11FF3C0C06000041A00000000000000000000000000000418F4929258A48EC1841E47F7FB81BF000732116222B7FF69800F910555AF5E22BB0C3F47031373FFA80000E000282C3FFA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h000000000000000000000000000000E5A54FB0921C30642EE615FFBEC36BFFFD91CA5BF6DBCC756C9DB32D5A9F2AD88C4D8C1200DBFDF3D000081B821FC3F7ED0000000000000000000000000000000F4F9241FBFF0EE7401CDDFFE78C5FFFFF6A22FE423EC3EC412536D9C7C5A249E4122422051ADFCE8001FFE38001807FFF00000000000000000000000000000000E7ED945FFF1F27B0EAD3FBFE5EFFFFFFF144AA9E52026373305FCD9EB1B84CBA1253880FE93AA83EFFFFF93800DBDFAF000000000000000000000000000000000E33679443B6351FD64BFFF9A7FFFFFFFCE60CDAE7BAA996C728E81EB225BA52C39310E003F91AFFFFFFFF3C10201F67;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = 2048'h000000000000000000000000000017F1E51D48FFC2179CC3A7FE3E1DFD96FCA3147F838FD8400000000100000000000004001F8EB9C3F82C5F4CCCCC1800377F00000000000000000000000000002FEFC93B01841008CFD8000161D6257A9F68CBBFC18180400000000100000008000000401B83F98FF8012233335011981F7F00000000000000000000000000000FE7BD014804300F32B5810CAC3489631A4B265FA18838400000000100000008000001FE90FF188BE0E48CA899F28CC47F7F000000000000000000000000000007FFFC8E0003081A6131E5859DBA2B58BBB1AE5F731818440000000100000008000001FFC01FCCC78D01922B8A0A3FA03F7F;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = 2048'h00000000000000000000000000006CFFF130421010622459B004DAB80255CCCFB94FD37FF8400000000000000000000007FFFC03C6078200404822099E800F7F0000000000000000000000000000F1FFE0A86014A07CF43266BEF51D00A1DB818361C27F9805000000000000000000000FFFFE00738D08C0014090476C000F3F000000000000000000000000000073FFF1A162E1A8BCC0F0203FF7A57C5A174840ADC1FF9800000000000000000000001FFFFC0039850330400040DFA00005000000000000000000000000000000CDFFF06028B098B9C338283851F1C3B11689702D03FFC00180000000000F000000001FFFFC001D8906400001026780000080;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = 2048'h0000000000000000000000000000FD81AC3420B4F07D8CD1EFB118FECAFDC32EDC2B01000441800000000007000000000F3FFE0006A45C05916EDFF700000080000000000000000000000000000000041E956390E03AC78A6F6CEC800AFEA64C4535A007FC42000000000064000000000C3FFE8003C92DFF2DCDFFBF0009DE7F0000000000000000000000000000FD00083722250522716FD89C9DD00B96F414A35B643FFCC180000000002640000000103FFEE00024FFFE3FF7593FFFFFFF1F0000000000000000000000000000ECFFFD94844044491A52285D15A83FE79C5AB1B489BFFCC1E8000000002B80000000007FFEF801BD1EDFFF92040FFFFFF9EF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = 2048'h00000000000000000000000000006FA70480404378309121B6C07B603F868A4ADD7D8FFFFBC1E8000000000A4A000000007DFEFF03FFFC3F0D006F010005EC19000000000000000000000000000064828142003200FFB6C1EDDBDDB8078A58315EDFA1FFEFF1BC00000001EE7A0000000003FEFFC3FFFF9006371F804394D84100000000000000000000000000007E8DC6F0082B21E3950C5E778E7FBFF9EC941BFFE0FFFF3BF4000000000147FE78100000000007FFFF8318860F8D3AA00C1000000000000000000000000000000204647FF211ACC5A78CDA017CC73E8182E11FFFB07FFFFBE200000000FF1C000000000000FFF3FFC007241C826802073E3C;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N0
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108 .lut_mask = 16'hC0A0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'h000000000000000000000000000000000083AF5DC8CC8C2C2173FDE73FFFFFFFFE914F150EFAC5D6538C8E2AD647B49B1F0D27923D943FFFFFFFFFC280041FE700000000000000000000000000000000000F5C97D9E1016215EEFAE5FFFFFFFFFE484BED818D786B9B4169C859C29DB0F1F048C7F621FFFFFFFFFFF9718F4FDB000000000000000000000000000000000000E90F8491D1C86FFFCED7FFFFFFFFFE0F153F97481B0186CD45AD31993A1420E0773EFB03FFFFFFFFFFFF4C0006510000000000000000000000000000000000000D43C92E92C88BFBFEABFFFFFFFFFE266B23FC100E20C4DFA53105BD0A52860237FE400FFFFFFFFFFFFFC68003DD;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'h00000000000000000000000000000000000000EF120BBE391FFFD7FFFFFFFFFFFE47BE7DDDD0BB037833011F25AC99A90283C272807FFFFFFFFFFFFFFDD21E77000000000000000000000000000000000000001F8B7DB24A9FFF660FFFFFFFFFFE87FFCA9EDA53DB7790E535661A4CD412676F548FFFFFFFFFFFFFFFFEFB2780000000000000000000000000000000000000000196DBEC4D3FBEB00087FE3FFFFE4FFFFEABF425A775900D297EF6BA509CB956A023FFFFFFFFFFFFFFFFCE03DC00000000000000000000000000000000000000000C9D26257AE380000000407FFF67DFFF89BED5906032210CBE52F448125F130001FFFFFFFFFFFFFFFFFAC021;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'h000000000000000000000000000000000000000001506D2AFE6C00000000000E7E47DFFFF60C98940326A1A502357302B1FC70001FFFFFFFFFFFFFFFFFFF14000000000000000000000000000000E1FF107B0000007D9B52EDE00000000000003B67FFFFFD410FA1587CA8D9093E4600D7C28003FFFFFFFFFFFFFFFFFFFFEBDF0000000000000000000000000000FFFFEFFFFFFF80013C658A0000000000000000C7D001FFAAFE01894F479ADBFB9D0BFA080FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFF3D9B52C000000000000000004DF0000FF54F38E687E9DE721DAC3EA6A3FFFFFFFFFFFFFFFFFFFFFFFFFE58;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFE9A7800000000000000000C9A0000076A340014C9EAFC2EE4CF72AFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB0000000000000000000000000000FFFFFFFFFFFFFFFFFF7AFFF23E0000000000007A60000003C7084201925AE73D118855FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFADFFFFFFF8000000000001A0000000265CF01F3001E07E2DC559FFFFFFFFFFFFFFFFFFFFFBF3FFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFF830001001A00000000AD3FC031ABE8AE4906AE7FFFFFFFFFFFFFFFFC00008001FBFFF;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFBD07698000000016AEFFE870007A28B5E47FFFFFFFFFFFFFFFFEC00000000018BF0000000000000000000000000000FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFED4C08020000003AC51DD406267A8E157FFFFFFFFFFFFF80200000000000000000000000000000000000000000000FFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFE005A4FFE0000002B3E0130424637CA7FFFFFFFFFFFFD800000000000000000100000000000000000000000000000FFFF0801187E077DFFFFFFFFFFFFFFFFFFFFFB24CFFF00000002CF80F0504BFFCBFFFFFFFFFFFC0000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h0000000000000000000000000000000000000060021001F3FFFFFFFFFFFFFFFF0B49AFFFF80000002B0030001BFFFFFFFFFFC300000000000000000000000000000000000000000000000000000000000000000000000000105FFFFFFFFFFFFF6F51CFFFFFF0000000193FFE16FF3FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000041F0187FFFFFF6E1CFFFFFF800000501FFD7C003EFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFEF6CD7FFFFFFE00000501BF4181FBE8BFC0000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000002FFE175A9FFFFFFE00000500FF0180FBE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000132E9FFFFFFFF8000540FF0180FBC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101565FFFFFFFFF800558FF8180F3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000115265FFFFFFFFFF001707F818037E0000000000000000000000FFFFE00000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000110F7CFFFFFFFFFFF01E05FE080BBA0000000000000000000011FFFFFE38000000000000000000000000000000000000000000000000000000000000000000001E9B68FFFFFFFFFFFE1D03BE0007780000000000000007003F3FFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000014AEFFFFFFFFFFE3F03E34807B80000000000000007607FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000265FBFFFFFFFFFF3F03FF0007F8000000000000000FFFFFFFFFFFFFFFE0080;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N18
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109 .lut_mask = 16'h0A0C;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N20
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout )) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout ) # (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~107_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~108_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~109_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110 .lut_mask = 16'hAAFC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1479w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h000000000000000000000000000000000000000000000001700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000060000000000400000115FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000014FC8000000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03000000000000000000000000000000000000000000000000000000000000000000000000FFC00018A0180FC1B1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F000000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000007F5EC0CDE03C1FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000097EFFDFF07FDFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000000000000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000300000000000000000000000000000000002FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC0000000000000000000000000000000000000090000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000041940000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000000001FF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000001FE4000000000000000000000000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD400000000000000000000000000000000000000003FEC04;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000000ECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9F040000000000000000000000000000000000000007FFFFE00000000000000000000000000000FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0400000000000000000000000000000000000001F807FFF8880000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000007FE07FFFC8900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFB75BFFFFE21000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF5EBFFFF400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000027FFFFFFFFFFFFFFFFFFFFFE65BFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077FFFFFFFFFFFFFFFFFFFFFED9BFFE000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFECE3FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFF26784000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F7FFFFFFFFFFFFFFFFFFFFFFFFFE1700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000197FFFFFFFFFFFFFFFFFFFFFFFFFFFA80000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000103FFFFFFFFFFFFFFFFFFFFFFFFFFFFE98000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035BFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC880000000000000000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA30800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N30
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hFA44;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFEE69F00BBFFFFFFFFFFFFFF83FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF75B3874CFFFFFFFFFFFF3FFFFFFFBFFFFE00800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE71DF1108FFFFFFFFFFEA3F7FFFE7CFF85C00000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFAA72080FFFFFFFFFFFE83C5F9FC008C02000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFEC00CFBB1FFFFFFFFFFFE3801860000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFDCDD04E43FFFFFFFFFFFC780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFDAA60673FFFFFADF3A28B80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FFFFFFFFFFFFE12E1667FFFFFA71C8001000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000007F3FFFFFFFFFFFFF5102D0FFDFF003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF19E18AFF9FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF2E1777FFCFF000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF903D43FFDFF000180000000000000000000000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFC9D483FF9FFE0068000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFC36F4BFFFFFE030C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFB2F4FFFFCFEE10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFEBE3FFFFE70E0000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFF003FFFC0000000000000000000003FFFFCC7D01CAAC5107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFDE803FFE0800000000000000000000007FFFFC87901CBA85037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF0000000000000000000000000000FFFFFFFFFFFFFFFDC017F20000000000000000000000001FFFFFE87441C4A8222FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00700000000000000000000000000000FFFFFFFFFFFFFEE1FFFC600000000000000000000000003FFFFFF07705BBA80037FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFBFEEFFE1F80000000000000000000000003FFFFFFC7243F63D001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100000000000000000000000000000000FFFFFFFFFF9E9FFFBC00100000000000000000000000007FFFFFFF7237ABAF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB400300000000000000000000000000000FFFFFFFFFF221FEF200000000000000000000000000000FFFFFFFFE2BD169F83BFFFFFFFFFFFFFFFFFFFFFFFFFFE098600C00000000000000000000000000000FFFFEFFDEFFF838000000000000000000000000000000FFFFFFFFFFAA641BF5CFFFFFFFFFFFFFFFFFFFFFFFFFFAF7FC00000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h0000000000000000000000000000FFFFE840EFFFC000000000000000000000000000000007FFFFFFFFF75775CBE7FFFFFFFFFFFFFFFFFFFFFFFFF807DEE000000000000000000000000000000000DFE7E0FFFCFF0000000000000000000000000000000007FFFFFFFFF27CC1809FFFFFFFFFFFFFFFFFFFFFFFFFFE00000200000000000000000000000000000000CDFFFCFFF8000000000000000000000000000000000007FFFFFFFFF13873633FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000001FFFFDFC0000000000000000000000000000000000003FFFFFFFFF458F8A1BFFFFFFFFFFFFFFFF5FFFFFBFFFE0000000000;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h000000000000000000000000000000FF7E08C0000000000000000000000000000000000005FFFFFFFFFBAAF4F37FFFFFFFFFFFFFFFF1FFFFFFFFC000000000000000000000000000000000000000003000000000000000000000000000000000000000001FFFFFFFFFFAF07FC07FFFFFFFFFFFFFFFFEFFFFFFFFC000000000000000000000000000000000000000E60000000000000000000000000000000000000000005FFFFFFFFFFE3332917FFFFFFFFFFFFFFFE7FFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFA4ACFCF3FFFFFFFFFFFFFFC3FFFFFFFFFC00000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N16
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ) # 
// (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & (\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hEA4A;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0002680000000FFFFFE00780003FFBFA00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00017000000001FFFFC0058000BFFBF707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60001D000000000FFFFC00700009FFBFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000002000000001FFFFC0034000BFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000E0000000017FFFC00780003FFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE28F80000000000027FFFC00780003FFBFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFC027A0007FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF004000000003FFFFDE13E2007FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF44F1E2007FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80040000000001FFD3069FA00FE5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800040000000001FFC1C1CF0FFFD0D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00040000000000FFE0BEF1903B1C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80040000000003FFF80419E04000FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80040000000001FF8F008F7FE07FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000FFFBC8EC000FFF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000040000000000FFDF1F9C000A20CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000003FFFFBBFCFF40BF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000007FFFFF1FEFEE0BFA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000400000000FFFFDFE7EFFA7C018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFDFF063FB016647FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFF9EFE33F70036CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70000000400000004FFFFEF7FC67CFF9807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFF9FCFC06701C6CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000400000001FFFFD7F0377F406DB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000400000007FFFFD47F02EC078F43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF97F80000000400000003FFFFD070FFFBF00903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFEF07F80000000400000003FFFFD9001E7F7630BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFD001E200000000400000000FFFFDF289EF0040137FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEFFF27FE6000000000400000000FFFFFCCE360B0C3E67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE06FE0000000000000000001FFFFE677E0F776E137FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEFFF3C400000000000000000001FFFFF675C0F7EF11B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFF07FFF38000000000000000000001FFFFFC6D81CAA05087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N10
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & 
// !\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hF0AC;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000007181F87FC801E1802000000000000000000A54493FFFFFFFFFFF03FF0805FC000000000000001FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000F3F1F87FFE0FE0000000000000000000001D3E35A3FFFFFFFFDF03E4F807FC000000000000011FFFFFFFFFFFFFFFFFFF80000000000000000000000000000BFFFFFFFFFFFFFFFFCE0000000000000000001A4DE401FFFFFFFFDF03E7780FFC00000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFDFFA64000000000000001927E803FFFFFFFFFF03E1780FFC0000000000003FFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE400001800000000009F29803FFFFFFFFFF03E3F8027C0000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF0FFBE00000000000144898001FFFFFFFDF03C3F803EC0000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000015AFC80001FFFFFFC303C3B807FC00000103E07FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000164E840001FFFFFFC305C03807F40000003FF3FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08000001B3B240000FFFFFFE18780380FFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000145D140000FFFFFFE007C0380FF80000001BFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001589DC0000FFFFFFE617CC181FF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000017C30000000FFFFFE0078CD80FF80000EFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001C2300000007FFFFC0078FC80FF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000B100000000FFFFFC0078DF80FFB80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000140000000FFFFFE007C3F81FFADE00C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000004140000000FFFFFE00780001FFBFC03E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_image_inst|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\Add1~16_combout ,\Add1~14_combout ,\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "./imagen_rgb_16_xy.mif";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ALTSYNCRAM";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 122880;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000040000000002FFF3F0117A61F0B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000040000000000FFF8FFE27EF26F17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000040000000000FFF11FE381FDEC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000040000000001FFF0AF8199FF09CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800004000000000FFFF03FF7E8EEF24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000040000000007FFF03BF67CA8924FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000000000007FFF937F61CA886DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFF80007CEA84433FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000001FFFC93FA794A80673FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFD91BB7DCA8067BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE000000000000003FFFE11BA7B028063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC700000000000008FFFFE1901B11C2407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000000000007FFFFB84F1462245FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFBF00D01A2F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE9000000000000001FFFFFBDC3101085DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8080000000000003FFFFFBF0FF561FBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N4
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & ((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ) # 
// ((!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & (((\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  & 
// \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hD8AA;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N2
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout  = (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61_combout ))) # (!\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63_combout ))))

	.dataa(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105 .lut_mask = 16'h5044;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N22
cycloneive_lcell_comb \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~111 (
// Equation(s):
// \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout  = (\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout ) # 
// ((\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout  & \ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(gnd),
	.datab(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~110_combout ),
	.datac(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~105_combout ),
	.datad(\ROM_image_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~111_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~111 .lut_mask = 16'hFCF0;
defparam \ROM_image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~111 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
