# Chip Design Agent â€” MCP EDA Server

An MCP server that gives AI agents the ability to design, synthesize, and fabricate digital chips using open-source EDA tools â€” entirely through natural language.

## What it does

The Chip Design Agent turns Archestra's AI into a fabless chip design engineer. A user describes a digital circuit in plain English, and the agent autonomously:

1. **Writes synthesizable Verilog RTL** from the specification
2. **Synthesizes** the design to a gate-level netlist using **Yosys** (Sky130 PDK)
3. **Runs the full RTL-to-GDSII flow** via **OpenLane** (floorplanning â†’ placement â†’ CTS â†’ routing â†’ signoff)
4. **Analyzes PPA metrics** (Power, Performance, Area) from the run
5. **Renders a visual preview** of the final GDSII layout

## MCP Tools

| Tool | Description |
|------|-------------|
| `initialize_project` | Create a new project workspace |
| `write_file` | Write Verilog RTL or config files |
| `list_project_files` | Browse project outputs |
| `run_yosys_synthesis` | Synthesize RTL â†’ gate-level netlist |
| `run_openroad_task` | Run OpenROAD physical design tasks |
| `run_openlane_flow` | Full automated RTL-to-GDSII flow |
| `read_metrics` | Analyze PPA reports |
| `get_file_url` | Get download links for outputs |
| `render_gds_preview` | Generate PNG preview of GDS layout |

## Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Archestra Agent    â”‚â”€â”€â”€â”€â–¶â”‚  MCP EDA Server   â”‚
â”‚  (Claude / LLM)     â”‚â—€â”€â”€â”€â”€â”‚  (FastMCP/Python)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                     â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â–¼                â–¼                â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚  Yosys   â”‚   â”‚  OpenROAD  â”‚   â”‚  OpenLane    â”‚
              â”‚ (Docker) â”‚   â”‚  (Docker)  â”‚   â”‚  (Docker)    â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              Sky130 PDK
```

## Security

- ğŸ” Timing-safe API key authentication (`hmac.compare_digest`)
- ğŸš¦ Per-IP rate limiting (configurable RPM)
- ğŸŒ CORS with configurable origins
- ğŸ›¡ï¸ File server path-traversal protection
- ğŸ³ Docker sandbox (memory/CPU/network/PID limits)

## Quick Start

```bash
# 1. Install dependencies
pip install -r requirements.txt

# 2. Configure (optional)
cp .env.example .env
# Edit .env with your API key

# 3. Run
python server.py
```

## Deployment

### Self-hosted (Archestra K8s)

```bash
docker build -t chip-mcp-server .
docker tag chip-mcp-server docker.io/<username>/chip-mcp-server:latest
docker push docker.io/<username>/chip-mcp-server:latest
```

Then add to Archestra Private Registry with `MCP_TRANSPORT=stdio`.

### Local with ngrok

```bash
run_live.bat
```

## Built With

`Python` Â· `FastMCP` Â· `Docker` Â· `Yosys` Â· `OpenLane` Â· `OpenROAD` Â· `Sky130 PDK` Â· `Archestra`

## License

MIT
