// Generated for: spectre
// Generated on: Dec 10 22:49:48 2015
// Design library name: cse562
// Design cell name: trans_gate_latch
// Design view name: schematic
simulator lang=spectre
global 0 vdd!
