0.6
2019.2
Nov  6 2019
21:57:16
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read.v,1594186670,verilog,,D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v,,cam_read,,,,,,,,
D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v,1594226117,verilog,,D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v,,cam_read2_0,,,,,,,,
D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v,1593956993,verilog,,D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v,,clk24_25_nexys4,,,,,,,,
D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/VGA_driver.v,1594186663,verilog,,D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/buffer_ram_dp.v,,VGA_Driver160x120,,,,,,,,
D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/buffer_ram_dp.v,1594185461,verilog,,D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read.v,,buffer_ram_dp,,,,,,,,
D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v,1594227296,verilog,,D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v,,test_cam,,,,,,,,
D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v,1594227732,verilog,,,,test_cam_TB,,,,,,,,
