
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Oct 16 23:02:19 2023
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                 
********************************************************************************************************************************
                                                                              Clock   Non-clock                                 
 Clock                       Period       Waveform       Type                 Loads       Loads  Sources                        
--------------------------------------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK  1000.000     {0 500}        Declared               233           0  {jtag_TCK}                     
 tinyriscv_soc_top|clk_in    1000.000     {0 500}        Declared                 0           0  {clk_in}                       
 pll|pll1/u_pll_e1/CLKOUT1   1000.000     {0 500}        Declared              2871           0  {pll1/u_pll_e1/goppll/CLKOUT1} 
================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               tinyriscv_soc_top|jtag_TCK                
 Inferred_clock_group_1        asynchronous               tinyriscv_soc_top|clk_in                  
 Inferred_clock_group_2        asynchronous               pll|pll1/u_pll_e1/CLKOUT1                 
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                              1.000 MHz     141.844 MHz       1000.000          7.050        496.475
 pll|pll1/u_pll_e1/CLKOUT1
                              1.000 MHz      24.730 MHz       1000.000         40.436        959.564
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                        tinyriscv_soc_top|jtag_TCK
                                                   496.475       0.000              0            696
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                   959.564       0.000              0          10943
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                        tinyriscv_soc_top|jtag_TCK
                                                     0.261       0.000              0            696
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                     0.148       0.000              0          10943
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                   993.673       0.000              0           1648
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                     0.979       0.000              0           1648
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK                        499.380       0.000              0            233
 pll|pll1/u_pll_e1/CLKOUT1                         499.083       0.000              0           2871
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                        tinyriscv_soc_top|jtag_TCK
                                                   497.309       0.000              0            696
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                   967.544       0.000              0          10943
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                        tinyriscv_soc_top|jtag_TCK
                                                     0.241       0.000              0            696
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                     0.180       0.000              0          10943
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                   994.824       0.000              0           1648
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                     0.877       0.000              0           1648
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK                        499.700       0.000              0            233
 pll|pll1/u_pll_e1/CLKOUT1                         499.428       0.000              0           2871
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[5]/opit_0_inv/CE
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.266
  Launch Clock Delay      :  4.017
  Clock Pessimism Removal :  0.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 T17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062     500.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    1.200     501.262 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.262         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.066     501.328 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.243         _N13             
 USCM_74_105/CLK_USCM              td                    0.000     502.243 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.774     504.017         ntclkbufg_1      
 CLMS_18_189/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMS_18_189/Q2                    tco                   0.241     504.258 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=23)       0.440     504.698         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_22_188/Y1                    td                    0.382     505.080 r       u_jtag_top/u_jtag_driver/N231/gateop_perm/Z
                                   net (fanout=10)       0.841     505.921         u_jtag_top/u_jtag_driver/N231
 CLMA_38_192/Y3                    td                    0.377     506.298 r       u_jtag_top/u_jtag_driver/N325_7/gateop_perm/Z
                                   net (fanout=36)       0.751     507.049         u_jtag_top/u_jtag_driver/N325
 CLMA_30_176/CECO                  td                    0.118     507.167 r       u_jtag_top/u_jtag_driver/dtm_req_data[12]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000     507.167         ntR443           
 CLMA_30_180/CECI                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[5]/opit_0_inv/CE

 Data arrival time                                                 507.167         Logic Levels: 3  
                                                                                   Logic: 1.118ns(35.492%), Route: 2.032ns(64.508%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062    1000.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.916    1000.978 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.978         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.054    1001.032 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.786         _N13             
 USCM_74_105/CLK_USCM              td                    0.000    1001.786 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.480    1003.266         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[5]/opit_0_inv/CLK
 clock pessimism                                         0.717    1003.983                          
 clock uncertainty                                      -0.050    1003.933                          

 Setup time                                             -0.291    1003.642                          

 Data required time                                               1003.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.642                          
 Data arrival time                                                 507.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[26]/opit_0_inv/CE
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.266
  Launch Clock Delay      :  4.017
  Clock Pessimism Removal :  0.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 T17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062     500.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    1.200     501.262 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.262         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.066     501.328 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.243         _N13             
 USCM_74_105/CLK_USCM              td                    0.000     502.243 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.774     504.017         ntclkbufg_1      
 CLMS_18_189/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMS_18_189/Q2                    tco                   0.241     504.258 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=23)       0.440     504.698         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_22_188/Y1                    td                    0.382     505.080 r       u_jtag_top/u_jtag_driver/N231/gateop_perm/Z
                                   net (fanout=10)       0.841     505.921         u_jtag_top/u_jtag_driver/N231
 CLMA_38_192/Y3                    td                    0.377     506.298 r       u_jtag_top/u_jtag_driver/N325_7/gateop_perm/Z
                                   net (fanout=36)       0.751     507.049         u_jtag_top/u_jtag_driver/N325
 CLMA_30_176/CECO                  td                    0.118     507.167 r       u_jtag_top/u_jtag_driver/dtm_req_data[12]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000     507.167         ntR443           
 CLMA_30_180/CECI                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[26]/opit_0_inv/CE

 Data arrival time                                                 507.167         Logic Levels: 3  
                                                                                   Logic: 1.118ns(35.492%), Route: 2.032ns(64.508%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062    1000.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.916    1000.978 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.978         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.054    1001.032 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.786         _N13             
 USCM_74_105/CLK_USCM              td                    0.000    1001.786 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.480    1003.266         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[26]/opit_0_inv/CLK
 clock pessimism                                         0.717    1003.983                          
 clock uncertainty                                      -0.050    1003.933                          

 Setup time                                             -0.291    1003.642                          

 Data required time                                               1003.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.642                          
 Data arrival time                                                 507.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[27]/opit_0_inv/CE
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.266
  Launch Clock Delay      :  4.017
  Clock Pessimism Removal :  0.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 T17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062     500.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    1.200     501.262 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.262         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.066     501.328 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.243         _N13             
 USCM_74_105/CLK_USCM              td                    0.000     502.243 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.774     504.017         ntclkbufg_1      
 CLMS_18_189/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMS_18_189/Q2                    tco                   0.241     504.258 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=23)       0.440     504.698         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_22_188/Y1                    td                    0.382     505.080 r       u_jtag_top/u_jtag_driver/N231/gateop_perm/Z
                                   net (fanout=10)       0.841     505.921         u_jtag_top/u_jtag_driver/N231
 CLMA_38_192/Y3                    td                    0.377     506.298 r       u_jtag_top/u_jtag_driver/N325_7/gateop_perm/Z
                                   net (fanout=36)       0.751     507.049         u_jtag_top/u_jtag_driver/N325
 CLMA_30_176/CECO                  td                    0.118     507.167 r       u_jtag_top/u_jtag_driver/dtm_req_data[12]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000     507.167         ntR443           
 CLMA_30_180/CECI                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[27]/opit_0_inv/CE

 Data arrival time                                                 507.167         Logic Levels: 3  
                                                                                   Logic: 1.118ns(35.492%), Route: 2.032ns(64.508%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062    1000.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.916    1000.978 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.978         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.054    1001.032 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.786         _N13             
 USCM_74_105/CLK_USCM              td                    0.000    1001.786 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.480    1003.266         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[27]/opit_0_inv/CLK
 clock pessimism                                         0.717    1003.983                          
 clock uncertainty                                      -0.050    1003.933                          

 Setup time                                             -0.291    1003.642                          

 Data required time                                               1003.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.642                          
 Data arrival time                                                 507.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.927
  Launch Clock Delay      :  3.274
  Clock Pessimism Removal :  -0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.916       0.978 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.978         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.054       1.032 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.786         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.786 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.488       3.274         ntclkbufg_1      
 CLMA_26_176/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_L5Q_perm/CLK

 CLMA_26_176/Q2                    tco                   0.218       3.492 f       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.129       3.621         u_jtag_top/u_jtag_driver/shift_reg [36]
 CLMS_26_189/CD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D

 Data arrival time                                                   3.621         Logic Levels: 0  
                                                                                   Logic: 0.218ns(62.824%), Route: 0.129ns(37.176%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    1.100       1.162 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       2.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.792       3.927         ntclkbufg_1      
 CLMS_26_189/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.600       3.327                          
 clock uncertainty                                       0.000       3.327                          

 Hold time                                               0.033       3.360                          

 Data required time                                                  3.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.360                          
 Data arrival time                                                   3.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[16]/opit_0_inv/D
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.924
  Launch Clock Delay      :  3.266
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.916       0.978 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.978         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.054       1.032 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.786         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.786 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.480       3.266         ntclkbufg_1      
 CLMA_30_188/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_L5Q_perm/CLK

 CLMA_30_188/Q3                    tco                   0.218       3.484 f       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.142       3.626         u_jtag_top/u_jtag_driver/shift_reg [16]
 CLMA_30_189/CD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[16]/opit_0_inv/D

 Data arrival time                                                   3.626         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.556%), Route: 0.142ns(39.444%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    1.100       1.162 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       2.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.789       3.924         ntclkbufg_1      
 CLMA_30_189/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[16]/opit_0_inv/CLK
 clock pessimism                                        -0.621       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.033       3.336                          

 Data required time                                                  3.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.336                          
 Data arrival time                                                   3.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/D
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.923
  Launch Clock Delay      :  3.265
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.916       0.978 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.978         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.054       1.032 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.786         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.786 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.479       3.265         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_192/Q2                    tco                   0.219       3.484 r       u_jtag_top/u_jtag_driver/rx/recv_data[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.135       3.619         u_jtag_top/u_jtag_driver/rx_data [32]
 CLMS_38_193/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/D

 Data arrival time                                                   3.619         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.864%), Route: 0.135ns(38.136%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    1.100       1.162 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       2.135 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.788       3.923         ntclkbufg_1      
 CLMS_38_193/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[32]/opit_0_inv/CLK
 clock pessimism                                        -0.621       3.302                          
 clock uncertainty                                       0.000       3.302                          

 Hold time                                              -0.012       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.815       2.690         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q0                    tco                   0.261       2.951 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=85)       0.788       3.739         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_42_244/Y0                    td                    0.282       4.021 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/gateop_perm/Z
                                   net (fanout=140)      2.000       6.021         u_tinyriscv_core/ex_csr_we_o
 CLMS_94_193/Y0                    td                    0.282       6.303 r       u_tinyriscv_core/u_csr_reg/N96_8/gateop_perm/Z
                                   net (fanout=6)        0.263       6.566         u_tinyriscv_core/u_csr_reg/_N17964
 CLMS_94_193/Y1                    td                    0.169       6.735 r       u_tinyriscv_core/u_csr_reg/N101/gateop_perm/Z
                                   net (fanout=32)       2.045       8.780         u_tinyriscv_core/u_csr_reg/N101
 CLMA_50_236/Y1                    td                    0.276       9.056 r       u_tinyriscv_core/u_csr_reg/N65_3[1]/gateop/F
                                   net (fanout=1)        0.262       9.318         u_tinyriscv_core/u_csr_reg/_N2401
 CLMA_50_236/Y0                    td                    0.164       9.482 r       u_tinyriscv_core/u_csr_reg/N65_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.544      10.026         u_tinyriscv_core/u_csr_reg/_N2465
 CLMA_70_233/Y0                    td                    0.214      10.240 r       u_tinyriscv_core/u_csr_reg/N65_7[1]/gateop_perm/Z
                                   net (fanout=2)        0.973      11.213         u_tinyriscv_core/_N2529
 CLMA_102_232/Y0                   td                    0.211      11.424 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_17_4/gateop/F
                                   net (fanout=109)      0.896      12.320         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMA_94_212/Y0                    td                    0.214      12.534 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4[1]/gateop_perm/Z
                                   net (fanout=1)        0.577      13.111         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
 CLMA_90_205/Y1                    td                    0.276      13.387 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop_A2/Y1
                                   net (fanout=1)        0.420      13.807         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_90_208/Y1                    td                    0.377      14.184 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=2)        1.216      15.400         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMS_66_213/Y1                    td                    0.209      15.609 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/gateop/F
                                   net (fanout=66)       1.041      16.650         u_tinyriscv_core/_N4627
 CLMA_50_237/Y0                    td                    0.164      16.814 r       u_tinyriscv_core/u_csr_reg/mie[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.997      17.811         u_tinyriscv_core/_N4659
 CLMA_66_268/Y6AB                  td                    0.214      18.025 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]_muxf6/F
                                   net (fanout=1)        1.189      19.214         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
 CLMA_102_236/Y1                   td                    0.169      19.383 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/gateop_perm/Z
                                   net (fanout=23)       0.764      20.147         u_tinyriscv_core/dbus_addr_o [1]
 CLMS_102_209/Y0                   td                    0.211      20.358 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/gateop/F
                                   net (fanout=4)        2.538      22.896         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_38_236/Y1                    td                    0.169      23.065 r       u_tinyriscv_core/u_ifu/N44_5/gateop_perm/Z
                                   net (fanout=214)      2.524      25.589         u_tinyriscv_core/ctrl_flush_o
 CLMA_70_161/Y3                    td                    0.209      25.798 r       u_tinyriscv_core/u_ifu/N44_7/gateop_perm/Z
                                   net (fanout=2)        0.261      26.059         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.169      26.228 r       u_rib/N25/gateop_perm/Z
                                   net (fanout=28)       0.636      26.864         u_rib/master_sel_vec [2]
 CLMA_70_181/Y1                    td                    0.276      27.140 r       u_rib/N74_30_3/gateop/F
                                   net (fanout=5)        0.428      27.568         u_rib/mux_m_addr [30]
 CLMA_70_177/Y0                    td                    0.383      27.951 r       u_rib/N354/gateop_perm/Z
                                   net (fanout=86)       1.453      29.404         u_rib/slave_sel [1]
 CLMA_30_212/Y2                    td                    0.216      29.620 r       u_rib/N138_15/gateop_perm/Z
                                   net (fanout=1)        1.352      30.972         u_rib/N138 [15]  
 CLMS_54_153/Y0                    td                    0.164      31.136 r       u_rib/N169_15_4/gateop_perm/Z
                                   net (fanout=1)        0.672      31.808         u_rib/_N21872    
 CLMA_66_148/Y2                    td                    0.165      31.973 r       u_rib/N169_15_5/gateop_perm/Z
                                   net (fanout=4)        0.976      32.949         u_rib/mux_s_data [15]
 CLMS_86_161/Y0                    td                    0.164      33.113 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.461      33.574         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
 CLMS_86_173/Y0                    td                    0.164      33.738 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/gateop_perm/Z
                                   net (fanout=24)       0.602      34.340         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
 CLMA_90_160/Y1                    td                    0.209      34.549 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[14]/gateop/F
                                   net (fanout=1)        0.747      35.296         u_tinyriscv_core/u_exu/u_exu_mem/_N4171
 CLMA_90_177/Y1                    td                    0.207      35.503 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[14]/gateop/F
                                   net (fanout=1)        0.261      35.764         u_tinyriscv_core/u_exu/u_exu_mem/_N4203
 CLMA_90_177/Y2                    td                    0.213      35.977 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[14]/gateop/F
                                   net (fanout=2)        1.339      37.316         m1_data_i[14]    
 CLMA_58_148/Y0                    td                    0.214      37.530 r       gpio_0/gpio_ctrl[14]/opit_0_L5Q_perm/Z
                                   net (fanout=9)        0.800      38.330         u_rib/mux_m_data [14]
 CLMS_38_133/Y0                    td                    0.164      38.494 r       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       4.285      42.779         s0_data_o[14]    
 DRM_122_352/DA0[15]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  42.779         Logic Levels: 30 
                                                                                   Logic: 6.779ns(16.910%), Route: 33.310ns(83.090%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1000.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.554    1002.282         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.147    1002.429                          
 clock uncertainty                                      -0.150    1002.279                          

 Setup time                                              0.064    1002.343                          

 Data required time                                               1002.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.343                          
 Data arrival time                                                  42.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       959.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.815       2.690         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q0                    tco                   0.261       2.951 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=85)       0.788       3.739         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_42_244/Y0                    td                    0.282       4.021 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/gateop_perm/Z
                                   net (fanout=140)      2.000       6.021         u_tinyriscv_core/ex_csr_we_o
 CLMS_94_193/Y0                    td                    0.282       6.303 r       u_tinyriscv_core/u_csr_reg/N96_8/gateop_perm/Z
                                   net (fanout=6)        0.263       6.566         u_tinyriscv_core/u_csr_reg/_N17964
 CLMS_94_193/Y1                    td                    0.169       6.735 r       u_tinyriscv_core/u_csr_reg/N101/gateop_perm/Z
                                   net (fanout=32)       2.045       8.780         u_tinyriscv_core/u_csr_reg/N101
 CLMA_50_236/Y1                    td                    0.276       9.056 r       u_tinyriscv_core/u_csr_reg/N65_3[1]/gateop/F
                                   net (fanout=1)        0.262       9.318         u_tinyriscv_core/u_csr_reg/_N2401
 CLMA_50_236/Y0                    td                    0.164       9.482 r       u_tinyriscv_core/u_csr_reg/N65_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.544      10.026         u_tinyriscv_core/u_csr_reg/_N2465
 CLMA_70_233/Y0                    td                    0.214      10.240 r       u_tinyriscv_core/u_csr_reg/N65_7[1]/gateop_perm/Z
                                   net (fanout=2)        0.973      11.213         u_tinyriscv_core/_N2529
 CLMA_102_232/Y0                   td                    0.211      11.424 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_17_4/gateop/F
                                   net (fanout=109)      0.896      12.320         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMA_94_212/Y0                    td                    0.214      12.534 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4[1]/gateop_perm/Z
                                   net (fanout=1)        0.577      13.111         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
 CLMA_90_205/Y1                    td                    0.276      13.387 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop_A2/Y1
                                   net (fanout=1)        0.420      13.807         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_90_208/Y1                    td                    0.377      14.184 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=2)        1.216      15.400         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMS_66_213/Y1                    td                    0.209      15.609 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/gateop/F
                                   net (fanout=66)       1.041      16.650         u_tinyriscv_core/_N4627
 CLMA_50_237/Y0                    td                    0.164      16.814 r       u_tinyriscv_core/u_csr_reg/mie[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.997      17.811         u_tinyriscv_core/_N4659
 CLMA_66_268/Y6AB                  td                    0.214      18.025 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]_muxf6/F
                                   net (fanout=1)        1.189      19.214         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
 CLMA_102_236/Y1                   td                    0.169      19.383 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/gateop_perm/Z
                                   net (fanout=23)       0.764      20.147         u_tinyriscv_core/dbus_addr_o [1]
 CLMS_102_209/Y0                   td                    0.211      20.358 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/gateop/F
                                   net (fanout=4)        2.538      22.896         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_38_236/Y1                    td                    0.169      23.065 r       u_tinyriscv_core/u_ifu/N44_5/gateop_perm/Z
                                   net (fanout=214)      2.524      25.589         u_tinyriscv_core/ctrl_flush_o
 CLMA_70_161/Y3                    td                    0.209      25.798 r       u_tinyriscv_core/u_ifu/N44_7/gateop_perm/Z
                                   net (fanout=2)        0.261      26.059         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.169      26.228 r       u_rib/N25/gateop_perm/Z
                                   net (fanout=28)       0.636      26.864         u_rib/master_sel_vec [2]
 CLMA_70_181/Y1                    td                    0.276      27.140 r       u_rib/N74_30_3/gateop/F
                                   net (fanout=5)        0.428      27.568         u_rib/mux_m_addr [30]
 CLMA_70_177/Y0                    td                    0.383      27.951 r       u_rib/N354/gateop_perm/Z
                                   net (fanout=86)       1.453      29.404         u_rib/slave_sel [1]
 CLMA_30_212/Y2                    td                    0.216      29.620 r       u_rib/N138_15/gateop_perm/Z
                                   net (fanout=1)        1.352      30.972         u_rib/N138 [15]  
 CLMS_54_153/Y0                    td                    0.164      31.136 r       u_rib/N169_15_4/gateop_perm/Z
                                   net (fanout=1)        0.672      31.808         u_rib/_N21872    
 CLMA_66_148/Y2                    td                    0.165      31.973 r       u_rib/N169_15_5/gateop_perm/Z
                                   net (fanout=4)        0.976      32.949         u_rib/mux_s_data [15]
 CLMS_86_161/Y0                    td                    0.164      33.113 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.461      33.574         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
 CLMS_86_173/Y0                    td                    0.164      33.738 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/gateop_perm/Z
                                   net (fanout=24)       0.487      34.225         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
 CLMA_78_172/Y0                    td                    0.214      34.439 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[13]/gateop/F
                                   net (fanout=1)        0.467      34.906         u_tinyriscv_core/u_exu/u_exu_mem/_N4170
 CLMS_78_177/Y0                    td                    0.211      35.117 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[13]/gateop/F
                                   net (fanout=1)        0.884      36.001         u_tinyriscv_core/u_exu/u_exu_mem/_N4202
 CLMS_78_177/Y1                    td                    0.207      36.208 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[13]/gateop/F
                                   net (fanout=2)        1.389      37.597         m1_data_i[13]    
 CLMS_54_141/Y2                    td                    0.216      37.813 r       gpio_0/gpio_ctrl[13]/opit_0_L5Q_perm/Z
                                   net (fanout=9)        0.606      38.419         u_rib/mux_m_data [13]
 CLMA_38_132/Y3                    td                    0.169      38.588 r       u_rib/N219_13/gateop_perm/Z
                                   net (fanout=16)       4.049      42.637         s0_data_o[13]    
 DRM_122_352/DA0[14]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  42.637         Logic Levels: 30 
                                                                                   Logic: 6.789ns(16.995%), Route: 33.158ns(83.005%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1000.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.554    1002.282         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.147    1002.429                          
 clock uncertainty                                      -0.150    1002.279                          

 Setup time                                              0.064    1002.343                          

 Data required time                                               1002.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.343                          
 Data arrival time                                                  42.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       959.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.257
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.815       2.690         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q0                    tco                   0.261       2.951 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=85)       0.788       3.739         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_42_244/Y0                    td                    0.282       4.021 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/gateop_perm/Z
                                   net (fanout=140)      2.000       6.021         u_tinyriscv_core/ex_csr_we_o
 CLMS_94_193/Y0                    td                    0.282       6.303 r       u_tinyriscv_core/u_csr_reg/N96_8/gateop_perm/Z
                                   net (fanout=6)        0.263       6.566         u_tinyriscv_core/u_csr_reg/_N17964
 CLMS_94_193/Y1                    td                    0.169       6.735 r       u_tinyriscv_core/u_csr_reg/N101/gateop_perm/Z
                                   net (fanout=32)       2.045       8.780         u_tinyriscv_core/u_csr_reg/N101
 CLMA_50_236/Y1                    td                    0.276       9.056 r       u_tinyriscv_core/u_csr_reg/N65_3[1]/gateop/F
                                   net (fanout=1)        0.262       9.318         u_tinyriscv_core/u_csr_reg/_N2401
 CLMA_50_236/Y0                    td                    0.164       9.482 r       u_tinyriscv_core/u_csr_reg/N65_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.544      10.026         u_tinyriscv_core/u_csr_reg/_N2465
 CLMA_70_233/Y0                    td                    0.214      10.240 r       u_tinyriscv_core/u_csr_reg/N65_7[1]/gateop_perm/Z
                                   net (fanout=2)        0.973      11.213         u_tinyriscv_core/_N2529
 CLMA_102_232/Y0                   td                    0.211      11.424 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_17_4/gateop/F
                                   net (fanout=109)      0.896      12.320         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMA_94_212/Y0                    td                    0.214      12.534 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4[1]/gateop_perm/Z
                                   net (fanout=1)        0.577      13.111         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
 CLMA_90_205/Y1                    td                    0.276      13.387 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop_A2/Y1
                                   net (fanout=1)        0.420      13.807         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_90_208/Y1                    td                    0.377      14.184 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=2)        1.216      15.400         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMS_66_213/Y1                    td                    0.209      15.609 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/gateop/F
                                   net (fanout=66)       1.041      16.650         u_tinyriscv_core/_N4627
 CLMA_50_237/Y0                    td                    0.164      16.814 r       u_tinyriscv_core/u_csr_reg/mie[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.997      17.811         u_tinyriscv_core/_N4659
 CLMA_66_268/Y6AB                  td                    0.214      18.025 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]_muxf6/F
                                   net (fanout=1)        1.189      19.214         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
 CLMA_102_236/Y1                   td                    0.169      19.383 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/gateop_perm/Z
                                   net (fanout=23)       0.764      20.147         u_tinyriscv_core/dbus_addr_o [1]
 CLMS_102_209/Y0                   td                    0.211      20.358 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/gateop/F
                                   net (fanout=4)        2.538      22.896         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_38_236/Y1                    td                    0.169      23.065 r       u_tinyriscv_core/u_ifu/N44_5/gateop_perm/Z
                                   net (fanout=214)      2.524      25.589         u_tinyriscv_core/ctrl_flush_o
 CLMA_70_161/Y3                    td                    0.209      25.798 r       u_tinyriscv_core/u_ifu/N44_7/gateop_perm/Z
                                   net (fanout=2)        0.261      26.059         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.169      26.228 r       u_rib/N25/gateop_perm/Z
                                   net (fanout=28)       0.636      26.864         u_rib/master_sel_vec [2]
 CLMA_70_181/Y1                    td                    0.276      27.140 r       u_rib/N74_30_3/gateop/F
                                   net (fanout=5)        0.428      27.568         u_rib/mux_m_addr [30]
 CLMA_70_177/Y0                    td                    0.383      27.951 r       u_rib/N354/gateop_perm/Z
                                   net (fanout=86)       1.453      29.404         u_rib/slave_sel [1]
 CLMA_30_212/Y2                    td                    0.216      29.620 r       u_rib/N138_15/gateop_perm/Z
                                   net (fanout=1)        1.352      30.972         u_rib/N138 [15]  
 CLMS_54_153/Y0                    td                    0.164      31.136 r       u_rib/N169_15_4/gateop_perm/Z
                                   net (fanout=1)        0.672      31.808         u_rib/_N21872    
 CLMA_66_148/Y2                    td                    0.165      31.973 r       u_rib/N169_15_5/gateop_perm/Z
                                   net (fanout=4)        0.976      32.949         u_rib/mux_s_data [15]
 CLMS_86_161/Y0                    td                    0.164      33.113 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.461      33.574         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
 CLMS_86_173/Y0                    td                    0.164      33.738 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/gateop_perm/Z
                                   net (fanout=24)       0.602      34.340         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
 CLMA_90_160/Y1                    td                    0.209      34.549 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[14]/gateop/F
                                   net (fanout=1)        0.747      35.296         u_tinyriscv_core/u_exu/u_exu_mem/_N4171
 CLMA_90_177/Y1                    td                    0.207      35.503 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[14]/gateop/F
                                   net (fanout=1)        0.261      35.764         u_tinyriscv_core/u_exu/u_exu_mem/_N4203
 CLMA_90_177/Y2                    td                    0.213      35.977 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[14]/gateop/F
                                   net (fanout=2)        1.339      37.316         m1_data_i[14]    
 CLMA_58_148/Y0                    td                    0.214      37.530 r       gpio_0/gpio_ctrl[14]/opit_0_L5Q_perm/Z
                                   net (fanout=9)        0.800      38.330         u_rib/mux_m_data [14]
 CLMS_38_133/Y0                    td                    0.164      38.494 r       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       3.969      42.463         s0_data_o[14]    
 DRM_122_332/DA0[15]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  42.463         Logic Levels: 30 
                                                                                   Logic: 6.779ns(17.044%), Route: 32.994ns(82.956%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1000.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.529    1002.257         ntclkbufg_0      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.147    1002.404                          
 clock uncertainty                                      -0.150    1002.254                          

 Setup time                                              0.064    1002.318                          

 Data required time                                               1002.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.318                          
 Data arrival time                                                  42.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       959.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[20]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[20]/opit_0/D
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.768
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       0.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.564       2.292         ntclkbufg_0      
 CLMS_86_245/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[20]/opit_0_L5Q_perm/CLK

 CLMS_86_245/Q0                    tco                   0.218       2.510 f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[20]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.243       2.753         u_tinyriscv_core/ie_dec_pc_o [20]
 CLMA_86_248/M0                                                            f       u_tinyriscv_core/u_clint/inst_addr[20]/opit_0/D

 Data arrival time                                                   2.753         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.289%), Route: 0.243ns(52.711%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.893       2.768         ntclkbufg_0      
 CLMA_86_248/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[20]/opit_0/CLK
 clock pessimism                                        -0.147       2.621                          
 clock uncertainty                                       0.000       2.621                          

 Hold time                                              -0.016       2.605                          

 Data required time                                                  2.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.605                          
 Data arrival time                                                   2.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[17]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[17]/opit_0_L5Q_perm/L4
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       0.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.529       2.257         ntclkbufg_0      
 CLMA_86_216/CLK                                                           r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[17]/opit_0_L5Q_perm/CLK

 CLMA_86_216/Q0                    tco                   0.218       2.475 f       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[17]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.218       2.693         u_tinyriscv_core/id_dec_pc_o [17]
 CLMA_82_221/A4                                                            f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[17]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.693         Logic Levels: 0  
                                                                                   Logic: 0.218ns(50.000%), Route: 0.218ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.847       2.722         ntclkbufg_0      
 CLMA_82_221/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.147       2.575                          
 clock uncertainty                                       0.000       2.575                          

 Hold time                                              -0.081       2.494                          

 Data required time                                                  2.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.494                          
 Data arrival time                                                   2.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[25]/opit_0_L5Q_perm/CLK
Endpoint    : gpio_0/data_r[25]/opit_0_L5Q_perm/L4
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.743
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  -0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       0.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.553       2.281         ntclkbufg_0      
 CLMS_66_129/CLK                                                           r       gpio_0/gpio_ctrl[25]/opit_0_L5Q_perm/CLK

 CLMS_66_129/Q1                    tco                   0.218       2.499 f       gpio_0/gpio_ctrl[25]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.256       2.755         gpio_0/reg_ctrl [25]
 CLMA_66_120/A4                                                            f       gpio_0/data_r[25]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.755         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.992%), Route: 0.256ns(54.008%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.868       2.743         ntclkbufg_0      
 CLMA_66_120/CLK                                                           r       gpio_0/data_r[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.147       2.596                          
 clock uncertainty                                       0.000       2.596                          

 Hold time                                              -0.081       2.515                          

 Data required time                                                  2.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.515                          
 Data arrival time                                                   2.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.834       2.709         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       2.970 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=181)      2.026       4.996         jtag_rst_n       
 CLMA_70_157/Y0                    td                    0.282       5.278 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      3.210       8.488         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.488         Logic Levels: 1  
                                                                                   Logic: 0.543ns(9.396%), Route: 5.236ns(90.604%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1000.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.554    1002.282         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.147    1002.429                          
 clock uncertainty                                      -0.150    1002.279                          

 Recovery time                                          -0.118    1002.161                          

 Data required time                                               1002.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.161                          
 Data arrival time                                                   8.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.834       2.709         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       2.970 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=181)      2.026       4.996         jtag_rst_n       
 CLMA_70_157/Y0                    td                    0.282       5.278 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      3.198       8.476         gpio_0/N9        
 DRM_122_352/RSTB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.476         Logic Levels: 1  
                                                                                   Logic: 0.543ns(9.416%), Route: 5.224ns(90.584%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1000.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.549    1002.277         ntclkbufg_0      
 DRM_122_352/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.147    1002.424                          
 clock uncertainty                                      -0.150    1002.274                          

 Recovery time                                          -0.122    1002.152                          

 Data required time                                               1002.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.152                          
 Data arrival time                                                   8.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.252
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.834       2.709         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       2.970 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=181)      2.026       4.996         jtag_rst_n       
 CLMA_70_157/Y0                    td                    0.282       5.278 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      3.070       8.348         gpio_0/N9        
 DRM_122_332/RSTB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.348         Logic Levels: 1  
                                                                                   Logic: 0.543ns(9.629%), Route: 5.096ns(90.371%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1000.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.524    1002.252         ntclkbufg_0      
 DRM_122_332/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.147    1002.399                          
 clock uncertainty                                      -0.150    1002.249                          

 Recovery time                                          -0.122    1002.127                          

 Data required time                                               1002.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.127                          
 Data arrival time                                                   8.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : uart_0/data_r[28]/opit_0_L5Q_perm/RS
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  2.247
  Clock Pessimism Removal :  -0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       0.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.519       2.247         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_66_156/Q2                    tco                   0.218       2.465 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=13)       0.245       2.710         u_rst_ctrl/jtag_rst_r [4]
 CLMA_70_157/Y0                    td                    0.148       2.858 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      0.619       3.477         gpio_0/N9        
 CLMS_78_117/RSCO                  td                    0.110       3.587 f       uart_0/spi2/spi_ctrl[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000       3.587         ntR313           
 CLMS_78_121/RSCI                                                          f       uart_0/data_r[28]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.587         Logic Levels: 2  
                                                                                   Logic: 0.476ns(35.522%), Route: 0.864ns(64.478%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.880       2.755         ntclkbufg_0      
 CLMS_78_121/CLK                                                           r       uart_0/data_r[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.147       2.608                          
 clock uncertainty                                       0.000       2.608                          

 Removal time                                            0.000       2.608                          

 Data required time                                                  2.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.608                          
 Data arrival time                                                   3.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.700
  Launch Clock Delay      :  2.247
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       0.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.519       2.247         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_66_156/Q2                    tco                   0.218       2.465 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=13)       0.245       2.710         u_rst_ctrl/jtag_rst_r [4]
 CLMA_70_157/Y0                    td                    0.148       2.858 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      0.418       3.276         gpio_0/N9        
 DRM_62_144/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.276         Logic Levels: 1  
                                                                                   Logic: 0.366ns(35.569%), Route: 0.663ns(64.431%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.825       2.700         ntclkbufg_0      
 DRM_62_144/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.398       2.302                          
 clock uncertainty                                       0.000       2.302                          

 Removal time                                           -0.053       2.249                          

 Data required time                                                  2.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.249                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[30]/opit_0_L5Q_perm/RS
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.247
  Clock Pessimism Removal :  -0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       0.728         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.728 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.519       2.247         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_66_156/Q2                    tco                   0.218       2.465 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=13)       0.245       2.710         u_rst_ctrl/jtag_rst_r [4]
 CLMA_70_157/Y0                    td                    0.148       2.858 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      0.593       3.451         gpio_0/N9        
 CLMA_86_176/RSCO                  td                    0.110       3.561 f       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[17]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.561         ntR160           
 CLMA_86_180/RSCI                                                          f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[30]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.561         Logic Levels: 2  
                                                                                   Logic: 0.476ns(36.225%), Route: 0.838ns(63.775%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.804       2.679         ntclkbufg_0      
 CLMA_86_180/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[30]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.147       2.532                          
 clock uncertainty                                       0.000       2.532                          

 Removal time                                            0.000       2.532                          

 Data required time                                                  2.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.532                          
 Data arrival time                                                   3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                         0.000       0.000 f                        
 T17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    1.200       1.262 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.262         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.066       1.328 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915       2.243         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       2.243 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.768       4.011         ntclkbufg_1      
 CLMS_26_181/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_26_181/Q0                    tco                   0.239       4.250 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.150       7.400         nt_jtag_TDO      
 IOL_151_81/DO                     td                    0.122       7.522 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.522         jtag_TDO_obuf/ntO
 IOBS_152_81/PAD                   td                    2.788      10.310 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.088      10.398         jtag_TDO         
 V17                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.398         Logic Levels: 2  
                                                                                   Logic: 3.149ns(49.303%), Route: 3.238ns(50.697%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[10]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.834       2.709         ntclkbufg_0      
 CLMA_54_144/CLK                                                           r       gpio_0/gpio_ctrl[10]/opit_0_L5Q_perm/CLK

 CLMA_54_144/Q0                    tco                   0.261       2.970 r       gpio_0/gpio_ctrl[10]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.389       4.359         gpio_ctrl[10]    
 CLMS_78_113/Y0                    td                    0.214       4.573 r       N148_inv/gateop_perm/Z
                                   net (fanout=1)        2.372       6.945         N148_inv         
 IOL_151_9/TO                      td                    0.129       7.074 r       gpio_tri[5]/opit_1/T
                                   net (fanout=1)        0.000       7.074         gpio_tri[5]/ntT  
 IOBS_152_9/PAD                    tse                   2.788       9.862 f       gpio_tri[5]/opit_0/IO
                                   net (fanout=1)        0.075       9.937         nt_gpio[5]       
 P14                                                                       f       gpio[5] (port)   

 Data arrival time                                                   9.937         Logic Levels: 3  
                                                                                   Logic: 3.392ns(46.929%), Route: 3.836ns(53.071%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[12]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       0.875         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.875 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.832       2.707         ntclkbufg_0      
 CLMA_58_148/CLK                                                           r       gpio_0/gpio_ctrl[12]/opit_0_L5Q_perm/CLK

 CLMA_58_148/Q2                    tco                   0.261       2.968 r       gpio_0/gpio_ctrl[12]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.233       4.201         gpio_ctrl[12]    
 CLMA_70_116/Y2                    td                    0.216       4.417 r       N150_inv/gateop_perm/Z
                                   net (fanout=1)        2.521       6.938         N150_inv         
 IOL_151_17/TO                     td                    0.129       7.067 r       gpio_tri[6]/opit_1/T
                                   net (fanout=1)        0.000       7.067         gpio_tri[6]/ntT  
 IOBS_152_17/PAD                   tse                   2.788       9.855 f       gpio_tri[6]/opit_0/IO
                                   net (fanout=1)        0.053       9.908         nt_gpio[6]       
 R15                                                                       f       gpio[6] (port)   

 Data arrival time                                                   9.908         Logic Levels: 3  
                                                                                   Logic: 3.394ns(47.132%), Route: 3.807ns(52.868%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.387       1.540         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.540         Logic Levels: 2  
                                                                                   Logic: 1.008ns(65.455%), Route: 0.532ns(34.545%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.387       1.540         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.540         Logic Levels: 2  
                                                                                   Logic: 1.008ns(65.455%), Route: 0.532ns(34.545%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[2] (port)
Endpoint    : gpio_0/gpio_data[2]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T13                                                     0.000       0.000 f       gpio[2] (port)   
                                   net (fanout=1)        0.047       0.047         nt_gpio[2]       
 IOBS_152_13/DIN                   td                    0.999       1.046 f       gpio_tri[2]/opit_0/O
                                   net (fanout=1)        0.000       1.046         gpio_tri[2]/ntI  
 IOL_151_13/RX_DATA_DD             td                    0.093       1.139 f       gpio_tri[2]/opit_1/OUT
                                   net (fanout=1)        1.282       2.421         _N2              
 CLMS_78_85/A1                                                             f       gpio_0/gpio_data[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.421         Logic Levels: 2  
                                                                                   Logic: 1.092ns(45.105%), Route: 1.329ns(54.895%)
====================================================================================================

{tinyriscv_soc_top|jtag_TCK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_38_193/CLK         u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_38_193/CLK         u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_26_165/CLK         u_jtag_top/u_jtag_driver/dm_resp_data[5]/opit_0_inv/CLK
====================================================================================================

{pll|pll1/u_pll_e1/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.083     500.000         0.917           High Pulse Width  DRM_34_288/CLKA[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.083     500.000         0.917           Low Pulse Width   DRM_34_288/CLKA[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.083     500.000         0.917           High Pulse Width  DRM_34_288/CLKB[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[5]/opit_0_inv/CE
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 T17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062     500.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.917     500.979 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.979         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.045     501.024 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.686     501.710         _N13             
 USCM_74_105/CLK_USCM              td                    0.000     501.710 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.366     503.076         ntclkbufg_1      
 CLMS_18_189/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMS_18_189/Q2                    tco                   0.184     503.260 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=23)       0.361     503.621         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_22_188/Y1                    td                    0.293     503.914 r       u_jtag_top/u_jtag_driver/N231/gateop_perm/Z
                                   net (fanout=10)       0.640     504.554         u_jtag_top/u_jtag_driver/N231
 CLMA_38_192/Y3                    td                    0.289     504.843 r       u_jtag_top/u_jtag_driver/N325_7/gateop_perm/Z
                                   net (fanout=36)       0.547     505.390         u_jtag_top/u_jtag_driver/N325
 CLMA_30_176/CECO                  td                    0.090     505.480 r       u_jtag_top/u_jtag_driver/dtm_req_data[12]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000     505.480         ntR443           
 CLMA_30_180/CECI                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[5]/opit_0_inv/CE

 Data arrival time                                                 505.480         Logic Levels: 3  
                                                                                   Logic: 0.856ns(35.607%), Route: 1.548ns(64.393%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062    1000.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.734    1000.796 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.796         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.038    1000.834 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.422         _N13             
 USCM_74_105/CLK_USCM              td                    0.000    1001.422 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.175    1002.597         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[5]/opit_0_inv/CLK
 clock pessimism                                         0.465    1003.062                          
 clock uncertainty                                      -0.050    1003.012                          

 Setup time                                             -0.223    1002.789                          

 Data required time                                               1002.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.789                          
 Data arrival time                                                 505.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[26]/opit_0_inv/CE
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 T17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062     500.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.917     500.979 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.979         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.045     501.024 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.686     501.710         _N13             
 USCM_74_105/CLK_USCM              td                    0.000     501.710 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.366     503.076         ntclkbufg_1      
 CLMS_18_189/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMS_18_189/Q2                    tco                   0.184     503.260 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=23)       0.361     503.621         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_22_188/Y1                    td                    0.293     503.914 r       u_jtag_top/u_jtag_driver/N231/gateop_perm/Z
                                   net (fanout=10)       0.640     504.554         u_jtag_top/u_jtag_driver/N231
 CLMA_38_192/Y3                    td                    0.289     504.843 r       u_jtag_top/u_jtag_driver/N325_7/gateop_perm/Z
                                   net (fanout=36)       0.547     505.390         u_jtag_top/u_jtag_driver/N325
 CLMA_30_176/CECO                  td                    0.090     505.480 r       u_jtag_top/u_jtag_driver/dtm_req_data[12]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000     505.480         ntR443           
 CLMA_30_180/CECI                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[26]/opit_0_inv/CE

 Data arrival time                                                 505.480         Logic Levels: 3  
                                                                                   Logic: 0.856ns(35.607%), Route: 1.548ns(64.393%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062    1000.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.734    1000.796 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.796         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.038    1000.834 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.422         _N13             
 USCM_74_105/CLK_USCM              td                    0.000    1001.422 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.175    1002.597         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[26]/opit_0_inv/CLK
 clock pessimism                                         0.465    1003.062                          
 clock uncertainty                                      -0.050    1003.012                          

 Setup time                                             -0.223    1002.789                          

 Data required time                                               1002.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.789                          
 Data arrival time                                                 505.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[27]/opit_0_inv/CE
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 T17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062     500.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.917     500.979 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.979         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.045     501.024 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.686     501.710         _N13             
 USCM_74_105/CLK_USCM              td                    0.000     501.710 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.366     503.076         ntclkbufg_1      
 CLMS_18_189/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMS_18_189/Q2                    tco                   0.184     503.260 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=23)       0.361     503.621         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_22_188/Y1                    td                    0.293     503.914 r       u_jtag_top/u_jtag_driver/N231/gateop_perm/Z
                                   net (fanout=10)       0.640     504.554         u_jtag_top/u_jtag_driver/N231
 CLMA_38_192/Y3                    td                    0.289     504.843 r       u_jtag_top/u_jtag_driver/N325_7/gateop_perm/Z
                                   net (fanout=36)       0.547     505.390         u_jtag_top/u_jtag_driver/N325
 CLMA_30_176/CECO                  td                    0.090     505.480 r       u_jtag_top/u_jtag_driver/dtm_req_data[12]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000     505.480         ntR443           
 CLMA_30_180/CECI                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[27]/opit_0_inv/CE

 Data arrival time                                                 505.480         Logic Levels: 3  
                                                                                   Logic: 0.856ns(35.607%), Route: 1.548ns(64.393%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062    1000.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.734    1000.796 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.796         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.038    1000.834 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.422         _N13             
 USCM_74_105/CLK_USCM              td                    0.000    1001.422 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.175    1002.597         ntclkbufg_1      
 CLMA_30_180/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[27]/opit_0_inv/CLK
 clock pessimism                                         0.465    1003.062                          
 clock uncertainty                                      -0.050    1003.012                          

 Setup time                                             -0.223    1002.789                          

 Data required time                                               1002.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.789                          
 Data arrival time                                                 505.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.043
  Launch Clock Delay      :  2.604
  Clock Pessimism Removal :  -0.403

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.734       0.796 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.796         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.038       0.834 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.422         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.422 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.182       2.604         ntclkbufg_1      
 CLMA_26_176/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_L5Q_perm/CLK

 CLMA_26_176/Q2                    tco                   0.185       2.789 f       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.118       2.907         u_jtag_top/u_jtag_driver/shift_reg [36]
 CLMS_26_189/CD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D

 Data arrival time                                                   2.907         Logic Levels: 0  
                                                                                   Logic: 0.185ns(61.056%), Route: 0.118ns(38.944%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.859       0.921 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.921         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.045       0.966 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.655         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.655 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.388       3.043         ntclkbufg_1      
 CLMS_26_189/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.403       2.640                          
 clock uncertainty                                       0.000       2.640                          

 Hold time                                               0.026       2.666                          

 Data required time                                                  2.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.666                          
 Data arrival time                                                   2.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[16]/opit_0_inv/D
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  2.597
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.734       0.796 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.796         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.038       0.834 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.422         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.422 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.175       2.597         ntclkbufg_1      
 CLMA_30_188/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_L5Q_perm/CLK

 CLMA_30_188/Q3                    tco                   0.185       2.782 f       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.131       2.913         u_jtag_top/u_jtag_driver/shift_reg [16]
 CLMA_30_189/CD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[16]/opit_0_inv/D

 Data arrival time                                                   2.913         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.544%), Route: 0.131ns(41.456%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.859       0.921 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.921         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.045       0.966 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.655         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.655 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.384       3.039         ntclkbufg_1      
 CLMA_30_189/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[16]/opit_0_inv/CLK
 clock pessimism                                        -0.415       2.624                          
 clock uncertainty                                       0.000       2.624                          

 Hold time                                               0.026       2.650                          

 Data required time                                                  2.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.650                          
 Data arrival time                                                   2.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.052
  Launch Clock Delay      :  2.608
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.734       0.796 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.796         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.038       0.834 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.422         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.422 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.186       2.608         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_172/Q0                    tco                   0.186       2.794 r       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.131       2.925         u_jtag_top/u_jtag_driver/rx_data [26]
 CLMS_26_173/M0                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D

 Data arrival time                                                   2.925         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.675%), Route: 0.131ns(41.325%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.859       0.921 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.921         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.045       0.966 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.655         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.655 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.397       3.052         ntclkbufg_1      
 CLMS_26_173/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/CLK
 clock pessimism                                        -0.415       2.637                          
 clock uncertainty                                       0.000       2.637                          

 Hold time                                              -0.002       2.635                          

 Data required time                                                  2.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.635                          
 Data arrival time                                                   2.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.796
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.405       2.051         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q0                    tco                   0.200       2.251 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=85)       0.599       2.850         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_42_244/Y0                    td                    0.215       3.065 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/gateop_perm/Z
                                   net (fanout=140)      1.573       4.638         u_tinyriscv_core/ex_csr_we_o
 CLMS_94_193/Y0                    td                    0.216       4.854 r       u_tinyriscv_core/u_csr_reg/N96_8/gateop_perm/Z
                                   net (fanout=6)        0.232       5.086         u_tinyriscv_core/u_csr_reg/_N17964
 CLMS_94_193/Y1                    td                    0.137       5.223 f       u_tinyriscv_core/u_csr_reg/N101/gateop_perm/Z
                                   net (fanout=32)       1.578       6.801         u_tinyriscv_core/u_csr_reg/N101
 CLMA_50_236/Y1                    td                    0.212       7.013 r       u_tinyriscv_core/u_csr_reg/N65_3[1]/gateop/F
                                   net (fanout=1)        0.231       7.244         u_tinyriscv_core/u_csr_reg/_N2401
 CLMA_50_236/Y0                    td                    0.125       7.369 r       u_tinyriscv_core/u_csr_reg/N65_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.407       7.776         u_tinyriscv_core/u_csr_reg/_N2465
 CLMA_70_233/Y0                    td                    0.163       7.939 r       u_tinyriscv_core/u_csr_reg/N65_7[1]/gateop_perm/Z
                                   net (fanout=2)        0.799       8.738         u_tinyriscv_core/_N2529
 CLMA_102_232/Y0                   td                    0.161       8.899 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_17_4/gateop/F
                                   net (fanout=109)      0.681       9.580         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMA_94_212/Y0                    td                    0.163       9.743 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4[1]/gateop_perm/Z
                                   net (fanout=1)        0.456      10.199         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
 CLMA_90_205/Y1                    td                    0.212      10.411 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop_A2/Y1
                                   net (fanout=1)        0.339      10.750         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_90_208/Y1                    td                    0.289      11.039 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=2)        0.898      11.937         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMS_66_213/Y1                    td                    0.177      12.114 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/gateop/F
                                   net (fanout=66)       0.794      12.908         u_tinyriscv_core/_N4627
 CLMA_50_237/Y0                    td                    0.133      13.041 f       u_tinyriscv_core/u_csr_reg/mie[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.755      13.796         u_tinyriscv_core/_N4659
 CLMA_66_268/Y6AB                  td                    0.174      13.970 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]_muxf6/F
                                   net (fanout=1)        0.946      14.916         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
 CLMA_102_236/Y1                   td                    0.129      15.045 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/gateop_perm/Z
                                   net (fanout=23)       0.585      15.630         u_tinyriscv_core/dbus_addr_o [1]
 CLMS_102_209/Y0                   td                    0.180      15.810 f       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/gateop/F
                                   net (fanout=4)        2.375      18.185         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_38_236/Y1                    td                    0.137      18.322 f       u_tinyriscv_core/u_ifu/N44_5/gateop_perm/Z
                                   net (fanout=214)      2.225      20.547         u_tinyriscv_core/ctrl_flush_o
 CLMA_70_161/Y3                    td                    0.160      20.707 r       u_tinyriscv_core/u_ifu/N44_7/gateop_perm/Z
                                   net (fanout=2)        0.229      20.936         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.129      21.065 r       u_rib/N25/gateop_perm/Z
                                   net (fanout=28)       0.498      21.563         u_rib/master_sel_vec [2]
 CLMA_70_181/Y1                    td                    0.212      21.775 r       u_rib/N74_30_3/gateop/F
                                   net (fanout=5)        0.348      22.123         u_rib/mux_m_addr [30]
 CLMA_70_177/Y0                    td                    0.294      22.417 r       u_rib/N354/gateop_perm/Z
                                   net (fanout=86)       1.074      23.491         u_rib/slave_sel [1]
 CLMA_30_212/Y2                    td                    0.184      23.675 f       u_rib/N138_15/gateop_perm/Z
                                   net (fanout=1)        1.025      24.700         u_rib/N138 [15]  
 CLMS_54_153/Y0                    td                    0.125      24.825 r       u_rib/N169_15_4/gateop_perm/Z
                                   net (fanout=1)        0.521      25.346         u_rib/_N21872    
 CLMA_66_148/Y2                    td                    0.126      25.472 r       u_rib/N169_15_5/gateop_perm/Z
                                   net (fanout=4)        0.803      26.275         u_rib/mux_s_data [15]
 CLMS_86_161/Y0                    td                    0.125      26.400 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.348      26.748         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
 CLMS_86_173/Y0                    td                    0.125      26.873 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/gateop_perm/Z
                                   net (fanout=24)       0.477      27.350         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
 CLMA_90_160/Y1                    td                    0.160      27.510 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[14]/gateop/F
                                   net (fanout=1)        0.564      28.074         u_tinyriscv_core/u_exu/u_exu_mem/_N4171
 CLMA_90_177/Y1                    td                    0.158      28.232 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[14]/gateop/F
                                   net (fanout=1)        0.229      28.461         u_tinyriscv_core/u_exu/u_exu_mem/_N4203
 CLMA_90_177/Y2                    td                    0.163      28.624 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[14]/gateop/F
                                   net (fanout=2)        1.057      29.681         m1_data_i[14]    
 CLMA_58_148/Y0                    td                    0.183      29.864 f       gpio_0/gpio_ctrl[14]/opit_0_L5Q_perm/Z
                                   net (fanout=9)        0.575      30.439         u_rib/mux_m_data [14]
 CLMS_38_133/Y0                    td                    0.133      30.572 f       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       3.640      34.212         s0_data_o[14]    
 DRM_122_352/DA0[15]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  34.212         Logic Levels: 30 
                                                                                   Logic: 5.300ns(16.480%), Route: 26.861ns(83.520%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1000.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.245    1001.796         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.095    1001.891                          
 clock uncertainty                                      -0.150    1001.741                          

 Setup time                                              0.015    1001.756                          

 Data required time                                               1001.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.756                          
 Data arrival time                                                  34.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.796
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.405       2.051         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q0                    tco                   0.200       2.251 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=85)       0.599       2.850         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_42_244/Y0                    td                    0.215       3.065 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/gateop_perm/Z
                                   net (fanout=140)      1.573       4.638         u_tinyriscv_core/ex_csr_we_o
 CLMS_94_193/Y0                    td                    0.216       4.854 r       u_tinyriscv_core/u_csr_reg/N96_8/gateop_perm/Z
                                   net (fanout=6)        0.232       5.086         u_tinyriscv_core/u_csr_reg/_N17964
 CLMS_94_193/Y1                    td                    0.137       5.223 f       u_tinyriscv_core/u_csr_reg/N101/gateop_perm/Z
                                   net (fanout=32)       1.578       6.801         u_tinyriscv_core/u_csr_reg/N101
 CLMA_50_236/Y1                    td                    0.212       7.013 r       u_tinyriscv_core/u_csr_reg/N65_3[1]/gateop/F
                                   net (fanout=1)        0.231       7.244         u_tinyriscv_core/u_csr_reg/_N2401
 CLMA_50_236/Y0                    td                    0.125       7.369 r       u_tinyriscv_core/u_csr_reg/N65_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.407       7.776         u_tinyriscv_core/u_csr_reg/_N2465
 CLMA_70_233/Y0                    td                    0.163       7.939 r       u_tinyriscv_core/u_csr_reg/N65_7[1]/gateop_perm/Z
                                   net (fanout=2)        0.799       8.738         u_tinyriscv_core/_N2529
 CLMA_102_232/Y0                   td                    0.161       8.899 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_17_4/gateop/F
                                   net (fanout=109)      0.681       9.580         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMA_94_212/Y0                    td                    0.163       9.743 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4[1]/gateop_perm/Z
                                   net (fanout=1)        0.456      10.199         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
 CLMA_90_205/Y1                    td                    0.212      10.411 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop_A2/Y1
                                   net (fanout=1)        0.339      10.750         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_90_208/Y1                    td                    0.289      11.039 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=2)        0.898      11.937         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMS_66_213/Y1                    td                    0.177      12.114 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/gateop/F
                                   net (fanout=66)       0.794      12.908         u_tinyriscv_core/_N4627
 CLMA_50_237/Y0                    td                    0.133      13.041 f       u_tinyriscv_core/u_csr_reg/mie[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.755      13.796         u_tinyriscv_core/_N4659
 CLMA_66_268/Y6AB                  td                    0.174      13.970 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]_muxf6/F
                                   net (fanout=1)        0.946      14.916         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
 CLMA_102_236/Y1                   td                    0.129      15.045 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/gateop_perm/Z
                                   net (fanout=23)       0.585      15.630         u_tinyriscv_core/dbus_addr_o [1]
 CLMS_102_209/Y0                   td                    0.180      15.810 f       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/gateop/F
                                   net (fanout=4)        2.375      18.185         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_38_236/Y1                    td                    0.137      18.322 f       u_tinyriscv_core/u_ifu/N44_5/gateop_perm/Z
                                   net (fanout=214)      2.225      20.547         u_tinyriscv_core/ctrl_flush_o
 CLMA_70_161/Y3                    td                    0.160      20.707 r       u_tinyriscv_core/u_ifu/N44_7/gateop_perm/Z
                                   net (fanout=2)        0.229      20.936         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.129      21.065 r       u_rib/N25/gateop_perm/Z
                                   net (fanout=28)       0.498      21.563         u_rib/master_sel_vec [2]
 CLMA_70_181/Y1                    td                    0.212      21.775 r       u_rib/N74_30_3/gateop/F
                                   net (fanout=5)        0.348      22.123         u_rib/mux_m_addr [30]
 CLMA_70_177/Y0                    td                    0.294      22.417 r       u_rib/N354/gateop_perm/Z
                                   net (fanout=86)       1.074      23.491         u_rib/slave_sel [1]
 CLMA_30_212/Y2                    td                    0.184      23.675 f       u_rib/N138_15/gateop_perm/Z
                                   net (fanout=1)        1.025      24.700         u_rib/N138 [15]  
 CLMS_54_153/Y0                    td                    0.125      24.825 r       u_rib/N169_15_4/gateop_perm/Z
                                   net (fanout=1)        0.521      25.346         u_rib/_N21872    
 CLMA_66_148/Y2                    td                    0.126      25.472 r       u_rib/N169_15_5/gateop_perm/Z
                                   net (fanout=4)        0.803      26.275         u_rib/mux_s_data [15]
 CLMS_86_161/Y0                    td                    0.125      26.400 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.348      26.748         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
 CLMS_86_173/Y0                    td                    0.125      26.873 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/gateop_perm/Z
                                   net (fanout=24)       0.395      27.268         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
 CLMA_78_172/Y0                    td                    0.163      27.431 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[13]/gateop/F
                                   net (fanout=1)        0.376      27.807         u_tinyriscv_core/u_exu/u_exu_mem/_N4170
 CLMS_78_177/Y0                    td                    0.161      27.968 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[13]/gateop/F
                                   net (fanout=1)        0.664      28.632         u_tinyriscv_core/u_exu/u_exu_mem/_N4202
 CLMS_78_177/Y1                    td                    0.172      28.804 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[13]/gateop/F
                                   net (fanout=2)        1.012      29.816         m1_data_i[13]    
 CLMS_54_141/Y2                    td                    0.166      29.982 r       gpio_0/gpio_ctrl[13]/opit_0_L5Q_perm/Z
                                   net (fanout=9)        0.476      30.458         u_rib/mux_m_data [13]
 CLMA_38_132/Y3                    td                    0.137      30.595 f       u_rib/N219_13/gateop_perm/Z
                                   net (fanout=16)       3.388      33.983         s0_data_o[13]    
 DRM_122_352/DA0[14]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  33.983         Logic Levels: 30 
                                                                                   Logic: 5.302ns(16.604%), Route: 26.630ns(83.396%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1000.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.245    1001.796         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.095    1001.891                          
 clock uncertainty                                      -0.150    1001.741                          

 Setup time                                              0.015    1001.756                          

 Data required time                                               1001.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.756                          
 Data arrival time                                                  33.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.774
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.405       2.051         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_42_216/Q0                    tco                   0.200       2.251 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=85)       0.599       2.850         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_42_244/Y0                    td                    0.215       3.065 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/gateop_perm/Z
                                   net (fanout=140)      1.573       4.638         u_tinyriscv_core/ex_csr_we_o
 CLMS_94_193/Y0                    td                    0.216       4.854 r       u_tinyriscv_core/u_csr_reg/N96_8/gateop_perm/Z
                                   net (fanout=6)        0.232       5.086         u_tinyriscv_core/u_csr_reg/_N17964
 CLMS_94_193/Y1                    td                    0.137       5.223 f       u_tinyriscv_core/u_csr_reg/N101/gateop_perm/Z
                                   net (fanout=32)       1.578       6.801         u_tinyriscv_core/u_csr_reg/N101
 CLMA_50_236/Y1                    td                    0.212       7.013 r       u_tinyriscv_core/u_csr_reg/N65_3[1]/gateop/F
                                   net (fanout=1)        0.231       7.244         u_tinyriscv_core/u_csr_reg/_N2401
 CLMA_50_236/Y0                    td                    0.125       7.369 r       u_tinyriscv_core/u_csr_reg/N65_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.407       7.776         u_tinyriscv_core/u_csr_reg/_N2465
 CLMA_70_233/Y0                    td                    0.163       7.939 r       u_tinyriscv_core/u_csr_reg/N65_7[1]/gateop_perm/Z
                                   net (fanout=2)        0.799       8.738         u_tinyriscv_core/_N2529
 CLMA_102_232/Y0                   td                    0.161       8.899 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_17_4/gateop/F
                                   net (fanout=109)      0.681       9.580         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMA_94_212/Y0                    td                    0.163       9.743 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4[1]/gateop_perm/Z
                                   net (fanout=1)        0.456      10.199         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
 CLMA_90_205/Y1                    td                    0.212      10.411 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/gateop_A2/Y1
                                   net (fanout=1)        0.339      10.750         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_90_208/Y1                    td                    0.289      11.039 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=2)        0.898      11.937         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMS_66_213/Y1                    td                    0.177      12.114 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/gateop/F
                                   net (fanout=66)       0.794      12.908         u_tinyriscv_core/_N4627
 CLMA_50_237/Y0                    td                    0.133      13.041 f       u_tinyriscv_core/u_csr_reg/mie[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.755      13.796         u_tinyriscv_core/_N4659
 CLMA_66_268/Y6AB                  td                    0.174      13.970 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]_muxf6/F
                                   net (fanout=1)        0.946      14.916         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
 CLMA_102_236/Y1                   td                    0.129      15.045 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/gateop_perm/Z
                                   net (fanout=23)       0.585      15.630         u_tinyriscv_core/dbus_addr_o [1]
 CLMS_102_209/Y0                   td                    0.180      15.810 f       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/gateop/F
                                   net (fanout=4)        2.375      18.185         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_38_236/Y1                    td                    0.137      18.322 f       u_tinyriscv_core/u_ifu/N44_5/gateop_perm/Z
                                   net (fanout=214)      2.225      20.547         u_tinyriscv_core/ctrl_flush_o
 CLMA_70_161/Y3                    td                    0.160      20.707 r       u_tinyriscv_core/u_ifu/N44_7/gateop_perm/Z
                                   net (fanout=2)        0.229      20.936         u_tinyriscv_core/u_ifu/N44
 CLMA_70_161/Y1                    td                    0.129      21.065 r       u_rib/N25/gateop_perm/Z
                                   net (fanout=28)       0.498      21.563         u_rib/master_sel_vec [2]
 CLMA_70_181/Y1                    td                    0.212      21.775 r       u_rib/N74_30_3/gateop/F
                                   net (fanout=5)        0.348      22.123         u_rib/mux_m_addr [30]
 CLMA_70_177/Y0                    td                    0.294      22.417 r       u_rib/N354/gateop_perm/Z
                                   net (fanout=86)       1.074      23.491         u_rib/slave_sel [1]
 CLMA_30_212/Y2                    td                    0.184      23.675 f       u_rib/N138_15/gateop_perm/Z
                                   net (fanout=1)        1.025      24.700         u_rib/N138 [15]  
 CLMS_54_153/Y0                    td                    0.125      24.825 r       u_rib/N169_15_4/gateop_perm/Z
                                   net (fanout=1)        0.521      25.346         u_rib/_N21872    
 CLMA_66_148/Y2                    td                    0.126      25.472 r       u_rib/N169_15_5/gateop_perm/Z
                                   net (fanout=4)        0.803      26.275         u_rib/mux_s_data [15]
 CLMS_86_161/Y0                    td                    0.125      26.400 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.348      26.748         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
 CLMS_86_173/Y0                    td                    0.125      26.873 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/gateop_perm/Z
                                   net (fanout=24)       0.477      27.350         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
 CLMA_90_160/Y1                    td                    0.160      27.510 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[14]/gateop/F
                                   net (fanout=1)        0.564      28.074         u_tinyriscv_core/u_exu/u_exu_mem/_N4171
 CLMA_90_177/Y1                    td                    0.158      28.232 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[14]/gateop/F
                                   net (fanout=1)        0.229      28.461         u_tinyriscv_core/u_exu/u_exu_mem/_N4203
 CLMA_90_177/Y2                    td                    0.163      28.624 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[14]/gateop/F
                                   net (fanout=2)        1.057      29.681         m1_data_i[14]    
 CLMA_58_148/Y0                    td                    0.183      29.864 f       gpio_0/gpio_ctrl[14]/opit_0_L5Q_perm/Z
                                   net (fanout=9)        0.575      30.439         u_rib/mux_m_data [14]
 CLMS_38_133/Y0                    td                    0.133      30.572 f       u_rib/N219_14/gateop_perm/Z
                                   net (fanout=16)       3.362      33.934         s0_data_o[14]    
 DRM_122_332/DA0[15]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  33.934         Logic Levels: 30 
                                                                                   Logic: 5.300ns(16.623%), Route: 26.583ns(83.377%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1000.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.223    1001.774         ntclkbufg_0      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.095    1001.869                          
 clock uncertainty                                      -0.150    1001.719                          

 Setup time                                              0.015    1001.734                          

 Data required time                                               1001.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.734                          
 Data arrival time                                                  33.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[20]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[20]/opit_0/D
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.133
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  -0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       0.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.251       1.802         ntclkbufg_0      
 CLMS_86_245/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[20]/opit_0_L5Q_perm/CLK

 CLMS_86_245/Q0                    tco                   0.186       1.988 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[20]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.228       2.216         u_tinyriscv_core/ie_dec_pc_o [20]
 CLMA_86_248/M0                                                            r       u_tinyriscv_core/u_clint/inst_addr[20]/opit_0/D

 Data arrival time                                                   2.216         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.928%), Route: 0.228ns(55.072%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.487       2.133         ntclkbufg_0      
 CLMA_86_248/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[20]/opit_0/CLK
 clock pessimism                                        -0.095       2.038                          
 clock uncertainty                                       0.000       2.038                          

 Hold time                                              -0.002       2.036                          

 Data required time                                                  2.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.036                          
 Data arrival time                                                   2.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[17]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[17]/opit_0_L5Q_perm/L4
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.085
  Launch Clock Delay      :  1.772
  Clock Pessimism Removal :  -0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       0.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.221       1.772         ntclkbufg_0      
 CLMA_86_216/CLK                                                           r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[17]/opit_0_L5Q_perm/CLK

 CLMA_86_216/Q0                    tco                   0.185       1.957 f       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[17]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.201       2.158         u_tinyriscv_core/id_dec_pc_o [17]
 CLMA_82_221/A4                                                            f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[17]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.158         Logic Levels: 0  
                                                                                   Logic: 0.185ns(47.927%), Route: 0.201ns(52.073%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.439       2.085         ntclkbufg_0      
 CLMA_82_221/CLK                                                           r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.095       1.990                          
 clock uncertainty                                       0.000       1.990                          

 Hold time                                              -0.043       1.947                          

 Data required time                                                  1.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.947                          
 Data arrival time                                                   2.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.211                          
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[25]/opit_0_L5Q_perm/CLK
Endpoint    : gpio_0/data_r[25]/opit_0_L5Q_perm/L4
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.102
  Launch Clock Delay      :  1.791
  Clock Pessimism Removal :  -0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       0.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.240       1.791         ntclkbufg_0      
 CLMS_66_129/CLK                                                           r       gpio_0/gpio_ctrl[25]/opit_0_L5Q_perm/CLK

 CLMS_66_129/Q1                    tco                   0.185       1.976 f       gpio_0/gpio_ctrl[25]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235       2.211         gpio_0/reg_ctrl [25]
 CLMA_66_120/A4                                                            f       gpio_0/data_r[25]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.211         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.048%), Route: 0.235ns(55.952%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.456       2.102         ntclkbufg_0      
 CLMA_66_120/CLK                                                           r       gpio_0/data_r[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.095       2.007                          
 clock uncertainty                                       0.000       2.007                          

 Hold time                                              -0.043       1.964                          

 Data required time                                                  1.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.964                          
 Data arrival time                                                   2.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.791
  Launch Clock Delay      :  2.070
  Clock Pessimism Removal :  0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.424       2.070         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       2.268 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=181)      1.610       3.878         jtag_rst_n       
 CLMA_70_157/Y0                    td                    0.215       4.093 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      2.785       6.878         gpio_0/N9        
 DRM_122_352/RSTB[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.878         Logic Levels: 1  
                                                                                   Logic: 0.413ns(8.590%), Route: 4.395ns(91.410%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1000.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.240    1001.791         ntclkbufg_0      
 DRM_122_352/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.095    1001.886                          
 clock uncertainty                                      -0.150    1001.736                          

 Recovery time                                          -0.034    1001.702                          

 Data required time                                               1001.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.702                          
 Data arrival time                                                   6.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.796
  Launch Clock Delay      :  2.070
  Clock Pessimism Removal :  0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.424       2.070         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       2.268 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=181)      1.610       3.878         jtag_rst_n       
 CLMA_70_157/Y0                    td                    0.215       4.093 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      2.753       6.846         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.846         Logic Levels: 1  
                                                                                   Logic: 0.413ns(8.647%), Route: 4.363ns(91.353%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1000.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.245    1001.796         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.095    1001.891                          
 clock uncertainty                                      -0.150    1001.741                          

 Recovery time                                          -0.056    1001.685                          

 Data required time                                               1001.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.685                          
 Data arrival time                                                   6.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.774
  Launch Clock Delay      :  2.070
  Clock Pessimism Removal :  0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.424       2.070         ntclkbufg_0      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       2.268 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=181)      1.610       3.878         jtag_rst_n       
 CLMA_70_157/Y0                    td                    0.215       4.093 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      2.655       6.748         gpio_0/N9        
 DRM_122_332/RSTA[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.748         Logic Levels: 1  
                                                                                   Logic: 0.413ns(8.829%), Route: 4.265ns(91.171%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000    1000.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1000.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000    1000.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.223    1001.774         ntclkbufg_0      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.095    1001.869                          
 clock uncertainty                                      -0.150    1001.719                          

 Recovery time                                          -0.056    1001.663                          

 Data required time                                               1001.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.663                          
 Data arrival time                                                   6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : uart_0/data_r[28]/opit_0_L5Q_perm/RS
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.115
  Launch Clock Delay      :  1.761
  Clock Pessimism Removal :  -0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       0.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.210       1.761         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_66_156/Q2                    tco                   0.185       1.946 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=13)       0.223       2.169         u_rst_ctrl/jtag_rst_r [4]
 CLMA_70_157/Y0                    td                    0.114       2.283 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      0.528       2.811         gpio_0/N9        
 CLMS_78_117/RSCO                  td                    0.086       2.897 r       uart_0/spi2/spi_ctrl[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000       2.897         ntR313           
 CLMS_78_121/RSCI                                                          r       uart_0/data_r[28]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.897         Logic Levels: 2  
                                                                                   Logic: 0.385ns(33.891%), Route: 0.751ns(66.109%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.469       2.115         ntclkbufg_0      
 CLMS_78_121/CLK                                                           r       uart_0/data_r[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.095       2.020                          
 clock uncertainty                                       0.000       2.020                          

 Removal time                                            0.000       2.020                          

 Data required time                                                  2.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.020                          
 Data arrival time                                                   2.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.063
  Launch Clock Delay      :  1.761
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       0.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.210       1.761         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_66_156/Q2                    tco                   0.185       1.946 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=13)       0.223       2.169         u_rst_ctrl/jtag_rst_r [4]
 CLMA_70_157/Y0                    td                    0.126       2.295 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      0.382       2.677         gpio_0/N9        
 DRM_62_144/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   2.677         Logic Levels: 1  
                                                                                   Logic: 0.311ns(33.952%), Route: 0.605ns(66.048%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.417       2.063         ntclkbufg_0      
 DRM_62_144/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.265       1.798                          
 clock uncertainty                                       0.000       1.798                          

 Removal time                                           -0.020       1.778                          

 Data required time                                                  1.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.778                          
 Data arrival time                                                   2.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : gpio_0/data_r[25]/opit_0_L5Q_perm/RS
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.102
  Launch Clock Delay      :  1.761
  Clock Pessimism Removal :  -0.095

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       0.551         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.551 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.210       1.761         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_66_156/Q2                    tco                   0.185       1.946 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=13)       0.223       2.169         u_rst_ctrl/jtag_rst_r [4]
 CLMA_70_157/Y0                    td                    0.114       2.283 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=722)      0.477       2.760         gpio_0/N9        
 CLMA_66_120/RS                                                            r       gpio_0/data_r[25]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.760         Logic Levels: 1  
                                                                                   Logic: 0.299ns(29.930%), Route: 0.700ns(70.070%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.456       2.102         ntclkbufg_0      
 CLMA_66_120/CLK                                                           r       gpio_0/data_r[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.095       2.007                          
 clock uncertainty                                       0.000       2.007                          

 Removal time                                           -0.154       1.853                          

 Data required time                                                  1.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.853                          
 Data arrival time                                                   2.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                         0.000       0.000 f                        
 T17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.062       0.062         jtag_TCK         
 IOBS_152_73/DIN                   td                    0.917       0.979 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         jtag_TCK_ibuf/ntD
 IOL_151_73/INCK                   td                    0.045       1.024 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.686       1.710         _N13             
 USCM_74_105/CLK_USCM              td                    0.000       1.710 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.361       3.071         ntclkbufg_1      
 CLMS_26_181/CLK                                                           f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_26_181/Q0                    tco                   0.183       3.254 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.022       6.276         nt_jtag_TDO      
 IOL_151_81/DO                     td                    0.078       6.354 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.354         jtag_TDO_obuf/ntO
 IOBS_152_81/PAD                   td                    1.960       8.314 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.088       8.402         jtag_TDO         
 V17                                                                       f       jtag_TDO (port)  

 Data arrival time                                                   8.402         Logic Levels: 2  
                                                                                   Logic: 2.221ns(41.662%), Route: 3.110ns(58.338%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[12]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.423       2.069         ntclkbufg_0      
 CLMA_58_148/CLK                                                           r       gpio_0/gpio_ctrl[12]/opit_0_L5Q_perm/CLK

 CLMA_58_148/Q2                    tco                   0.200       2.269 r       gpio_0/gpio_ctrl[12]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.020       3.289         gpio_ctrl[12]    
 CLMA_70_116/Y2                    td                    0.184       3.473 f       N150_inv/gateop_perm/Z
                                   net (fanout=1)        2.181       5.654         N150_inv         
 IOL_151_17/TO                     td                    0.078       5.732 f       gpio_tri[6]/opit_1/T
                                   net (fanout=1)        0.000       5.732         gpio_tri[6]/ntT  
 IOBS_152_17/PAD                   tse                   1.960       7.692 f       gpio_tri[6]/opit_0/IO
                                   net (fanout=1)        0.053       7.745         nt_gpio[6]       
 R15                                                                       f       gpio[6] (port)   

 Data arrival time                                                   7.745         Logic Levels: 3  
                                                                                   Logic: 2.422ns(42.671%), Route: 3.254ns(57.329%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[14]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_82_319/CLK_OUT1                                     0.000       0.000 r       pll1/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       0.646         clk              
 USCM_74_104/CLK_USCM              td                    0.000       0.646 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2871)     1.423       2.069         ntclkbufg_0      
 CLMA_58_148/CLK                                                           r       gpio_0/gpio_ctrl[14]/opit_0_L5Q_perm/CLK

 CLMA_58_148/Q0                    tco                   0.198       2.267 f       gpio_0/gpio_ctrl[14]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.053       3.320         gpio_ctrl[14]    
 CLMA_70_117/Y1                    td                    0.137       3.457 f       N152_inv/gateop_perm/Z
                                   net (fanout=1)        2.103       5.560         N152_inv         
 IOL_151_18/TO                     td                    0.078       5.638 f       gpio_tri[7]/opit_1/T
                                   net (fanout=1)        0.000       5.638         gpio_tri[7]/ntT  
 IOBD_152_18/PAD                   tse                   1.960       7.598 f       gpio_tri[7]/opit_0/IO
                                   net (fanout=1)        0.051       7.649         nt_gpio[7]       
 R14                                                                       f       gpio[7] (port)   

 Data arrival time                                                   7.649         Logic Levels: 3  
                                                                                   Logic: 2.373ns(42.527%), Route: 3.207ns(57.473%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.349       1.294         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.294         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.824%), Route: 0.494ns(38.176%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.349       1.294         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.294         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.824%), Route: 0.494ns(38.176%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[6] (port)
Endpoint    : gpio_0/gpio_data[6]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R15                                                     0.000       0.000 r       gpio[6] (port)   
                                   net (fanout=1)        0.053       0.053         nt_gpio[6]       
 IOBS_152_17/DIN                   td                    0.734       0.787 r       gpio_tri[6]/opit_0/O
                                   net (fanout=1)        0.000       0.787         gpio_tri[6]/ntI  
 IOL_151_17/RX_DATA_DD             td                    0.066       0.853 r       gpio_tri[6]/opit_1/OUT
                                   net (fanout=1)        1.181       2.034         _N6              
 CLMS_78_81/D1                                                             r       gpio_0/gpio_data[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.034         Logic Levels: 2  
                                                                                   Logic: 0.800ns(39.331%), Route: 1.234ns(60.669%)
====================================================================================================

{tinyriscv_soc_top|jtag_TCK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMA_22_189/CLK         u_jtag_top/u_jtag_driver/dm_is_busy/opit_0_inv_L5Q_perm/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMA_22_189/CLK         u_jtag_top/u_jtag_driver/dm_is_busy/opit_0_inv_L5Q_perm/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_26_192/CLK         u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/CLK
====================================================================================================

{pll|pll1/u_pll_e1/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.428     500.000         0.572           High Pulse Width  DRM_34_288/CLKA[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.428     500.000         0.572           Low Pulse Width   DRM_34_288/CLKA[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.428     500.000         0.572           Low Pulse Width   DRM_34_288/CLKB[0]      u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                     
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/tinyriscv_soc_top_pnr.adf       
| Output     | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/report_timing/tinyriscv_soc_top_rtp.adf     
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/report_timing/tinyriscv_soc_top.rtr         
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/report_timing/rtr.db                        
+---------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 732 MB
Total CPU  time to report_timing completion : 0h:0m:9s
Process Total CPU  time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:11s
