<stg><name>accelerate</name>


<trans_list>

<trans id="356" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:16 %init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init

]]></Node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:18 %br_ln6 = br i1 %init_read, void %_Z10initialisePfS_b.exit_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %init_vector_addr = getelementptr i32 %init_vector, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="init_vector_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:1 %init_vector_load = load i5 %init_vector_addr

]]></Node>
<StgValue><ssdm name="init_vector_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %init_vector_addr_1 = getelementptr i32 %init_vector, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="init_vector_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:5 %init_vector_load_1 = load i5 %init_vector_addr_1

]]></Node>
<StgValue><ssdm name="init_vector_load_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:2 %mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mult_enables_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:3 %mult_enables_load = load i2 %mult_enables_addr

]]></Node>
<StgValue><ssdm name="mult_enables_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:4 %subrow_vals_addr = getelementptr i32 %subrow_vals, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="subrow_vals_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:5 %subrow_vals_load = load i2 %subrow_vals_addr

]]></Node>
<StgValue><ssdm name="subrow_vals_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:7 %subrow_col_indices_addr = getelementptr i32 %subrow_col_indices, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:8 %subrow_col_indices_load = load i2 %subrow_col_indices_addr

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:14 %mult_enables_addr_1 = getelementptr i1 %mult_enables, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mult_enables_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:15 %mult_enables_load_1 = load i2 %mult_enables_addr_1

]]></Node>
<StgValue><ssdm name="mult_enables_load_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:16 %subrow_vals_addr_1 = getelementptr i32 %subrow_vals, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:17 %subrow_vals_load_1 = load i2 %subrow_vals_addr_1

]]></Node>
<StgValue><ssdm name="subrow_vals_load_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:19 %subrow_col_indices_addr_1 = getelementptr i32 %subrow_col_indices, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:20 %subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:1 %init_vector_load = load i5 %init_vector_addr

]]></Node>
<StgValue><ssdm name="init_vector_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln9 = bitcast i32 %init_vector_load

]]></Node>
<StgValue><ssdm name="bitcast_ln9"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %store_ln9 = store i32 %bitcast_ln9, i32 0

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:5 %init_vector_load_1 = load i5 %init_vector_addr_1

]]></Node>
<StgValue><ssdm name="init_vector_load_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:6 %bitcast_ln9_1 = bitcast i32 %init_vector_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln9_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %store_ln9 = store i32 %bitcast_ln9_1, i32 1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %init_vector_addr_2 = getelementptr i32 %init_vector, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="init_vector_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
:9 %init_vector_load_2 = load i5 %init_vector_addr_2

]]></Node>
<StgValue><ssdm name="init_vector_load_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %init_vector_addr_3 = getelementptr i32 %init_vector, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="init_vector_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
:13 %init_vector_load_3 = load i5 %init_vector_addr_3

]]></Node>
<StgValue><ssdm name="init_vector_load_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:3 %mult_enables_load = load i2 %mult_enables_addr

]]></Node>
<StgValue><ssdm name="mult_enables_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:5 %subrow_vals_load = load i2 %subrow_vals_addr

]]></Node>
<StgValue><ssdm name="subrow_vals_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:8 %subrow_col_indices_load = load i2 %subrow_col_indices_addr

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:15 %mult_enables_load_1 = load i2 %mult_enables_addr_1

]]></Node>
<StgValue><ssdm name="mult_enables_load_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:17 %subrow_vals_load_1 = load i2 %subrow_vals_addr_1

]]></Node>
<StgValue><ssdm name="subrow_vals_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:20 %subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:26 %mult_enables_addr_2 = getelementptr i1 %mult_enables, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mult_enables_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:27 %mult_enables_load_2 = load i2 %mult_enables_addr_2

]]></Node>
<StgValue><ssdm name="mult_enables_load_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:28 %subrow_vals_addr_2 = getelementptr i32 %subrow_vals, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:29 %subrow_vals_load_2 = load i2 %subrow_vals_addr_2

]]></Node>
<StgValue><ssdm name="subrow_vals_load_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:31 %subrow_col_indices_addr_2 = getelementptr i32 %subrow_col_indices, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:32 %subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:38 %mult_enables_addr_3 = getelementptr i1 %mult_enables, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mult_enables_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:39 %mult_enables_load_3 = load i2 %mult_enables_addr_3

]]></Node>
<StgValue><ssdm name="mult_enables_load_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:40 %subrow_vals_addr_3 = getelementptr i32 %subrow_vals, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:41 %subrow_vals_load_3 = load i2 %subrow_vals_addr_3

]]></Node>
<StgValue><ssdm name="subrow_vals_load_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:43 %subrow_col_indices_addr_3 = getelementptr i32 %subrow_col_indices, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:44 %subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
:9 %init_vector_load_2 = load i5 %init_vector_addr_2

]]></Node>
<StgValue><ssdm name="init_vector_load_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
:10 %bitcast_ln9_2 = bitcast i32 %init_vector_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln9_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %store_ln9 = store i32 %bitcast_ln9_2, i32 2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
:13 %init_vector_load_3 = load i5 %init_vector_addr_3

]]></Node>
<StgValue><ssdm name="init_vector_load_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:14 %bitcast_ln9_3 = bitcast i32 %init_vector_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln9_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %store_ln9 = store i32 %bitcast_ln9_3, i32 3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %init_vector_addr_4 = getelementptr i32 %init_vector, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="init_vector_addr_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:17 %init_vector_load_4 = load i5 %init_vector_addr_4

]]></Node>
<StgValue><ssdm name="init_vector_load_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %init_vector_addr_5 = getelementptr i32 %init_vector, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="init_vector_addr_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
:21 %init_vector_load_5 = load i5 %init_vector_addr_5

]]></Node>
<StgValue><ssdm name="init_vector_load_5"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:27 %mult_enables_load_2 = load i2 %mult_enables_addr_2

]]></Node>
<StgValue><ssdm name="mult_enables_load_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:29 %subrow_vals_load_2 = load i2 %subrow_vals_addr_2

]]></Node>
<StgValue><ssdm name="subrow_vals_load_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:32 %subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:39 %mult_enables_load_3 = load i2 %mult_enables_addr_3

]]></Node>
<StgValue><ssdm name="mult_enables_load_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:41 %subrow_vals_load_3 = load i2 %subrow_vals_addr_3

]]></Node>
<StgValue><ssdm name="subrow_vals_load_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:44 %subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:17 %init_vector_load_4 = load i5 %init_vector_addr_4

]]></Node>
<StgValue><ssdm name="init_vector_load_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:18 %bitcast_ln9_4 = bitcast i32 %init_vector_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln9_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %store_ln9 = store i32 %bitcast_ln9_4, i32 4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
:21 %init_vector_load_5 = load i5 %init_vector_addr_5

]]></Node>
<StgValue><ssdm name="init_vector_load_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:22 %bitcast_ln9_5 = bitcast i32 %init_vector_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln9_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %store_ln9 = store i32 %bitcast_ln9_5, i32 5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %init_vector_addr_6 = getelementptr i32 %init_vector, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="init_vector_addr_6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:25 %init_vector_load_6 = load i5 %init_vector_addr_6

]]></Node>
<StgValue><ssdm name="init_vector_load_6"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %init_vector_addr_7 = getelementptr i32 %init_vector, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="init_vector_addr_7"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
:29 %init_vector_load_7 = load i5 %init_vector_addr_7

]]></Node>
<StgValue><ssdm name="init_vector_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:25 %init_vector_load_6 = load i5 %init_vector_addr_6

]]></Node>
<StgValue><ssdm name="init_vector_load_6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
:26 %bitcast_ln9_6 = bitcast i32 %init_vector_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln9_6"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %store_ln9 = store i32 %bitcast_ln9_6, i32 6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
:29 %init_vector_load_7 = load i5 %init_vector_addr_7

]]></Node>
<StgValue><ssdm name="init_vector_load_7"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
:30 %bitcast_ln9_7 = bitcast i32 %init_vector_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln9_7"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %store_ln9 = store i32 %bitcast_ln9_7, i32 7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %init_vector_addr_8 = getelementptr i32 %init_vector, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="init_vector_addr_8"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
:33 %init_vector_load_8 = load i5 %init_vector_addr_8

]]></Node>
<StgValue><ssdm name="init_vector_load_8"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %init_vector_addr_9 = getelementptr i32 %init_vector, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="init_vector_addr_9"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
:37 %init_vector_load_9 = load i5 %init_vector_addr_9

]]></Node>
<StgValue><ssdm name="init_vector_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
:33 %init_vector_load_8 = load i5 %init_vector_addr_8

]]></Node>
<StgValue><ssdm name="init_vector_load_8"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
:34 %bitcast_ln9_8 = bitcast i32 %init_vector_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln9_8"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %store_ln9 = store i32 %bitcast_ln9_8, i32 8

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
:37 %init_vector_load_9 = load i5 %init_vector_addr_9

]]></Node>
<StgValue><ssdm name="init_vector_load_9"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:38 %bitcast_ln9_9 = bitcast i32 %init_vector_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln9_9"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %store_ln9 = store i32 %bitcast_ln9_9, i32 9

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %init_vector_addr_10 = getelementptr i32 %init_vector, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="init_vector_addr_10"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
:41 %init_vector_load_10 = load i5 %init_vector_addr_10

]]></Node>
<StgValue><ssdm name="init_vector_load_10"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %init_vector_addr_11 = getelementptr i32 %init_vector, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="init_vector_addr_11"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
:45 %init_vector_load_11 = load i5 %init_vector_addr_11

]]></Node>
<StgValue><ssdm name="init_vector_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="136" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
:41 %init_vector_load_10 = load i5 %init_vector_addr_10

]]></Node>
<StgValue><ssdm name="init_vector_load_10"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:42 %bitcast_ln9_10 = bitcast i32 %init_vector_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln9_10"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %store_ln9 = store i32 %bitcast_ln9_10, i32 10

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
:45 %init_vector_load_11 = load i5 %init_vector_addr_11

]]></Node>
<StgValue><ssdm name="init_vector_load_11"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:46 %bitcast_ln9_11 = bitcast i32 %init_vector_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln9_11"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %store_ln9 = store i32 %bitcast_ln9_11, i32 11

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %init_vector_addr_12 = getelementptr i32 %init_vector, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="init_vector_addr_12"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
:49 %init_vector_load_12 = load i5 %init_vector_addr_12

]]></Node>
<StgValue><ssdm name="init_vector_load_12"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %init_vector_addr_13 = getelementptr i32 %init_vector, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="init_vector_addr_13"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
:53 %init_vector_load_13 = load i5 %init_vector_addr_13

]]></Node>
<StgValue><ssdm name="init_vector_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
:49 %init_vector_load_12 = load i5 %init_vector_addr_12

]]></Node>
<StgValue><ssdm name="init_vector_load_12"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
:50 %bitcast_ln9_12 = bitcast i32 %init_vector_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln9_12"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51 %store_ln9 = store i32 %bitcast_ln9_12, i32 12

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
:53 %init_vector_load_13 = load i5 %init_vector_addr_13

]]></Node>
<StgValue><ssdm name="init_vector_load_13"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
:54 %bitcast_ln9_13 = bitcast i32 %init_vector_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln9_13"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %store_ln9 = store i32 %bitcast_ln9_13, i32 13

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %init_vector_addr_14 = getelementptr i32 %init_vector, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="init_vector_addr_14"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
:57 %init_vector_load_14 = load i5 %init_vector_addr_14

]]></Node>
<StgValue><ssdm name="init_vector_load_14"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %init_vector_addr_15 = getelementptr i32 %init_vector, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="init_vector_addr_15"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
:61 %init_vector_load_15 = load i5 %init_vector_addr_15

]]></Node>
<StgValue><ssdm name="init_vector_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
:57 %init_vector_load_14 = load i5 %init_vector_addr_14

]]></Node>
<StgValue><ssdm name="init_vector_load_14"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:58 %bitcast_ln9_14 = bitcast i32 %init_vector_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln9_14"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %store_ln9 = store i32 %bitcast_ln9_14, i32 14

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
:61 %init_vector_load_15 = load i5 %init_vector_addr_15

]]></Node>
<StgValue><ssdm name="init_vector_load_15"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
:62 %bitcast_ln9_15 = bitcast i32 %init_vector_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln9_15"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63 %store_ln9 = store i32 %bitcast_ln9_15, i32 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %init_vector_addr_16 = getelementptr i32 %init_vector, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="init_vector_addr_16"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
:65 %init_vector_load_16 = load i5 %init_vector_addr_16

]]></Node>
<StgValue><ssdm name="init_vector_load_16"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %init_vector_addr_17 = getelementptr i32 %init_vector, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="init_vector_addr_17"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="5">
<![CDATA[
:69 %init_vector_load_17 = load i5 %init_vector_addr_17

]]></Node>
<StgValue><ssdm name="init_vector_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="166" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
:65 %init_vector_load_16 = load i5 %init_vector_addr_16

]]></Node>
<StgValue><ssdm name="init_vector_load_16"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:66 %bitcast_ln9_16 = bitcast i32 %init_vector_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln9_16"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67 %store_ln9 = store i32 %bitcast_ln9_16, i32 16

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="5">
<![CDATA[
:69 %init_vector_load_17 = load i5 %init_vector_addr_17

]]></Node>
<StgValue><ssdm name="init_vector_load_17"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:70 %bitcast_ln9_17 = bitcast i32 %init_vector_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln9_17"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71 %store_ln9 = store i32 %bitcast_ln9_17, i32 17

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %init_vector_addr_18 = getelementptr i32 %init_vector, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="init_vector_addr_18"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="5">
<![CDATA[
:73 %init_vector_load_18 = load i5 %init_vector_addr_18

]]></Node>
<StgValue><ssdm name="init_vector_load_18"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %init_vector_addr_19 = getelementptr i32 %init_vector, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="init_vector_addr_19"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="5">
<![CDATA[
:77 %init_vector_load_19 = load i5 %init_vector_addr_19

]]></Node>
<StgValue><ssdm name="init_vector_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="176" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="5">
<![CDATA[
:73 %init_vector_load_18 = load i5 %init_vector_addr_18

]]></Node>
<StgValue><ssdm name="init_vector_load_18"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
:74 %bitcast_ln9_18 = bitcast i32 %init_vector_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln9_18"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75 %store_ln9 = store i32 %bitcast_ln9_18, i32 18

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="5">
<![CDATA[
:77 %init_vector_load_19 = load i5 %init_vector_addr_19

]]></Node>
<StgValue><ssdm name="init_vector_load_19"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:78 %bitcast_ln9_19 = bitcast i32 %init_vector_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln9_19"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79 %store_ln9 = store i32 %bitcast_ln9_19, i32 19

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %init_vector_addr_20 = getelementptr i32 %init_vector, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="init_vector_addr_20"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
:81 %init_vector_load_20 = load i5 %init_vector_addr_20

]]></Node>
<StgValue><ssdm name="init_vector_load_20"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %init_vector_addr_21 = getelementptr i32 %init_vector, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="init_vector_addr_21"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
:85 %init_vector_load_21 = load i5 %init_vector_addr_21

]]></Node>
<StgValue><ssdm name="init_vector_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
:81 %init_vector_load_20 = load i5 %init_vector_addr_20

]]></Node>
<StgValue><ssdm name="init_vector_load_20"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
:82 %bitcast_ln9_20 = bitcast i32 %init_vector_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln9_20"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83 %store_ln9 = store i32 %bitcast_ln9_20, i32 20

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
:85 %init_vector_load_21 = load i5 %init_vector_addr_21

]]></Node>
<StgValue><ssdm name="init_vector_load_21"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
:86 %bitcast_ln9_21 = bitcast i32 %init_vector_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln9_21"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87 %store_ln9 = store i32 %bitcast_ln9_21, i32 21

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %init_vector_addr_22 = getelementptr i32 %init_vector, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="init_vector_addr_22"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
:89 %init_vector_load_22 = load i5 %init_vector_addr_22

]]></Node>
<StgValue><ssdm name="init_vector_load_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
:89 %init_vector_load_22 = load i5 %init_vector_addr_22

]]></Node>
<StgValue><ssdm name="init_vector_load_22"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:90 %bitcast_ln9_22 = bitcast i32 %init_vector_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln9_22"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91 %store_ln9 = store i32 %bitcast_ln9_22, i32 22

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:92 %br_ln11 = br void %_Z10initialisePfS_b.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17 %label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r

]]></Node>
<StgValue><ssdm name="label_r_read"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:9 %zext_ln21 = zext i32 %subrow_col_indices_load

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:10 %storage_addr = getelementptr i32 %storage, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="storage_addr"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:11 %storage_load = load i5 %storage_addr

]]></Node>
<StgValue><ssdm name="storage_load"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:21 %zext_ln21_1 = zext i32 %subrow_col_indices_load_1

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:22 %storage_addr_1 = getelementptr i32 %storage, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="storage_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:23 %storage_load_1 = load i5 %storage_addr_1

]]></Node>
<StgValue><ssdm name="storage_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="221" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:11 %storage_load = load i5 %storage_addr

]]></Node>
<StgValue><ssdm name="storage_load"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:23 %storage_load_1 = load i5 %storage_addr_1

]]></Node>
<StgValue><ssdm name="storage_load_1"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:33 %zext_ln21_2 = zext i32 %subrow_col_indices_load_2

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:34 %storage_addr_2 = getelementptr i32 %storage, i64 0, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="storage_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:35 %storage_load_2 = load i5 %storage_addr_2

]]></Node>
<StgValue><ssdm name="storage_load_2"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:45 %zext_ln21_3 = zext i32 %subrow_col_indices_load_3

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:46 %storage_addr_3 = getelementptr i32 %storage, i64 0, i64 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="storage_addr_3"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:47 %storage_load_3 = load i5 %storage_addr_3

]]></Node>
<StgValue><ssdm name="storage_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:6 %bitcast_ln21 = bitcast i32 %subrow_vals_load

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:12 %mul_i = fmul i32 %storage_load, i32 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:18 %bitcast_ln21_1 = bitcast i32 %subrow_vals_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln21_1"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:24 %mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:35 %storage_load_2 = load i5 %storage_addr_2

]]></Node>
<StgValue><ssdm name="storage_load_2"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:47 %storage_load_3 = load i5 %storage_addr_3

]]></Node>
<StgValue><ssdm name="storage_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="235" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:12 %mul_i = fmul i32 %storage_load, i32 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:24 %mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:30 %bitcast_ln21_2 = bitcast i32 %subrow_vals_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_2"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:36 %mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:42 %bitcast_ln21_3 = bitcast i32 %subrow_vals_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_3"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:48 %mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="241" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:12 %mul_i = fmul i32 %storage_load, i32 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:24 %mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:36 %mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:48 %mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="245" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:12 %mul_i = fmul i32 %storage_load, i32 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:13 %x = select i1 %mult_enables_load, i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:24 %mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:25 %select_ln20_1 = select i1 %mult_enables_load_1, i32 %mul_1_i, i32 0

]]></Node>
<StgValue><ssdm name="select_ln20_1"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:36 %mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:48 %mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="251" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:36 %mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:37 %select_ln20_2 = select i1 %mult_enables_load_2, i32 %mul_2_i, i32 0

]]></Node>
<StgValue><ssdm name="select_ln20_2"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:48 %mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:49 %select_ln20_3 = select i1 %mult_enables_load_3, i32 %mul_3_i, i32 0

]]></Node>
<StgValue><ssdm name="select_ln20_3"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:50 %tmp = fadd i32 %x, i32 %select_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:50 %tmp = fadd i32 %x, i32 %select_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:51 %tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="258" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:50 %tmp = fadd i32 %x, i32 %select_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:51 %tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="260" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:50 %tmp = fadd i32 %x, i32 %select_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:51 %tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="262" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:50 %tmp = fadd i32 %x, i32 %select_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:51 %tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="264" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:51 %tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="265" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:52 %x_1 = fadd i32 %tmp1, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="266" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:52 %x_1 = fadd i32 %tmp1, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="267" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:52 %x_1 = fadd i32 %tmp1, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="268" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:52 %x_1 = fadd i32 %tmp1, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="269" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:52 %x_1 = fadd i32 %tmp1, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="270" st_id="31" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="271" st_id="32" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="272" st_id="33" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="273" st_id="34" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="274" st_id="35" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="275" st_id="36" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="276" st_id="37" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="277" st_id="38" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="278" st_id="39" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="279" st_id="40" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="280" st_id="41" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="281" st_id="42" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="282" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:0 %specresourcelimit_ln15 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln15"/></StgValue>
</operation>

<operation id="283" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:1 %specresourcelimit_ln16 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty_3, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln16"/></StgValue>
</operation>

<operation id="284" st_id="43" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:53 %call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>

<operation id="285" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0">
<![CDATA[
_Z10initialisePfS_b.exit_ifconv:54 %ret_ln56 = ret

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
