# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model load
.inputs clk rst addrIn[0] addrIn[1] addrIn[2] addrIn[3] addrIn[4] addrIn[5] addrIn[6] addrIn_valid addrOut_ready dataFromMem[0] dataFromMem[1] dataFromMem[2] dataFromMem[3] dataFromMem[4] dataFromMem[5] dataFromMem[6] dataFromMem[7] dataFromMem[8] dataFromMem[9] dataFromMem[10] dataFromMem[11] dataFromMem[12] dataFromMem[13] dataFromMem_valid dataOut_ready
.outputs addrIn_ready addrOut[0] addrOut[1] addrOut[2] addrOut[3] addrOut[4] addrOut[5] addrOut[6] addrOut_valid dataFromMem_ready dataOut[0] dataOut[1] dataOut[2] dataOut[3] dataOut[4] dataOut[5] dataOut[6] dataOut[7] dataOut[8] dataOut[9] dataOut[10] dataOut[11] dataOut[12] dataOut[13] dataOut_valid
.names $false
.names $true
1
.names $undef
.latch $flatten\addr_tehb.$0\dataReg[6:0][0] addr_tehb.dataReg[0] re clk 0
.latch $flatten\addr_tehb.$0\dataReg[6:0][1] addr_tehb.dataReg[1] re clk 0
.latch $flatten\addr_tehb.$0\dataReg[6:0][2] addr_tehb.dataReg[2] re clk 0
.latch $flatten\addr_tehb.$0\dataReg[6:0][3] addr_tehb.dataReg[3] re clk 0
.latch $flatten\addr_tehb.$0\dataReg[6:0][4] addr_tehb.dataReg[4] re clk 0
.latch $flatten\addr_tehb.$0\dataReg[6:0][5] addr_tehb.dataReg[5] re clk 0
.latch $flatten\addr_tehb.$0\dataReg[6:0][6] addr_tehb.dataReg[6] re clk 0
.names addr_tehb.dataReg[0] addrIn[0] addr_tehb.control.ins_ready addr_tehb.outs[0]
1-0 1
-11 1
.names addr_tehb.dataReg[1] addrIn[1] addr_tehb.control.ins_ready addr_tehb.outs[1]
1-0 1
-11 1
.names addr_tehb.dataReg[2] addrIn[2] addr_tehb.control.ins_ready addr_tehb.outs[2]
1-0 1
-11 1
.names addr_tehb.dataReg[3] addrIn[3] addr_tehb.control.ins_ready addr_tehb.outs[3]
1-0 1
-11 1
.names addr_tehb.dataReg[4] addrIn[4] addr_tehb.control.ins_ready addr_tehb.outs[4]
1-0 1
-11 1
.names addr_tehb.dataReg[5] addrIn[5] addr_tehb.control.ins_ready addr_tehb.outs[5]
1-0 1
-11 1
.names addr_tehb.dataReg[6] addrIn[6] addr_tehb.control.ins_ready addr_tehb.outs[6]
1-0 1
-11 1
.names addr_tehb.dataReg[0] addrIn[0] addr_tehb.regEnable $flatten\addr_tehb.$procmux$23_Y[0]
1-0 1
-11 1
.names addr_tehb.dataReg[1] addrIn[1] addr_tehb.regEnable $flatten\addr_tehb.$procmux$23_Y[1]
1-0 1
-11 1
.names addr_tehb.dataReg[2] addrIn[2] addr_tehb.regEnable $flatten\addr_tehb.$procmux$23_Y[2]
1-0 1
-11 1
.names addr_tehb.dataReg[3] addrIn[3] addr_tehb.regEnable $flatten\addr_tehb.$procmux$23_Y[3]
1-0 1
-11 1
.names addr_tehb.dataReg[4] addrIn[4] addr_tehb.regEnable $flatten\addr_tehb.$procmux$23_Y[4]
1-0 1
-11 1
.names addr_tehb.dataReg[5] addrIn[5] addr_tehb.regEnable $flatten\addr_tehb.$procmux$23_Y[5]
1-0 1
-11 1
.names addr_tehb.dataReg[6] addrIn[6] addr_tehb.regEnable $flatten\addr_tehb.$procmux$23_Y[6]
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$23_Y[0] $false rst $flatten\addr_tehb.$0\dataReg[6:0][0]
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$23_Y[1] $false rst $flatten\addr_tehb.$0\dataReg[6:0][1]
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$23_Y[2] $false rst $flatten\addr_tehb.$0\dataReg[6:0][2]
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$23_Y[3] $false rst $flatten\addr_tehb.$0\dataReg[6:0][3]
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$23_Y[4] $false rst $flatten\addr_tehb.$0\dataReg[6:0][4]
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$23_Y[5] $false rst $flatten\addr_tehb.$0\dataReg[6:0][5]
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$23_Y[6] $false rst $flatten\addr_tehb.$0\dataReg[6:0][6]
1-0 1
-11 1
.names addrOut_ready $flatten\addr_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$8_Y
0 1
.names addr_tehb.control.ins_ready addrIn_valid $flatten\addr_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$7_Y
11 1
.names $flatten\addr_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$7_Y $flatten\addr_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$8_Y addr_tehb.regEnable
11 1
.latch $flatten\addr_tehb.\control.$0\fullReg[0:0] addr_tehb.control.fullReg re clk 0
.names $flatten\addr_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$16_Y $false rst $flatten\addr_tehb.\control.$0\fullReg[0:0]
1-0 1
-11 1
.names addrOut_ready $flatten\addr_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$15_Y
0 1
.names addr_tehb.control.fullReg addr_tehb.control.ins_ready
0 1
.names addr_tehb.control.outs_valid $flatten\addr_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$15_Y $flatten\addr_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$16_Y
11 1
.names addrIn_valid addr_tehb.control.fullReg addr_tehb.control.outs_valid
1- 1
-1 1
.latch $flatten\data_tehb.$0\dataReg[13:0][0] data_tehb.dataReg[0] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][1] data_tehb.dataReg[1] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][2] data_tehb.dataReg[2] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][3] data_tehb.dataReg[3] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][4] data_tehb.dataReg[4] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][5] data_tehb.dataReg[5] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][6] data_tehb.dataReg[6] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][7] data_tehb.dataReg[7] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][8] data_tehb.dataReg[8] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][9] data_tehb.dataReg[9] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][10] data_tehb.dataReg[10] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][11] data_tehb.dataReg[11] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][12] data_tehb.dataReg[12] re clk 0
.latch $flatten\data_tehb.$0\dataReg[13:0][13] data_tehb.dataReg[13] re clk 0
.names data_tehb.dataReg[0] dataFromMem[0] data_tehb.control.ins_ready data_tehb.outs[0]
1-0 1
-11 1
.names data_tehb.dataReg[1] dataFromMem[1] data_tehb.control.ins_ready data_tehb.outs[1]
1-0 1
-11 1
.names data_tehb.dataReg[2] dataFromMem[2] data_tehb.control.ins_ready data_tehb.outs[2]
1-0 1
-11 1
.names data_tehb.dataReg[3] dataFromMem[3] data_tehb.control.ins_ready data_tehb.outs[3]
1-0 1
-11 1
.names data_tehb.dataReg[4] dataFromMem[4] data_tehb.control.ins_ready data_tehb.outs[4]
1-0 1
-11 1
.names data_tehb.dataReg[5] dataFromMem[5] data_tehb.control.ins_ready data_tehb.outs[5]
1-0 1
-11 1
.names data_tehb.dataReg[6] dataFromMem[6] data_tehb.control.ins_ready data_tehb.outs[6]
1-0 1
-11 1
.names data_tehb.dataReg[7] dataFromMem[7] data_tehb.control.ins_ready data_tehb.outs[7]
1-0 1
-11 1
.names data_tehb.dataReg[8] dataFromMem[8] data_tehb.control.ins_ready data_tehb.outs[8]
1-0 1
-11 1
.names data_tehb.dataReg[9] dataFromMem[9] data_tehb.control.ins_ready data_tehb.outs[9]
1-0 1
-11 1
.names data_tehb.dataReg[10] dataFromMem[10] data_tehb.control.ins_ready data_tehb.outs[10]
1-0 1
-11 1
.names data_tehb.dataReg[11] dataFromMem[11] data_tehb.control.ins_ready data_tehb.outs[11]
1-0 1
-11 1
.names data_tehb.dataReg[12] dataFromMem[12] data_tehb.control.ins_ready data_tehb.outs[12]
1-0 1
-11 1
.names data_tehb.dataReg[13] dataFromMem[13] data_tehb.control.ins_ready data_tehb.outs[13]
1-0 1
-11 1
.names data_tehb.dataReg[0] dataFromMem[0] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[0]
1-0 1
-11 1
.names data_tehb.dataReg[1] dataFromMem[1] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[1]
1-0 1
-11 1
.names data_tehb.dataReg[2] dataFromMem[2] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[2]
1-0 1
-11 1
.names data_tehb.dataReg[3] dataFromMem[3] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[3]
1-0 1
-11 1
.names data_tehb.dataReg[4] dataFromMem[4] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[4]
1-0 1
-11 1
.names data_tehb.dataReg[5] dataFromMem[5] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[5]
1-0 1
-11 1
.names data_tehb.dataReg[6] dataFromMem[6] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[6]
1-0 1
-11 1
.names data_tehb.dataReg[7] dataFromMem[7] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[7]
1-0 1
-11 1
.names data_tehb.dataReg[8] dataFromMem[8] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[8]
1-0 1
-11 1
.names data_tehb.dataReg[9] dataFromMem[9] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[9]
1-0 1
-11 1
.names data_tehb.dataReg[10] dataFromMem[10] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[10]
1-0 1
-11 1
.names data_tehb.dataReg[11] dataFromMem[11] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[11]
1-0 1
-11 1
.names data_tehb.dataReg[12] dataFromMem[12] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[12]
1-0 1
-11 1
.names data_tehb.dataReg[13] dataFromMem[13] data_tehb.regEnable $flatten\data_tehb.$procmux$28_Y[13]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[0] $false rst $flatten\data_tehb.$0\dataReg[13:0][0]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[1] $false rst $flatten\data_tehb.$0\dataReg[13:0][1]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[2] $false rst $flatten\data_tehb.$0\dataReg[13:0][2]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[3] $false rst $flatten\data_tehb.$0\dataReg[13:0][3]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[4] $false rst $flatten\data_tehb.$0\dataReg[13:0][4]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[5] $false rst $flatten\data_tehb.$0\dataReg[13:0][5]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[6] $false rst $flatten\data_tehb.$0\dataReg[13:0][6]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[7] $false rst $flatten\data_tehb.$0\dataReg[13:0][7]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[8] $false rst $flatten\data_tehb.$0\dataReg[13:0][8]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[9] $false rst $flatten\data_tehb.$0\dataReg[13:0][9]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[10] $false rst $flatten\data_tehb.$0\dataReg[13:0][10]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[11] $false rst $flatten\data_tehb.$0\dataReg[13:0][11]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[12] $false rst $flatten\data_tehb.$0\dataReg[13:0][12]
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$28_Y[13] $false rst $flatten\data_tehb.$0\dataReg[13:0][13]
1-0 1
-11 1
.names dataOut_ready $flatten\data_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$2_Y
0 1
.names data_tehb.control.ins_ready dataFromMem_valid $flatten\data_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$1_Y
11 1
.names $flatten\data_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$1_Y $flatten\data_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$2_Y data_tehb.regEnable
11 1
.latch $flatten\data_tehb.\control.$0\fullReg[0:0] data_tehb.control.fullReg re clk 0
.names $flatten\data_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$16_Y $false rst $flatten\data_tehb.\control.$0\fullReg[0:0]
1-0 1
-11 1
.names dataOut_ready $flatten\data_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$15_Y
0 1
.names data_tehb.control.fullReg data_tehb.control.ins_ready
0 1
.names data_tehb.control.outs_valid $flatten\data_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$15_Y $flatten\data_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$16_Y
11 1
.names dataFromMem_valid data_tehb.control.fullReg data_tehb.control.outs_valid
1- 1
-1 1
.names rst addr_tehb.rst
1 1
.names addr_tehb.control.ins_ready addr_tehb.regNotFull
1 1
.names addr_tehb.control.outs_valid addr_tehb.outs_valid
1 1
.names addrOut_ready addr_tehb.outs_ready
1 1
.names addrIn_valid addr_tehb.ins_valid
1 1
.names addr_tehb.control.ins_ready addr_tehb.ins_ready
1 1
.names addrIn[0] addr_tehb.ins[0]
1 1
.names addrIn[1] addr_tehb.ins[1]
1 1
.names addrIn[2] addr_tehb.ins[2]
1 1
.names addrIn[3] addr_tehb.ins[3]
1 1
.names addrIn[4] addr_tehb.ins[4]
1 1
.names addrIn[5] addr_tehb.ins[5]
1 1
.names addrIn[6] addr_tehb.ins[6]
1 1
.names clk addr_tehb.clk
1 1
.names clk addr_tehb.control.clk
1 1
.names addrIn_valid addr_tehb.control.ins_valid
1 1
.names addrOut_ready addr_tehb.control.outs_ready
1 1
.names rst addr_tehb.control.rst
1 1
.names rst data_tehb.rst
1 1
.names data_tehb.control.ins_ready data_tehb.regNotFull
1 1
.names data_tehb.control.outs_valid data_tehb.outs_valid
1 1
.names dataOut_ready data_tehb.outs_ready
1 1
.names dataFromMem_valid data_tehb.ins_valid
1 1
.names data_tehb.control.ins_ready data_tehb.ins_ready
1 1
.names dataFromMem[0] data_tehb.ins[0]
1 1
.names dataFromMem[1] data_tehb.ins[1]
1 1
.names dataFromMem[2] data_tehb.ins[2]
1 1
.names dataFromMem[3] data_tehb.ins[3]
1 1
.names dataFromMem[4] data_tehb.ins[4]
1 1
.names dataFromMem[5] data_tehb.ins[5]
1 1
.names dataFromMem[6] data_tehb.ins[6]
1 1
.names dataFromMem[7] data_tehb.ins[7]
1 1
.names dataFromMem[8] data_tehb.ins[8]
1 1
.names dataFromMem[9] data_tehb.ins[9]
1 1
.names dataFromMem[10] data_tehb.ins[10]
1 1
.names dataFromMem[11] data_tehb.ins[11]
1 1
.names dataFromMem[12] data_tehb.ins[12]
1 1
.names dataFromMem[13] data_tehb.ins[13]
1 1
.names clk data_tehb.clk
1 1
.names clk data_tehb.control.clk
1 1
.names dataFromMem_valid data_tehb.control.ins_valid
1 1
.names dataOut_ready data_tehb.control.outs_ready
1 1
.names rst data_tehb.control.rst
1 1
.names addr_tehb.control.ins_ready addrIn_ready
1 1
.names addr_tehb.outs[0] addrOut[0]
1 1
.names addr_tehb.outs[1] addrOut[1]
1 1
.names addr_tehb.outs[2] addrOut[2]
1 1
.names addr_tehb.outs[3] addrOut[3]
1 1
.names addr_tehb.outs[4] addrOut[4]
1 1
.names addr_tehb.outs[5] addrOut[5]
1 1
.names addr_tehb.outs[6] addrOut[6]
1 1
.names addr_tehb.control.outs_valid addrOut_valid
1 1
.names data_tehb.control.ins_ready dataFromMem_ready
1 1
.names data_tehb.outs[0] dataOut[0]
1 1
.names data_tehb.outs[1] dataOut[1]
1 1
.names data_tehb.outs[2] dataOut[2]
1 1
.names data_tehb.outs[3] dataOut[3]
1 1
.names data_tehb.outs[4] dataOut[4]
1 1
.names data_tehb.outs[5] dataOut[5]
1 1
.names data_tehb.outs[6] dataOut[6]
1 1
.names data_tehb.outs[7] dataOut[7]
1 1
.names data_tehb.outs[8] dataOut[8]
1 1
.names data_tehb.outs[9] dataOut[9]
1 1
.names data_tehb.outs[10] dataOut[10]
1 1
.names data_tehb.outs[11] dataOut[11]
1 1
.names data_tehb.outs[12] dataOut[12]
1 1
.names data_tehb.outs[13] dataOut[13]
1 1
.names data_tehb.control.outs_valid dataOut_valid
1 1
.end
