# **************************************************************************************************************************************************************************************************** #
# ************************************************************** 4.	To simulate the logical part of a simple Arithmetic logical Unit ***************************************************************** #
# **************************************************************************************************************************************************************************************************** #
# -@ AmiLab


'''
Note-
    - **DATA VALIDATION EXCLUDED FOR BEING CHECKED AT THE TIME OF DATA INPUT**
    - All Testings have been logged into the terminal for future debuggings.
'''


# ********************************************************************** Argument / Variable Declaration (for Testing purposes) ********************************************************************** #



MSB = 0                                                         # For storing the MSB(Most Significant Bit) of the Input Signal
LSB = 1                                                         # For storing the LSB(Least Significant Bit) of the Input Signal
bits = [MSB, LSB]                                               # For storing the complete(both MSB and LSB bits) Input Signal



# **************************************************************************************** Section ends here ***************************************************************************************** #


# ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- #



# ********************************************************************* The Simulation of the Logical part of a Simple ALU  ************************************************************************** #



def ALU_Logic(bits):                                                         # For performing the task of the Logical Unit of the Artihmetic and Logic Unit (ALU)
    if str(bits[0]) + str(bits[1]) in ('00', '01', '10', '11'):
        return [1 - bits[0], bits[0] | bits[1], bits[0] & bits[1]]
    else:
        print('Not a Valid Binary Number')

# Testing-
bin_add = ALU_Logic(bits)
print(f'ALU_Logic({bits[0]}, {bits[1]}) =', bin_add)



# ********************************************************************************* Section ends here ************************************************************************************************ #


# ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- #




