library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;

entity div_frec is
    Port ( 
        rst_div : in std_logic; 
        clk_div : in std_logic; 
        out_div : out std_logic
    );
end div_frec;

architecture Behavioral of div_frec is

signal contador: unsigned (31 downto 0);
signal out_div_aux : std_logic;  

begin
    process(rst_div, clk_div)
        begin
            if rst_div = '1' then
                out_div_aux <= '0';
                contador <= (others => '0');
            elsif rising_edge (clk_div) then
                contador <= contador + 1; 
                if contador = 250000 then
                    out_div_aux <= not out_div_aux;
                    contador <= (others => '0');
                end if;
             end if;
     end process;
     
     out_div <= out_div_aux;
end Behavioral;
