----------------------------------------------------------------------
Report for cell versa_ecp5.rtl

Register bits: 4050 of 43848 (9%)
PIC Latch:       0
I/O cells:       30
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      608       100.0
                               DCUA        1       100.0
                            EHXPLLL        1       100.0
                            EXTREFB        1       100.0
                            FD1P3BX      182       100.0
                            FD1P3DX     2015       100.0
                            FD1S3BX      113       100.0
                            FD1S3DX     1735       100.0
                                GSR        1       100.0
                                 IB        7       100.0
                           IFS1P3BX        5       100.0
                                INV       32       100.0
                            L6MUX21       20       100.0
                                 OB       22       100.0
                                OBZ        1       100.0
                           ORCALUT4     5237       100.0
                          PCSCLKDIV        1       100.0
                              PFUMX      147       100.0
                                PUR        1       100.0
                            USRMCLK        1       100.0
                                VHI      172       100.0
                                VLO      172       100.0
                      pcie_mfx1_top        1       100.0
                   pcie_x1_top_core        1       100.0
              pmi_fifo_dc_Z1_layer1        1       100.0
          pmi_ram_dp_true_be_work_versa_ecp5_rtl_0        1       100.0
          pmi_ram_dp_true_be_work_versa_ecp5_rtl_1        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_0        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_1        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_2        2       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_3        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_4        5       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        5       100.0
SUB MODULES 
                         adr_decode        1       100.0
                   clock_gen_ECP5UM        1       100.0
                 core_mf8c_5_ECP5UM        1       100.0
                  dma_subsys_ECP5UM        1       100.0
                    dma_subsys_regs        1       100.0
                     jxb3_regs_ctrl        1       100.0
                modem_regs_16550s_4        1       100.0
              modem_regs_16550s_4_0        1       100.0
              modem_regs_16550s_4_1        1       100.0
              modem_regs_16550s_4_2        1       100.0
              modem_regs_16550s_4_3        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_4        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_5        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_6        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_7        1       100.0
                pcie_mfx1_top_combo        1       100.0
                        pcie_refclk        1       100.0
                    pcie_x1_top_ctc        1       100.0
                    pcie_x1_top_pcs        1       100.0
          pcie_x1_top_pcsrsl_core_Z2_layer1        1       100.0
          pcie_x1_top_pcssll_core_Z3_layer1        1       100.0
                    pcie_x1_top_phy        1       100.0
                   pcie_x1_top_pipe        1       100.0
                      pll_xclk_base        1       100.0
          rx_16550s_false_16_ECP5UM_4        1       100.0
          rx_16550s_false_16_ECP5UM_4_0        1       100.0
          rx_16550s_false_16_ECP5UM_4_1        1       100.0
          rx_16550s_false_16_ECP5UM_4_2        1       100.0
          rx_16550s_false_16_ECP5UM_4_3        1       100.0
                             rx_rsl        1       100.0
                 rx_ser_8250_core_4        1       100.0
               rx_ser_8250_core_4_0        1       100.0
               rx_ser_8250_core_4_1        1       100.0
               rx_ser_8250_core_4_2        1       100.0
               rx_ser_8250_core_4_3        1       100.0
          tsls_wb_bmram_work_versa_ecp5_rtl_0layer0        1       100.0
          tsls_wb_bmram_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_1        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3        1       100.0
          tspc_cdc_vec_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_cdc_vec_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_vec_work_versa_ecp5_rtl_2layer0        1       100.0
          tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0        1       100.0
                   tspc_event_latch        1       100.0
                 tspc_event_latch_0        1       100.0
                 tspc_event_latch_1        1       100.0
                 tspc_event_latch_2        1       100.0
                 tspc_event_latch_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_0_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_1_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_1        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_5        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_6        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_7        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_3        1       100.0
          tspc_fifo_ctl_sync_1_1_2_2048_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_4_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_512_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3        1       100.0
          tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_3layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3        1       100.0
          tspc_wb_cfi_jxb3_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
          tx_16550s_false_16_ECP5UM_4        1       100.0
          tx_16550s_false_16_ECP5UM_4_0        1       100.0
          tx_16550s_false_16_ECP5UM_4_1        1       100.0
          tx_16550s_false_16_ECP5UM_4_2        1       100.0
          tx_16550s_false_16_ECP5UM_4_3        1       100.0
                 tx_ser_8250_core_4        1       100.0
               tx_ser_8250_core_4_0        1       100.0
               tx_ser_8250_core_4_1        1       100.0
               tx_ser_8250_core_4_2        1       100.0
               tx_ser_8250_core_4_3        1       100.0
                uart_block_5_ECP5UM        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_0        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_1        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_2        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_3        1       100.0
                            
                         TOTAL         10666           
----------------------------------------------------------------------
Report for cell tspc_cdc_vec_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U3_SYNC
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        4         0.2
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell core_mf8c_5_ECP5UM.netlist
     Instance path:  U1_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      608       100.0
                               DCUA        1       100.0
                            EHXPLLL        1       100.0
                            EXTREFB        1       100.0
                            FD1P3BX      182       100.0
                            FD1P3DX     2015       100.0
                            FD1S3BX      113       100.0
                            FD1S3DX     1731        99.8
                                INV       31        96.9
                            L6MUX21       20       100.0
                           ORCALUT4     5236       100.0
                          PCSCLKDIV        1       100.0
                              PFUMX      147       100.0
                                VHI      170        98.8
                                VLO      170        98.8
                      pcie_mfx1_top        1       100.0
                   pcie_x1_top_core        1       100.0
              pmi_fifo_dc_Z1_layer1        1       100.0
          pmi_ram_dp_true_be_work_versa_ecp5_rtl_0        1       100.0
          pmi_ram_dp_true_be_work_versa_ecp5_rtl_1        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_0        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_1        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_2        2       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_3        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_4        5       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        5       100.0
SUB MODULES 
                         adr_decode        1       100.0
                   clock_gen_ECP5UM        1       100.0
                  dma_subsys_ECP5UM        1       100.0
                    dma_subsys_regs        1       100.0
                     jxb3_regs_ctrl        1       100.0
                modem_regs_16550s_4        1       100.0
              modem_regs_16550s_4_0        1       100.0
              modem_regs_16550s_4_1        1       100.0
              modem_regs_16550s_4_2        1       100.0
              modem_regs_16550s_4_3        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_4        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_5        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_6        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_7        1       100.0
                pcie_mfx1_top_combo        1       100.0
                        pcie_refclk        1       100.0
                    pcie_x1_top_ctc        1       100.0
                    pcie_x1_top_pcs        1       100.0
          pcie_x1_top_pcsrsl_core_Z2_layer1        1       100.0
          pcie_x1_top_pcssll_core_Z3_layer1        1       100.0
                    pcie_x1_top_phy        1       100.0
                   pcie_x1_top_pipe        1       100.0
                      pll_xclk_base        1       100.0
          rx_16550s_false_16_ECP5UM_4        1       100.0
          rx_16550s_false_16_ECP5UM_4_0        1       100.0
          rx_16550s_false_16_ECP5UM_4_1        1       100.0
          rx_16550s_false_16_ECP5UM_4_2        1       100.0
          rx_16550s_false_16_ECP5UM_4_3        1       100.0
                             rx_rsl        1       100.0
                 rx_ser_8250_core_4        1       100.0
               rx_ser_8250_core_4_0        1       100.0
               rx_ser_8250_core_4_1        1       100.0
               rx_ser_8250_core_4_2        1       100.0
               rx_ser_8250_core_4_3        1       100.0
          tsls_wb_bmram_work_versa_ecp5_rtl_0layer0        1       100.0
          tsls_wb_bmram_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_1        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3        1       100.0
          tspc_cdc_vec_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_vec_work_versa_ecp5_rtl_2layer0        1       100.0
          tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0        1       100.0
                   tspc_event_latch        1       100.0
                 tspc_event_latch_0        1       100.0
                 tspc_event_latch_1        1       100.0
                 tspc_event_latch_2        1       100.0
                 tspc_event_latch_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_0_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_1_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_1        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_5        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_6        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_7        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_3        1       100.0
          tspc_fifo_ctl_sync_1_1_2_2048_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_4_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_512_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3        1       100.0
          tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_3layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3        1       100.0
          tspc_wb_cfi_jxb3_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
          tx_16550s_false_16_ECP5UM_4        1       100.0
          tx_16550s_false_16_ECP5UM_4_0        1       100.0
          tx_16550s_false_16_ECP5UM_4_1        1       100.0
          tx_16550s_false_16_ECP5UM_4_2        1       100.0
          tx_16550s_false_16_ECP5UM_4_3        1       100.0
                 tx_ser_8250_core_4        1       100.0
               tx_ser_8250_core_4_0        1       100.0
               tx_ser_8250_core_4_1        1       100.0
               tx_ser_8250_core_4_2        1       100.0
               tx_ser_8250_core_4_3        1       100.0
                uart_block_5_ECP5UM        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_0        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_1        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_2        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_3        1       100.0
                            
                         TOTAL         10616           
----------------------------------------------------------------------
Report for cell tspc_wb_cfi_jxb3_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U7_CFI
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       50         8.2
                            FD1P3BX        1         0.5
                            FD1P3DX      190         9.4
                            FD1S3BX        5         4.4
                            FD1S3DX      201        11.6
                                INV        3         9.4
                           ORCALUT4      481         9.2
                              PFUMX        2         1.4
                                VHI       10         5.8
                                VLO       10         5.8
          pmi_ram_dp_work_versa_ecp5_rtl_0        1       100.0
SUB MODULES 
                     jxb3_regs_ctrl        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_1        1       100.0
          tspc_cdc_vec_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_vec_work_versa_ecp5_rtl_2layer0        1       100.0
          tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_ctl_sync_1_1_2_2048_1        1       100.0
          tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_0layer0        1       100.0
                            
                         TOTAL           963           
----------------------------------------------------------------------
Report for cell tspc_cdc_vec_work_versa_ecp5_rtl_2layer0.netlist
     Instance path:  U1_CORE.U7_CFI.U8_CDC_STA
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        4         0.2
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell tspc_cdc_vec_work_versa_ecp5_rtl_1layer0.netlist
     Instance path:  U1_CORE.U7_CFI.U7_CDC_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        7         0.4
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            10           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_1.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_1layer0
     Instance path:  U1_CORE.U7_CFI.U6_MBX_DAT_RX
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       20         1.0
                            FD1S3DX        1         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            27           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U7_CFI.U5_MBX_DAT_TX
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        1         0.0
                            FD1S3BX        1         0.9
                            FD1S3DX        1         0.1
                                INV        1         3.1
                           ORCALUT4        2         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             8           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U7_CFI.U4_BUF
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       24         1.2
                            FD1S3BX        1         0.9
                            FD1S3DX       44         2.5
                           ORCALUT4       93         1.8
                              PFUMX        1         0.7
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_0        1       100.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_2_2048_1        1       100.0
          tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1        1       100.0
                            
                         TOTAL           206           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_2048_2_ECP5UM_ANY_1.netlist
     Instance path:  U1_CORE.U7_CFI.U4_BUF.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_0        1       100.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_2048_1.netlist
     Instance path:  U1_CORE.U7_CFI.U4_BUF.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       24         1.2
                            FD1S3BX        1         0.9
                            FD1S3DX       44         2.5
                           ORCALUT4       93         1.8
                              PFUMX        1         0.7
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           199           
----------------------------------------------------------------------
Report for cell jxb3_regs_ctrl.netlist
     Instance path:  U1_CORE.U7_CFI.U2_REGS
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       17         2.8
                            FD1P3DX      131         6.5
                            FD1S3BX        2         1.8
                            FD1S3DX      126         7.3
                           ORCALUT4      335         6.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           613           
----------------------------------------------------------------------
Report for cell tspc_cfi_spim_pw2n_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U7_CFI.U1_SPI
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       14         0.7
                            FD1S3BX        1         0.9
                            FD1S3DX       18         1.0
                                INV        2         6.3
                           ORCALUT4       45         0.9
                              PFUMX        1         0.7
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            83           
----------------------------------------------------------------------
Report for cell tsls_wb_bmram_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U6_BMRAM
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       14         2.3
                            FD1P3DX       61         3.0
                            FD1S3BX        1         0.9
                            FD1S3DX       42         2.4
                           ORCALUT4       74         1.4
                                VHI        2         1.2
                                VLO        2         1.2
          pmi_ram_dp_true_be_work_versa_ecp5_rtl_0        1       100.0
SUB MODULES 
          tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0        1       100.0
                            
                         TOTAL           198           
----------------------------------------------------------------------
Report for cell tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U6_BMRAM.U1_MCTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       14         2.3
                            FD1P3DX       61         3.0
                            FD1S3BX        1         0.9
                            FD1S3DX       42         2.4
                           ORCALUT4       74         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           194           
----------------------------------------------------------------------
Report for cell dma_subsys_ECP5UM.netlist
     Instance path:  U1_CORE.U5_DMA
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      275        45.2
                            FD1P3BX        4         2.2
                            FD1P3DX      640        31.8
                            FD1S3BX        6         5.3
                            FD1S3DX      483        27.8
                                INV        1         3.1
                           ORCALUT4     1434        27.4
                              PFUMX        9         6.1
                                VHI       19        11.0
                                VLO       19        11.0
          pmi_ram_dp_true_be_work_versa_ecp5_rtl_1        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_1        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_2        2       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_3        1       100.0
SUB MODULES 
                    dma_subsys_regs        1       100.0
          tsls_wb_bmram_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_3        1       100.0
          tspc_fifo_ctl_sync_1_1_2_4_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_512_1        1       100.0
          tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_3layer0        1       100.0
          tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
                            
                         TOTAL          2913           
----------------------------------------------------------------------
Report for cell tsls_wb_bmram_work_versa_ecp5_rtl_1layer0.netlist
     Instance path:  U1_CORE.U5_DMA.U3_BMRAM
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       16         2.6
                            FD1P3DX       65         3.2
                            FD1S3BX        1         0.9
                            FD1S3DX       44         2.5
                           ORCALUT4       79         1.5
                                VHI        2         1.2
                                VLO        2         1.2
          pmi_ram_dp_true_be_work_versa_ecp5_rtl_1        1       100.0
SUB MODULES 
          tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
                            
                         TOTAL           211           
----------------------------------------------------------------------
Report for cell tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0.netlist
     Instance path:  U1_CORE.U5_DMA.U3_BMRAM.U1_MCTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       16         2.6
                            FD1P3DX       65         3.2
                            FD1S3BX        1         0.9
                            FD1S3DX       44         2.5
                           ORCALUT4       79         1.5
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           207           
----------------------------------------------------------------------
Report for cell dma_subsys_regs.netlist
     Instance path:  U1_CORE.U5_DMA.U2_DMA_REGS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX      114         5.7
                            FD1S3DX       83         4.8
                           ORCALUT4      193         3.7
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           392           
----------------------------------------------------------------------
Report for cell tspc_dma_chan_ms_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      259        42.6
                            FD1P3BX        4         2.2
                            FD1P3DX      461        22.9
                            FD1S3BX        5         4.4
                            FD1S3DX      356        20.5
                                INV        1         3.1
                           ORCALUT4     1162        22.2
                              PFUMX        9         6.1
                                VHI       15         8.7
                                VLO       15         8.7
          pmi_ram_dp_work_versa_ecp5_rtl_1        1       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_2        2       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_3        1       100.0
SUB MODULES 
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_1_3        1       100.0
          tspc_fifo_ctl_sync_1_1_2_4_1        1       100.0
          tspc_fifo_ctl_sync_1_1_2_512_1        1       100.0
          tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_3layer0        1       100.0
                            
                         TOTAL          2305           
----------------------------------------------------------------------
Report for cell tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_1layer0.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       59         9.7
                            FD1P3DX      152         7.5
                            FD1S3DX       54         3.1
                           ORCALUT4      334         6.4
                              PFUMX        4         2.7
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           605           
----------------------------------------------------------------------
Report for cell tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      101        16.6
                            FD1P3DX      241        12.0
                            FD1S3BX        1         0.9
                            FD1S3DX      124         7.1
                                INV        1         3.1
                           ORCALUT4      405         7.7
                              PFUMX        3         2.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           878           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_3layer0.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U4_LCMD_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX        1         0.5
                            FD1P3DX        5         0.2
                            FD1S3BX        1         0.9
                            FD1S3DX       24         1.4
                           ORCALUT4       74         1.4
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_1        1       100.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_2_4_1        1       100.0
          tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1        1       100.0
                            
                         TOTAL           116           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_4_2_ECP5UM_ANY_1.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U4_LCMD_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_1        1       100.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_4_1.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U4_LCMD_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX        1         0.5
                            FD1P3DX        5         0.2
                            FD1S3BX        1         0.9
                            FD1S3DX       24         1.4
                           ORCALUT4       74         1.4
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           109           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_0.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_2layer0
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       21         1.0
                            FD1S3BX        1         0.9
                            FD1S3DX       50         2.9
                           ORCALUT4      107         2.0
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_2        1        50.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_2_1_3        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0        1       100.0
                            
                         TOTAL           222           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0_0.netlist
  Original Cell name tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_2        1        50.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_1_3.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_2_512_1
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U3_DP_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       21         1.0
                            FD1S3BX        1         0.9
                            FD1S3DX       50         2.9
                           ORCALUT4      107         2.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           215           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_2layer0_1.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_2layer0
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U2_LCMD_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       21         1.0
                            FD1S3BX        1         0.9
                            FD1S3DX       50         2.9
                           ORCALUT4      101         1.9
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_2        1        50.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_2_1_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0        1       100.0
                            
                         TOTAL           216           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0.netlist
  Original Cell name tspc_fifo_sync_mem_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U2_LCMD_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_2        1        50.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_1_1.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_2_512_1
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U2_LCMD_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       21         1.0
                            FD1S3BX        1         0.9
                            FD1S3DX       50         2.9
                           ORCALUT4      101         1.9
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           209           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_1layer0.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       21         1.0
                            FD1S3BX        1         0.9
                            FD1S3DX       54         3.1
                           ORCALUT4      108         2.1
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_3        1       100.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_2_512_1        1       100.0
          tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1        1       100.0
                            
                         TOTAL           227           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_512_2_ECP5UM_ANY_1.netlist
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_3        1       100.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_2_512_1.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_2_512_1
     Instance path:  U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       33         5.4
                            FD1P3BX        1         0.5
                            FD1P3DX       21         1.0
                            FD1S3BX        1         0.9
                            FD1S3DX       54         3.1
                           ORCALUT4      108         2.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           220           
----------------------------------------------------------------------
Report for cell uart_block_5_ECP5UM.netlist
     Instance path:  U1_CORE.U4_UART
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      140        23.0
                            FD1P3BX      160        87.9
                            FD1P3DX     1007        50.0
                            FD1S3BX       54        47.8
                            FD1S3DX      716        41.3
                                INV       15        46.9
                            L6MUX21       20       100.0
                           ORCALUT4     2850        54.4
                              PFUMX      134        91.2
                                VHI      126        73.3
                                VLO      126        73.3
          pmi_ram_dp_work_versa_ecp5_rtl_4        5       100.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        5       100.0
SUB MODULES 
                modem_regs_16550s_4        1       100.0
              modem_regs_16550s_4_0        1       100.0
              modem_regs_16550s_4_1        1       100.0
              modem_regs_16550s_4_2        1       100.0
              modem_regs_16550s_4_3        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_4        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_5        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_6        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_7        1       100.0
          rx_16550s_false_16_ECP5UM_4        1       100.0
          rx_16550s_false_16_ECP5UM_4_0        1       100.0
          rx_16550s_false_16_ECP5UM_4_1        1       100.0
          rx_16550s_false_16_ECP5UM_4_2        1       100.0
          rx_16550s_false_16_ECP5UM_4_3        1       100.0
                 rx_ser_8250_core_4        1       100.0
               rx_ser_8250_core_4_0        1       100.0
               rx_ser_8250_core_4_1        1       100.0
               rx_ser_8250_core_4_2        1       100.0
               rx_ser_8250_core_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3        1       100.0
                   tspc_event_latch        1       100.0
                 tspc_event_latch_0        1       100.0
                 tspc_event_latch_1        1       100.0
                 tspc_event_latch_2        1       100.0
                 tspc_event_latch_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_0_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_1_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_1        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_5        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_6        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_7        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3        1       100.0
          tx_16550s_false_16_ECP5UM_4        1       100.0
          tx_16550s_false_16_ECP5UM_4_0        1       100.0
          tx_16550s_false_16_ECP5UM_4_1        1       100.0
          tx_16550s_false_16_ECP5UM_4_2        1       100.0
          tx_16550s_false_16_ECP5UM_4_3        1       100.0
                 tx_ser_8250_core_4        1       100.0
               tx_ser_8250_core_4_0        1       100.0
               tx_ser_8250_core_4_1        1       100.0
               tx_ser_8250_core_4_2        1       100.0
               tx_ser_8250_core_4_3        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_0        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_1        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_2        1       100.0
          wb_16550s_work_versa_ecp5_rtl_0layer0_3        1       100.0
                            
                         TOTAL          5483           
----------------------------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_3.netlist
  Original Cell name wb_16550s_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      202        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      140         8.1
                                INV        3         9.4
                            L6MUX21        4        20.0
                           ORCALUT4      573        10.9
                              PFUMX       25        17.0
                                VHI       25        14.5
                                VLO       25        14.5
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_3        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_7        1       100.0
          rx_16550s_false_16_ECP5UM_4_3        1       100.0
               rx_ser_8250_core_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3        1       100.0
                 tspc_event_latch_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_6        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_7        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3        1       100.0
          tx_16550s_false_16_ECP5UM_4_3        1       100.0
               tx_ser_8250_core_4_3        1       100.0
                            
                         TOTAL          1093           
----------------------------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_7.netlist
  Original Cell name pcat_16550s_false_false_16_16_ECP5UM
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      202        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      130         7.5
                                INV        3         9.4
                            L6MUX21        4        20.0
                           ORCALUT4      560        10.7
                              PFUMX       25        17.0
                                VHI       24        14.0
                                VLO       24        14.0
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_3        1       100.0
          rx_16550s_false_16_ECP5UM_4_3        1       100.0
               rx_ser_8250_core_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3        1       100.0
                 tspc_event_latch_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_6        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_7        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3        1       100.0
          tx_16550s_false_16_ECP5UM_4_3        1       100.0
               tx_ser_8250_core_4_3        1       100.0
                            
                         TOTAL          1067           
----------------------------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_3.netlist
  Original Cell name tx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX       11         6.0
                            FD1P3DX       41         2.0
                            FD1S3BX        2         1.8
                            FD1S3DX       25         1.4
                           ORCALUT4      139         2.7
                              PFUMX        2         1.4
                                VHI        8         4.7
                                VLO        8         4.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4        1       100.0
                 tspc_event_latch_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_7        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3        1       100.0
               tx_ser_8250_core_4_3        1       100.0
                            
                         TOTAL           250           
----------------------------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_3.netlist
  Original Cell name tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX.U5_RP
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        2         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_event_latch_3.netlist
  Original Cell name tspc_event_latch
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX.U4_INT_THRE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        1         0.1
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_4.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_1layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX.U3_THR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       22         1.1
                            FD1S3DX        2         0.1
                           ORCALUT4       11         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            37           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_3.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_7        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3        1       100.0
                            
                         TOTAL            98           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_3.netlist
  Original Cell name tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_7.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            91           
----------------------------------------------------------------------
Report for cell tx_ser_8250_core_4_3.netlist
  Original Cell name tx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U3_TX.U1_TX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       10         5.5
                            FD1P3DX        8         0.4
                            FD1S3BX        1         0.9
                            FD1S3DX        5         0.3
                           ORCALUT4       66         1.3
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            92           
----------------------------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_3.netlist
  Original Cell name rx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       13         2.1
                            FD1P3BX       13         7.1
                            FD1P3DX      113         5.6
                            FD1S3BX        7         6.2
                            FD1S3DX       51         2.9
                                INV        2         6.3
                           ORCALUT4      279         5.3
                              PFUMX        3         2.0
                                VHI       12         7.0
                                VLO       12         7.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
               rx_ser_8250_core_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_6        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3        1       100.0
                            
                         TOTAL           517           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_3.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U9_RX_TMOUT
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            18           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_18.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U8_ERR_PAR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_17.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U7_ERR_OVR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        5         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            15           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_3.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U6_ERR_FRM
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        1         0.0
                            FD1S3DX        1         0.1
                           ORCALUT4        3         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_16.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U5_ERR_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        7         0.3
                            FD1S3DX        1         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            18           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_15.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U4_ERR_BRK
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_3.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_2layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U3_RHR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       26         1.3
                            FD1S3DX        2         0.1
                           ORCALUT4        9         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            39           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_3.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        2         6.3
                           ORCALUT4       84         1.6
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_6        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3        1       100.0
                            
                         TOTAL           131           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_3.netlist
  Original Cell name tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_6.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_1_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        2         6.3
                           ORCALUT4       84         1.6
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           124           
----------------------------------------------------------------------
Report for cell rx_ser_8250_core_4_3.netlist
  Original Cell name rx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U2_RX.U1_RX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       12         6.6
                            FD1P3DX       18         0.9
                            FD1S3BX        3         2.7
                            FD1S3DX        5         0.3
                           ORCALUT4      137         2.6
                              PFUMX        1         0.7
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           178           
----------------------------------------------------------------------
Report for cell modem_regs_16550s_4_3.netlist
  Original Cell name modem_regs_16550s_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        9         1.5
                            FD1P3BX        8         4.4
                            FD1P3DX       48         2.4
                            FD1S3BX        1         0.9
                            FD1S3DX       54         3.1
                                INV        1         3.1
                            L6MUX21        4        20.0
                           ORCALUT4      138         2.6
                              PFUMX       20        13.6
                                VHI        3         1.7
                                VLO        3         1.7
SUB MODULES 
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8        1       100.0
                            
                         TOTAL           291           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_8.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_7.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.1.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_2.netlist
  Original Cell name wb_16550s_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      202        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      140         8.1
                                INV        3         9.4
                            L6MUX21        4        20.0
                           ORCALUT4      560        10.7
                              PFUMX       27        18.4
                                VHI       25        14.5
                                VLO       25        14.5
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_2        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_6        1       100.0
          rx_16550s_false_16_ECP5UM_4_2        1       100.0
               rx_ser_8250_core_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2        1       100.0
                 tspc_event_latch_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_5        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2        1       100.0
          tx_16550s_false_16_ECP5UM_4_2        1       100.0
               tx_ser_8250_core_4_2        1       100.0
                            
                         TOTAL          1082           
----------------------------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_6.netlist
  Original Cell name pcat_16550s_false_false_16_16_ECP5UM
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      202        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      130         7.5
                                INV        3         9.4
                            L6MUX21        4        20.0
                           ORCALUT4      547        10.4
                              PFUMX       27        18.4
                                VHI       24        14.0
                                VLO       24        14.0
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_2        1       100.0
          rx_16550s_false_16_ECP5UM_4_2        1       100.0
               rx_ser_8250_core_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2        1       100.0
                 tspc_event_latch_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_5        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2        1       100.0
          tx_16550s_false_16_ECP5UM_4_2        1       100.0
               tx_ser_8250_core_4_2        1       100.0
                            
                         TOTAL          1056           
----------------------------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_2.netlist
  Original Cell name tx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX       11         6.0
                            FD1P3DX       41         2.0
                            FD1S3BX        2         1.8
                            FD1S3DX       25         1.4
                           ORCALUT4      140         2.7
                              PFUMX        2         1.4
                                VHI        8         4.7
                                VLO        8         4.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3        1       100.0
                 tspc_event_latch_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_5        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2        1       100.0
               tx_ser_8250_core_4_2        1       100.0
                            
                         TOTAL           251           
----------------------------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_2.netlist
  Original Cell name tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX.U5_RP
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        2         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_event_latch_2.netlist
  Original Cell name tspc_event_latch
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX.U4_INT_THRE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        1         0.1
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_3.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_1layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX.U3_THR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       22         1.1
                            FD1S3DX        2         0.1
                           ORCALUT4       11         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            37           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_2.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_5        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2        1       100.0
                            
                         TOTAL            98           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_2.netlist
  Original Cell name tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_5.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            91           
----------------------------------------------------------------------
Report for cell tx_ser_8250_core_4_2.netlist
  Original Cell name tx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U3_TX.U1_TX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       10         5.5
                            FD1P3DX        8         0.4
                            FD1S3BX        1         0.9
                            FD1S3DX        5         0.3
                           ORCALUT4       67         1.3
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            93           
----------------------------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_2.netlist
  Original Cell name rx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       13         2.1
                            FD1P3BX       13         7.1
                            FD1P3DX      113         5.6
                            FD1S3BX        7         6.2
                            FD1S3DX       51         2.9
                                INV        2         6.3
                           ORCALUT4      265         5.1
                              PFUMX        5         3.4
                                VHI       12         7.0
                                VLO       12         7.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
               rx_ser_8250_core_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_4        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2        1       100.0
                            
                         TOTAL           505           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_2.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U9_RX_TMOUT
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        7         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            17           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_14.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U8_ERR_PAR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_13.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U7_ERR_OVR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        5         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            15           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_2.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U6_ERR_FRM
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        1         0.0
                            FD1S3DX        1         0.1
                           ORCALUT4        3         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_12.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U5_ERR_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        7         0.3
                            FD1S3DX        1         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            18           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_11.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U4_ERR_BRK
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_2.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_2layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U3_RHR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       26         1.3
                            FD1S3DX        2         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            38           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_2.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        2         6.3
                           ORCALUT4       81         1.5
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_4        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2        1       100.0
                            
                         TOTAL           128           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_2.netlist
  Original Cell name tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_4.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_1_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        2         6.3
                           ORCALUT4       81         1.5
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           121           
----------------------------------------------------------------------
Report for cell rx_ser_8250_core_4_2.netlist
  Original Cell name rx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U2_RX.U1_RX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       12         6.6
                            FD1P3DX       18         0.9
                            FD1S3BX        3         2.7
                            FD1S3DX        5         0.3
                           ORCALUT4      128         2.4
                              PFUMX        3         2.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           171           
----------------------------------------------------------------------
Report for cell modem_regs_16550s_4_2.netlist
  Original Cell name modem_regs_16550s_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        9         1.5
                            FD1P3BX        8         4.4
                            FD1P3DX       48         2.4
                            FD1S3BX        1         0.9
                            FD1S3DX       54         3.1
                                INV        1         3.1
                            L6MUX21        4        20.0
                           ORCALUT4      138         2.6
                              PFUMX       20        13.6
                                VHI        3         1.7
                                VLO        3         1.7
SUB MODULES 
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6        1       100.0
                            
                         TOTAL           291           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_6.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_5.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.2.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_1.netlist
  Original Cell name wb_16550s_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      201        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      141         8.1
                                INV        2         6.3
                            L6MUX21        4        20.0
                           ORCALUT4      559        10.7
                              PFUMX       27        18.4
                                VHI       25        14.5
                                VLO       25        14.5
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_1        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_5        1       100.0
          rx_16550s_false_16_ECP5UM_4_1        1       100.0
               rx_ser_8250_core_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1        1       100.0
                 tspc_event_latch_1        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_3        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tx_16550s_false_16_ECP5UM_4_1        1       100.0
               tx_ser_8250_core_4_1        1       100.0
                            
                         TOTAL          1080           
----------------------------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_5.netlist
  Original Cell name pcat_16550s_false_false_16_16_ECP5UM
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      201        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      131         7.6
                                INV        2         6.3
                            L6MUX21        4        20.0
                           ORCALUT4      546        10.4
                              PFUMX       27        18.4
                                VHI       24        14.0
                                VLO       24        14.0
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_1        1       100.0
          rx_16550s_false_16_ECP5UM_4_1        1       100.0
               rx_ser_8250_core_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1        1       100.0
                 tspc_event_latch_1        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_2        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_3        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tx_16550s_false_16_ECP5UM_4_1        1       100.0
               tx_ser_8250_core_4_1        1       100.0
                            
                         TOTAL          1054           
----------------------------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_1.netlist
  Original Cell name tx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX       11         6.0
                            FD1P3DX       41         2.0
                            FD1S3BX        2         1.8
                            FD1S3DX       25         1.4
                           ORCALUT4      139         2.7
                              PFUMX        2         1.4
                                VHI        8         4.7
                                VLO        8         4.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2        1       100.0
                 tspc_event_latch_1        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_3        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1        1       100.0
               tx_ser_8250_core_4_1        1       100.0
                            
                         TOTAL           250           
----------------------------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_1.netlist
  Original Cell name tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX.U5_RP
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        2         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_event_latch_1.netlist
  Original Cell name tspc_event_latch
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX.U4_INT_THRE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        1         0.1
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_2.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_1layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX.U3_THR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       22         1.1
                            FD1S3DX        2         0.1
                           ORCALUT4       11         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            37           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_1.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_3        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1        1       100.0
                            
                         TOTAL            98           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_1.netlist
  Original Cell name tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_3.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            91           
----------------------------------------------------------------------
Report for cell tx_ser_8250_core_4_1.netlist
  Original Cell name tx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U3_TX.U1_TX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       10         5.5
                            FD1P3DX        8         0.4
                            FD1S3BX        1         0.9
                            FD1S3DX        5         0.3
                           ORCALUT4       66         1.3
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            92           
----------------------------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_1.netlist
  Original Cell name rx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       13         2.1
                            FD1P3BX       13         7.1
                            FD1P3DX      112         5.6
                            FD1S3BX        7         6.2
                            FD1S3DX       52         3.0
                                INV        1         3.1
                           ORCALUT4      264         5.0
                              PFUMX        5         3.4
                                VHI       12         7.0
                                VLO       12         7.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
               rx_ser_8250_core_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_2        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1        1       100.0
                            
                         TOTAL           503           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_1.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U9_RX_TMOUT
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            18           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_10.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U8_ERR_PAR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_9.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U7_ERR_OVR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        5         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            15           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_1.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U6_ERR_FRM
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        1         0.0
                            FD1S3DX        1         0.1
                           ORCALUT4        3         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_8.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U5_ERR_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        7         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            17           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_7.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U4_ERR_BRK
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_1.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_2layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U3_RHR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       26         1.3
                            FD1S3DX        2         0.1
                           ORCALUT4        9         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            39           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_1.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        1         3.1
                           ORCALUT4       83         1.6
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_2        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1        1       100.0
                            
                         TOTAL           129           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_1.netlist
  Original Cell name tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_2.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_1_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        1         3.1
                           ORCALUT4       83         1.6
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           122           
----------------------------------------------------------------------
Report for cell rx_ser_8250_core_4_1.netlist
  Original Cell name rx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U2_RX.U1_RX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       12         6.6
                            FD1P3DX       18         0.9
                            FD1S3BX        3         2.7
                            FD1S3DX        5         0.3
                           ORCALUT4      125         2.4
                              PFUMX        3         2.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           168           
----------------------------------------------------------------------
Report for cell modem_regs_16550s_4_1.netlist
  Original Cell name modem_regs_16550s_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        9         1.5
                            FD1P3BX        8         4.4
                            FD1P3DX       48         2.4
                            FD1S3BX        1         0.9
                            FD1S3DX       54         3.1
                                INV        1         3.1
                            L6MUX21        4        20.0
                           ORCALUT4      139         2.7
                              PFUMX       20        13.6
                                VHI        3         1.7
                                VLO        3         1.7
SUB MODULES 
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4        1       100.0
                            
                         TOTAL           292           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_4.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_3.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.3.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0_0.netlist
  Original Cell name wb_16550s_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      201        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      141         8.1
                                INV        2         6.3
                            L6MUX21        4        20.0
                           ORCALUT4      552        10.5
                              PFUMX       28        19.0
                                VHI       25        14.5
                                VLO       25        14.5
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_0        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM_4        1       100.0
          rx_16550s_false_16_ECP5UM_4_0        1       100.0
               rx_ser_8250_core_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0        1       100.0
                 tspc_event_latch_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tx_16550s_false_16_ECP5UM_4_0        1       100.0
               tx_ser_8250_core_4_0        1       100.0
                            
                         TOTAL          1074           
----------------------------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM_4.netlist
  Original Cell name pcat_16550s_false_false_16_16_ECP5UM
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      201        10.0
                            FD1S3BX       10         8.8
                            FD1S3DX      131         7.6
                                INV        2         6.3
                            L6MUX21        4        20.0
                           ORCALUT4      540        10.3
                              PFUMX       28        19.0
                                VHI       24        14.0
                                VLO       24        14.0
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
              modem_regs_16550s_4_0        1       100.0
          rx_16550s_false_16_ECP5UM_4_0        1       100.0
               rx_ser_8250_core_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0        1       100.0
                 tspc_event_latch_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_1        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0        1       100.0
          tx_16550s_false_16_ECP5UM_4_0        1       100.0
               tx_ser_8250_core_4_0        1       100.0
                            
                         TOTAL          1049           
----------------------------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4_0.netlist
  Original Cell name tx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX       11         6.0
                            FD1P3DX       41         2.0
                            FD1S3BX        2         1.8
                            FD1S3DX       25         1.4
                           ORCALUT4      139         2.7
                              PFUMX        2         1.4
                                VHI        8         4.7
                                VLO        8         4.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0        1       100.0
                 tspc_event_latch_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0        1       100.0
               tx_ser_8250_core_4_0        1       100.0
                            
                         TOTAL           250           
----------------------------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0_0.netlist
  Original Cell name tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX.U5_RP
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        2         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_event_latch_0.netlist
  Original Cell name tspc_event_latch
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX.U4_INT_THRE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        1         0.1
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0_0.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_1layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX.U3_THR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       22         1.1
                            FD1S3DX        2         0.1
                           ORCALUT4       11         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            37           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4_0.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0        1       100.0
                            
                         TOTAL            98           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0_0.netlist
  Original Cell name tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_1.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            91           
----------------------------------------------------------------------
Report for cell tx_ser_8250_core_4_0.netlist
  Original Cell name tx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U3_TX.U1_TX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       10         5.5
                            FD1P3DX        8         0.4
                            FD1S3BX        1         0.9
                            FD1S3DX        5         0.3
                           ORCALUT4       66         1.3
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            92           
----------------------------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4_0.netlist
  Original Cell name rx_16550s_false_16_ECP5UM_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       13         2.1
                            FD1P3BX       13         7.1
                            FD1P3DX      112         5.6
                            FD1S3BX        7         6.2
                            FD1S3DX       52         3.0
                                INV        1         3.1
                           ORCALUT4      258         4.9
                              PFUMX        6         4.1
                                VHI       12         7.0
                                VLO       12         7.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
               rx_ser_8250_core_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_4_0        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0        1       100.0
                            
                         TOTAL           498           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4_0.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U9_RX_TMOUT
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            18           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_6.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U8_ERR_PAR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_5.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U7_ERR_OVR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        5         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            15           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1_0.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U6_ERR_FRM
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        1         0.0
                            FD1S3DX        1         0.1
                           ORCALUT4        3         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_4.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U5_ERR_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        7         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            17           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_3.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U4_ERR_BRK
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0_0.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_2layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U3_RHR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       26         1.3
                            FD1S3DX        2         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            38           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4_0.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        1         3.1
                           ORCALUT4       79         1.5
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_4_0        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0        1       100.0
                            
                         TOTAL           125           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1_0.netlist
  Original Cell name tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_4_0.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_1_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        1         3.1
                           ORCALUT4       79         1.5
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           118           
----------------------------------------------------------------------
Report for cell rx_ser_8250_core_4_0.netlist
  Original Cell name rx_ser_8250_core_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U2_RX.U1_RX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       12         6.6
                            FD1P3DX       18         0.9
                            FD1S3BX        3         2.7
                            FD1S3DX        5         0.3
                           ORCALUT4      123         2.3
                              PFUMX        4         2.7
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           167           
----------------------------------------------------------------------
Report for cell modem_regs_16550s_4_0.netlist
  Original Cell name modem_regs_16550s_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        9         1.5
                            FD1P3BX        8         4.4
                            FD1P3DX       48         2.4
                            FD1S3BX        1         0.9
                            FD1S3DX       54         3.1
                                INV        1         3.1
                            L6MUX21        4        20.0
                           ORCALUT4      139         2.7
                              PFUMX       20        13.6
                                VHI        3         1.7
                                VLO        3         1.7
SUB MODULES 
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2        1       100.0
                            
                         TOTAL           292           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_2.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_1.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.4.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell wb_16550s_work_versa_ecp5_rtl_0layer0.netlist
  Original Cell name wb_16550s_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      201        10.0
                            FD1S3BX       14        12.4
                            FD1S3DX      154         8.9
                                INV        5        15.6
                            L6MUX21        4        20.0
                           ORCALUT4      598        11.4
                              PFUMX       27        18.4
                                VHI       25        14.5
                                VLO       25        14.5
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
                modem_regs_16550s_4        1       100.0
          pcat_16550s_false_false_16_16_ECP5UM        1       100.0
          rx_16550s_false_16_ECP5UM_4        1       100.0
                 rx_ser_8250_core_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0        1       100.0
                   tspc_event_latch        1       100.0
          tspc_fifo_ctl_sync_1_1_1_0_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_1_4        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0        1       100.0
          tx_16550s_false_16_ECP5UM_4        1       100.0
                 tx_ser_8250_core_4        1       100.0
                            
                         TOTAL          1139           
----------------------------------------------------------------------
Report for cell pcat_16550s_false_false_16_16_ECP5UM.netlist
  Original Cell name pcat_16550s_false_false_16_16_ECP5UM
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       28         4.6
                            FD1P3BX       32        17.6
                            FD1P3DX      201        10.0
                            FD1S3BX       14        12.4
                            FD1S3DX      144         8.3
                                INV        5        15.6
                            L6MUX21        4        20.0
                           ORCALUT4      559        10.7
                              PFUMX       27        18.4
                                VHI       24        14.0
                                VLO       24        14.0
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
                modem_regs_16550s_4        1       100.0
          rx_16550s_false_16_ECP5UM_4        1       100.0
                 rx_ser_8250_core_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0        1       100.0
                   tspc_event_latch        1       100.0
          tspc_fifo_ctl_sync_1_1_1_0_4        1       100.0
          tspc_fifo_ctl_sync_1_1_1_1_4        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0        1       100.0
          tx_16550s_false_16_ECP5UM_4        1       100.0
                 tx_ser_8250_core_4        1       100.0
                            
                         TOTAL          1087           
----------------------------------------------------------------------
Report for cell tx_16550s_false_16_ECP5UM_4.netlist
  Original Cell name tx_16550s_false_16_ECP5UM
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX       11         6.0
                            FD1P3DX       41         2.0
                            FD1S3BX        2         1.8
                            FD1S3DX       25         1.4
                           ORCALUT4      136         2.6
                              PFUMX        2         1.4
                                VHI        8         4.7
                                VLO        8         4.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_cdc_reg_work_versa_ecp5_rtl_1layer0        1       100.0
                   tspc_event_latch        1       100.0
          tspc_fifo_ctl_sync_1_1_1_0_4        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4        1       100.0
          tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0        1       100.0
                 tx_ser_8250_core_4        1       100.0
                            
                         TOTAL           247           
----------------------------------------------------------------------
Report for cell tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0.netlist
  Original Cell name tspc_reg_pipeline_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX.U5_RP
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        2         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_event_latch.netlist
  Original Cell name tspc_event_latch
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX.U4_INT_THRE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3DX        1         0.1
                           ORCALUT4        1         0.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             4           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_1layer0.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_1layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX.U3_THR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       22         1.1
                            FD1S3DX        2         0.1
                           ORCALUT4        9         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            35           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_4layer0_4.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_4layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_0_4        1       100.0
          tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0        1       100.0
                            
                         TOTAL            98           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0.netlist
  Original Cell name tspc_fifo_sync_mem_work_versa_ecp5_rtl_4layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_4        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_0_4.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_16_1
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                           ORCALUT4       53         1.0
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            91           
----------------------------------------------------------------------
Report for cell tx_ser_8250_core_4.netlist
  Original Cell name tx_ser_8250_core
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U3_TX.U1_TX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       10         5.5
                            FD1P3DX        8         0.4
                            FD1S3BX        1         0.9
                            FD1S3DX        5         0.3
                           ORCALUT4       65         1.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            91           
----------------------------------------------------------------------
Report for cell rx_16550s_false_16_ECP5UM_4.netlist
  Original Cell name rx_16550s_false_16_ECP5UM
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       13         2.1
                            FD1P3BX       13         7.1
                            FD1P3DX      112         5.6
                            FD1S3BX        8         7.1
                            FD1S3DX       52         3.0
                                INV        1         3.1
                           ORCALUT4      261         5.0
                              PFUMX        5         3.4
                                VHI       12         7.0
                                VLO       12         7.0
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
                 rx_ser_8250_core_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4        1       100.0
          tspc_cdc_reg_work_versa_ecp5_rtl_2layer0        1       100.0
          tspc_fifo_ctl_sync_1_1_1_1_4        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1        1       100.0
          tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4        1       100.0
                            
                         TOTAL           501           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_2_4.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U9_RX_TMOUT
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            18           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_2.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U8_ERR_PAR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_1.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U7_ERR_OVR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        5         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            15           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_1.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U6_ERR_FRM
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        1         0.0
                            FD1S3DX        1         0.1
                           ORCALUT4        3         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             7           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4_0.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U5_ERR_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        7         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            17           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_0_3_4.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U4_ERR_BRK
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        6         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            16           
----------------------------------------------------------------------
Report for cell tspc_cdc_reg_work_versa_ecp5_rtl_2layer0.netlist
  Original Cell name tspc_cdc_reg_work_versa_ecp5_rtl_2layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U3_RHR
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX       26         1.3
                            FD1S3BX        1         0.9
                            FD1S3DX        2         0.1
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            39           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_work_versa_ecp5_rtl_5layer0_4.netlist
  Original Cell name tspc_fifo_sync_work_versa_ecp5_rtl_5layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U2_FIFO
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        1         3.1
                           ORCALUT4       79         1.5
                              PFUMX        2         1.4
                                VHI        3         1.7
                                VLO        3         1.7
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
SUB MODULES 
          tspc_fifo_ctl_sync_1_1_1_1_4        1       100.0
          tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1        1       100.0
                            
                         TOTAL           125           
----------------------------------------------------------------------
Report for cell tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1.netlist
  Original Cell name tspc_fifo_sync_mem_false_16_1_ECP5UM_ANY_1
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U2_FIFO.U2_MEM
                                          Cell usage:
                               cell       count    Res Usage(%)
                                VHI        1         0.6
                                VLO        1         0.6
          pmi_ram_dp_work_versa_ecp5_rtl_5        1        20.0
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell tspc_fifo_ctl_sync_1_1_1_1_4.netlist
  Original Cell name tspc_fifo_ctl_sync_1_1_1_16_1
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U2_FIFO.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        6         1.0
                            FD1P3BX        1         0.5
                            FD1P3DX       11         0.5
                            FD1S3BX        1         0.9
                            FD1S3DX       15         0.9
                                INV        1         3.1
                           ORCALUT4       79         1.5
                              PFUMX        2         1.4
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           118           
----------------------------------------------------------------------
Report for cell rx_ser_8250_core_4.netlist
  Original Cell name rx_ser_8250_core
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U2_RX.U1_RX_CORE
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3BX       12         6.6
                            FD1P3DX       18         0.9
                            FD1S3BX        3         2.7
                            FD1S3DX        5         0.3
                           ORCALUT4      127         2.4
                              PFUMX        3         2.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           170           
----------------------------------------------------------------------
Report for cell modem_regs_16550s_4.netlist
  Original Cell name modem_regs_16550s
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U1_CTL
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C        9         1.5
                            FD1P3BX        8         4.4
                            FD1P3DX       48         2.4
                            FD1S3BX        4         3.5
                            FD1S3DX       67         3.9
                                INV        4        12.5
                            L6MUX21        4        20.0
                           ORCALUT4      158         3.0
                              PFUMX       20        13.6
                                VHI        3         1.7
                                VLO        3         1.7
SUB MODULES 
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4        1       100.0
          tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0        1       100.0
                            
                         TOTAL           330           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4_0.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3DX        2         0.1
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            14           
----------------------------------------------------------------------
Report for cell tspc_cdc_ack_work_versa_ecp5_rtl_0layer0_3_4.netlist
  Original Cell name tspc_cdc_ack_work_versa_ecp5_rtl_0layer0
     Instance path:  U1_CORE.U4_UART.U1_UART.0.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        6         0.3
                            FD1S3BX        3         2.7
                            FD1S3DX        2         0.1
                                INV        3         9.4
                           ORCALUT4        4         0.1
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            20           
----------------------------------------------------------------------
Report for cell clock_gen_ECP5UM.netlist
     Instance path:  U1_CORE.U3_CLK
                                          Cell usage:
                               cell       count    Res Usage(%)
                            EHXPLLL        1       100.0
                            FD1S3DX        1         0.1
                                INV        1         3.1
                                VHI        2         1.2
                                VLO        2         1.2
SUB MODULES 
                      pll_xclk_base        1       100.0
                            
                         TOTAL             8           
----------------------------------------------------------------------
Report for cell pll_xclk_base.netlist
     Instance path:  U1_CORE.U3_CLK.U1_PLL.PLL_E5
                                          Cell usage:
                               cell       count    Res Usage(%)
                            EHXPLLL        1       100.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             3           
----------------------------------------------------------------------
Report for cell adr_decode.netlist
     Instance path:  U1_CORE.U2_DEC
                                          Cell usage:
                               cell       count    Res Usage(%)
                           ORCALUT4        8         0.2
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL            10           
----------------------------------------------------------------------
Report for cell pcie_mfx1_top_combo.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      129        21.2
                               DCUA        1       100.0
                            EXTREFB        1       100.0
                            FD1P3BX       17         9.3
                            FD1P3DX      117         5.8
                            FD1S3BX       47        41.6
                            FD1S3DX      288        16.6
                                INV       11        34.4
                           ORCALUT4      389         7.4
                          PCSCLKDIV        1       100.0
                              PFUMX        2         1.4
                                VHI        9         5.2
                                VLO        9         5.2
                      pcie_mfx1_top        1       100.0
                   pcie_x1_top_core        1       100.0
              pmi_fifo_dc_Z1_layer1        1       100.0
SUB MODULES 
                        pcie_refclk        1       100.0
                    pcie_x1_top_ctc        1       100.0
                    pcie_x1_top_pcs        1       100.0
          pcie_x1_top_pcsrsl_core_Z2_layer1        1       100.0
          pcie_x1_top_pcssll_core_Z3_layer1        1       100.0
                    pcie_x1_top_phy        1       100.0
                   pcie_x1_top_pipe        1       100.0
                             rx_rsl        1       100.0
                            
                         TOTAL          1032           
----------------------------------------------------------------------
Report for cell pcie_x1_top_phy.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U2_PHY
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      129        21.2
                               DCUA        1       100.0
                            FD1P3BX       17         9.3
                            FD1P3DX      117         5.8
                            FD1S3BX       47        41.6
                            FD1S3DX      288        16.6
                                INV        5        15.6
                           ORCALUT4      389         7.4
                          PCSCLKDIV        1       100.0
                              PFUMX        2         1.4
                                VHI        7         4.1
                                VLO        7         4.1
              pmi_fifo_dc_Z1_layer1        1       100.0
SUB MODULES 
                    pcie_x1_top_ctc        1       100.0
                    pcie_x1_top_pcs        1       100.0
          pcie_x1_top_pcsrsl_core_Z2_layer1        1       100.0
          pcie_x1_top_pcssll_core_Z3_layer1        1       100.0
                   pcie_x1_top_pipe        1       100.0
                             rx_rsl        1       100.0
                            
                         TOTAL          1017           
----------------------------------------------------------------------
Report for cell pcie_x1_top_pcs.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U2_PHY.pcs_top_0
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C      105        17.3
                               DCUA        1       100.0
                            FD1P3BX       16         8.8
                            FD1P3DX      105         5.2
                            FD1S3BX        9         8.0
                            FD1S3DX       99         5.7
                                INV        3         9.4
                           ORCALUT4      299         5.7
                              PFUMX        1         0.7
                                VHI        4         2.3
                                VLO        4         2.3
SUB MODULES 
          pcie_x1_top_pcsrsl_core_Z2_layer1        1       100.0
          pcie_x1_top_pcssll_core_Z3_layer1        1       100.0
                             rx_rsl        1       100.0
                            
                         TOTAL           649           
----------------------------------------------------------------------
Report for cell rx_rsl.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       17         2.8
                            FD1P3DX       32         1.6
                            FD1S3BX        7         6.2
                            FD1S3DX        8         0.5
                           ORCALUT4      120         2.3
                              PFUMX        1         0.7
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           187           
----------------------------------------------------------------------
Report for cell pcie_x1_top_pcssll_core_Z3_layer1.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U2_PHY.pcs_top_0.sll_inst
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       50         8.2
                            FD1P3BX       16         8.8
                            FD1P3DX       16         0.8
                            FD1S3DX       54         3.1
                                INV        3         9.4
                           ORCALUT4       50         1.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           191           
----------------------------------------------------------------------
Report for cell pcie_x1_top_pcsrsl_core_Z2_layer1.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U2_PHY.pcs_top_0.rsl_inst
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       38         6.3
                            FD1P3DX       57         2.8
                            FD1S3BX        2         1.8
                            FD1S3DX       37         2.1
                           ORCALUT4      129         2.5
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL           265           
----------------------------------------------------------------------
Report for cell pcie_x1_top_pipe.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U2_PHY.pipe_top_0
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        3         0.1
                            FD1S3BX       25        22.1
                            FD1S3DX      122         7.0
                                INV        1         3.1
                           ORCALUT4       34         0.6
                                VHI        2         1.2
                                VLO        2         1.2
              pmi_fifo_dc_Z1_layer1        1       100.0
SUB MODULES 
                    pcie_x1_top_ctc        1       100.0
                            
                         TOTAL           191           
----------------------------------------------------------------------
Report for cell pcie_x1_top_ctc.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U2_PHY.pipe_top_0.u0_ctc
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1P3DX        2         0.1
                            FD1S3DX       58         3.3
                                INV        1         3.1
                           ORCALUT4       23         0.4
                                VHI        1         0.6
                                VLO        1         0.6
              pmi_fifo_dc_Z1_layer1        1       100.0
                            
                         TOTAL            87           
----------------------------------------------------------------------
Report for cell pcie_refclk.netlist
     Instance path:  U1_CORE.U1_PCIE.U1_E5.U3_REFCLK
                                          Cell usage:
                               cell       count    Res Usage(%)
                            EXTREFB        1       100.0
                                VHI        1         0.6
                                VLO        1         0.6
                            
                         TOTAL             3           
