Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 17:28:36 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           21 |
| Yes          | No                    | No                     |             311 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             243 |           57 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                          Enable Signal                                         |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_block_pp0_stage0_subdone    | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                                                                                           |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_6_reg_19000_out                                              | bd_0_i/hls_inst/inst/WindowBuffer_6_reg_1900                                                                                      |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_16_reg_30301_out                                             | bd_0_i/hls_inst/inst/WindowBuffer_16_reg_303[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_15_reg_31902_out                                             | bd_0_i/hls_inst/inst/WindowBuffer_15_reg_319[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_14_reg_2480                                                  | bd_0_i/hls_inst/inst/WindowBuffer_14_reg_248                                                                                      |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_13_reg_2610                                                  | bd_0_i/hls_inst/inst/WindowBuffer_12_reg_2741                                                                                     |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_12_reg_27403_out                                             | bd_0_i/hls_inst/inst/WindowBuffer_12_reg_2740                                                                                     |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_7_reg_1770                                                   | bd_0_i/hls_inst/inst/WindowBuffer_6_reg_1901                                                                                      |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_8_reg_1640                                                   | bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164                                                                                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/load_p2                        |                                                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/WindowBuffer_17_reg_2870                                                  | bd_0_i/hls_inst/inst/WindowBuffer_17_reg_287[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_block_pp0_stage0_subdone    | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0                                           |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_block_pp0_stage0_subdone    | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101[7]_i_1_n_0                                           |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/load_p1                                      |                                                                                                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/load_p2                                      |                                                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/load_p1                                      |                                                                                                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/E[0]                                         |                                                                                                                                   |                2 |             11 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_2_fu_1580                  | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_NS_fsm1                                                        |                4 |             13 |         3.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                          | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                                                                                             |                4 |             13 |         3.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335/col_fu_68                       | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0] |                4 |             13 |         3.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                          |                                                                                                                                   |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_23_fu_170         |                                                                                                                                   |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_load_reg_10610 |                                                                                                                                   |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[7]_0[0]          | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm_reg[0][0]                                                                             |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/E[0]                           | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_CS_fsm_reg[0][0]                                                                             |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_10250                  |                                                                                                                                   |               10 |             26 |         2.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                                                          |                                                                                                                                   |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs                                                        |                                                                                                                                   |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_rows[31]_i_1_n_0                                         | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                                                                                           |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_cols[31]_i_1_n_0                                         | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                                                                                           |                6 |             32 |         5.33 |
|  ap_clk      |                                                                                                |                                                                                                                                   |               19 |             34 |         1.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_block_pp0_stage0_subdone    |                                                                                                                                   |               16 |             52 |         3.25 |
|  ap_clk      |                                                                                                | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                                                                                           |               21 |             57 |         2.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                          |                                                                                                                                   |               14 |             64 |         4.57 |
+--------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


