<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v</a>
defines: 
time_elapsed: 0.011s
ram usage: 11652 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem -e bsg_mem_1rw_sync_mask_write_bit_synth <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v</a>
proc %bsg_mem_1rw_sync_mask_write_bit_synth.always_ff.684.0 (i1$ %clk_i, i2$ %addr_i, i1$ %read_en) -&gt; (i2$ %addr_r) {
init:
    %clk_i.prb = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i.prb1 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i.prb, %0
    %2 = neq i1 %clk_i.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %read_en.prb = prb i1$ %read_en
    %3 = neq i1 %read_en.prb, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    %addr_i.prb = prb i2$ %addr_i
    drv i2$ %addr_r, %addr_i.prb, %4
    br %init
if_false:
    %5 = const i2 1
    drv i2$ %addr_r, %5, %4
    br %init
}

proc %bsg_mem_1rw_sync_mask_write_bit_synth.always_ff.887.0 (i1$ %clk_i, i3$ %data_i, i2$ %addr_i, i2$ %v_i, i3$ %w_mask_i, i3$ %w_i) -&gt; ([3 x i3]$ %mem) {
init:
    %clk_i.prb = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i.prb1 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i.prb, %0
    %2 = neq i1 %clk_i.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %3 = const i3 0
    %v_i.prb = prb i2$ %v_i
    %zext = inss i3 %3, i2 %v_i.prb, 0, 2
    %w_i.prb = prb i3$ %w_i
    %4 = and i3 %zext, %w_i.prb
    %5 = neq i3 %4, %3
    br %5, %init, %if_true
if_true:
    %6 = const i32 0
    %i = var i32 %6
    br %loop_body
loop_body:
    %i.ld = ld i32* %i
    %7 = const i32 4294967295
    %8 = slt i32 %i.ld, %7
    br %8, %init, %loop_continue
loop_continue:
    %w_mask_i.prb = prb i3$ %w_mask_i
    %i.ld1 = ld i32* %i
    %9 = const i32 4294967294
    %10 = sub i32 %i.ld1, %9
    %11 = shr i3 %w_mask_i.prb, i3 %3, i32 %10
    %12 = exts i1, i3 %11, 0, 1
    %13 = neq i1 %12, %0
    br %13, %if_exit, %if_true1
if_true1:
    %14 = const time 0s 1d
    %addr_i.prb = prb i2$ %addr_i
    %15 = const i2 2
    %16 = sub i2 %addr_i.prb, %15
    %17 = [3 x i3 %3]
    %18 = sig [3 x i3] %17
    %19 = shr [3 x i3]$ %mem, [3 x i3]$ %18, i2 %16
    %20 = extf i3$, [3 x i3]$ %19, 0
    %i.ld2 = ld i32* %i
    %21 = sub i32 %i.ld2, %9
    %22 = sig i3 %3
    %23 = shr i3$ %20, i3$ %22, i32 %21
    %24 = exts i1$, i3$ %23, 0, 1
    %data_i.prb = prb i3$ %data_i
    %i.ld3 = ld i32* %i
    %25 = sub i32 %i.ld3, %9
    %26 = shr i3 %data_i.prb, i3 %3, i32 %25
    %27 = exts i1, i3 %26, 0, 1
    drv i1$ %24, %27, %14
    br %if_exit
if_exit:
    %i.ld4 = ld i32* %i
    %28 = const i32 1
    %29 = add i32 %i.ld4, %28
    st i32* %i, %29
    br %loop_body
}

entity @bsg_mem_1rw_sync_mask_write_bit_synth (i1$ %clk_i, i1$ %reset_i, i3$ %data_i, i2$ %addr_i, i2$ %v_i, i3$ %w_mask_i, i3$ %w_i) -&gt; (i3$ %data_o) {
    %0 = const i1 0
    %unused = sig i1 %0
    con i1$ %unused, %reset_i
    %1 = const i2 0
    %addr_r = sig i2 %1
    %2 = const i3 0
    %3 = [i3 %2, %2, %2]
    %mem = sig [3 x i3] %3
    %read_en = sig i1 %0
    %data_out = sig i3 %2
    %v_i.prb = prb i2$ %v_i
    %zext = inss i3 %2, i2 %v_i.prb, 0, 2
    %w_i.prb = prb i3$ %w_i
    %4 = not i3 %w_i.prb
    %5 = and i3 %zext, %4
    %6 = exts i1, i3 %5, 0, 1
    %7 = const time 0s 1e
    drv i1$ %read_en, %6, %7
    %mem.prb = prb [3 x i3]$ %mem
    %addr_r.prb = prb i2$ %addr_r
    %8 = const i2 2
    %9 = sub i2 %addr_r.prb, %8
    %10 = [3 x i3 %2]
    %11 = shr [3 x i3] %mem.prb, [3 x i3] %10, i2 %9
    %12 = extf i3, [3 x i3] %11, 0
    drv i3$ %data_out, %12, %7
    %data_out.prb = prb i3$ %data_out
    drv i3$ %data_o, %data_out.prb, %7
    inst %bsg_mem_1rw_sync_mask_write_bit_synth.always_ff.684.0 (i1$ %clk_i, i2$ %addr_i, i1$ %read_en) -&gt; (i2$ %addr_r)
    inst %bsg_mem_1rw_sync_mask_write_bit_synth.always_ff.887.0 (i1$ %clk_i, i3$ %data_i, i2$ %addr_i, i2$ %v_i, i3$ %w_mask_i, i3$ %w_i) -&gt; ([3 x i3]$ %mem)
}

</pre>
</body>