<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1044' ll='1048' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getConstrainedRegClassForOperand(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='111' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2136' c='_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
