tst r0, r1 
mvnne r2, r1 
mvneq r2, r1 
add r0, r2, r1 
mvn r1, r2 
lsl r3, r1, r0 
