regfile_wdata_ex_i	regfile_wdata
decoder_i.ALU_EQ	decoder_i.alu_operator_o
decoder_i.CSR_OP_SET	decoder_i.csr_op_o
decoder_i.CSR_OP_SET	decoder_i.csr_op
decoder_i.CSR_OP_SET	decoder_i.csr_pipe_flush_o
div_en_id	div_en_ex_o
controller_i.instr_valid_i	controller_i.ctrl_fsm_ns
controller_i.instr_valid_i	controller_i.instr_fetch_err
controller_i.instr_valid_i	controller_i.perf_tbranch_o
controller_i.instr_valid_i	controller_i.pc_mux_o
controller_i.instr_valid_i	controller_i.pc_set_o
controller_i.instr_valid_i	controller_i.ecall_insn
controller_i.instr_valid_i	controller_i.wfi_insn
controller_i.instr_valid_i	controller_i.perf_jump_o
controller_i.instr_valid_i	controller_i.ebrk_insn
controller_i.instr_valid_i	controller_i.dret_insn
controller_i.instr_valid_i	controller_i.csr_pipe_flush
controller_i.instr_valid_i	controller_i.enter_debug_mode
controller_i.instr_valid_i	controller_i.halt_if
controller_i.instr_valid_i	controller_i.mret_insn
decoder_i.csr_illegal	decoder_i.illegal_insn
clk_i	controller_i.clk_i
clk_i	registers_i.clk_i
decoder_i.CSR_DPC	decoder_i.csr_pipe_flush_o
decoder_i.div_en_o	div_en_dec
controller_i.lsu_addr_last_i	controller_i.csr_mtval_o
controller_i.illegal_umode	controller_i.illegal_insn_d
branch_decision_i	id_wb_fsm_ns
branch_decision_i	stall_branch
branch_decision_i	instr_ret_o
branch_decision_i	instr_multicycle_done_n
branch_decision_i	branch_set_n
imm_j_type	imm_b
controller_i.fetch_enable_i	controller_i.ctrl_fsm_ns
controller_i.PC_ERET	controller_i.pc_mux_o
decoder_i.instr_rdata_i	decoder_i.instr
controller_i.EXC_CAUSE_INSN_ADDR_MISA	controller_i.exc_cause_o
registers_i.DataWidth	registers_i.rdata_a_o
registers_i.DataWidth	registers_i.rf_reg
registers_i.DataWidth	registers_i.rdata_b_o
controller_i.FLUSH	controller_i.ctrl_fsm_ns
controller_i.FLUSH	controller_i.illegal_insn_d
controller_i.FLUSH	controller_i.exc_req_d
decoder_i.sv2v_cast_F99D1	decoder_i.alu_operator_o
controller_i.EXC_CAUSE_ECALL_MMODE	controller_i.exc_cause_o
decoder_i.ALU_LT	decoder_i.alu_operator_o
lsu_addr_incr_req_i	imm_b_mux_sel
lsu_addr_incr_req_i	alu_op_a_mux_sel
lsu_addr_incr_req_i	alu_op_b_mux_sel
imm_a	alu_operand_a
stall_lsu	controller_i.stall_lsu_i
csr_meip_i	controller_i.csr_meip_i
decoder_i.MD_OP_REM	decoder_i.multdiv_operator_o
alu_op_a_mux_sel_dec	alu_op_a_mux_sel
decoder_i.multdiv_operator_o	multdiv_operator
branch_in_dec	stall_branch
branch_in_dec	instr_multicycle
data_req_dec	id_wb_fsm_ns
data_req_dec	stall_branch
data_req_dec	data_req_id
data_req_dec	instr_ret_o
data_req_dec	stall_multdiv
data_req_dec	regfile_we
data_req_dec	instr_multicycle
data_req_dec	stall_lsu
data_req_dec	stall_jump
data_req_dec	regfile_we_wb
data_req_dec	instr_multicycle_done_n
decoder_i.ALU_SRA	decoder_i.alu_operator_o
controller_i.exc_req_lsu	controller_i.special_req
decoder_i.ALU_SRL	decoder_i.alu_operator_o
controller_i.special_req	controller_i.ctrl_fsm_ns
controller_i.special_req	controller_i.perf_tbranch_o
controller_i.special_req	controller_i.pc_mux_o
controller_i.special_req	controller_i.flush_id
controller_i.special_req	controller_i.perf_jump_o
controller_i.special_req	controller_i.pc_set_o
controller_i.special_req	controller_i.halt_if
debug_single_step_i	controller_i.debug_single_step_i
decoder_i.jump_in_dec_o	jump_in_dec
decoder_i.alu_op_a_mux_sel_o	decoder_i.illegal_reg_rv32e
decoder_i.alu_op_a_mux_sel_o	alu_op_a_mux_sel_dec
decoder_i.ebrk_insn_o	ebrk_insn
regfile_raddr_a	registers_i.raddr_a_i
regfile_raddr_a	rfvi_reg_raddr_ra_o
regfile_raddr_b	rfvi_reg_raddr_rb_o
regfile_raddr_b	registers_i.raddr_b_i
controller_i.ctrl_fsm_ns	controller_i.ctrl_fsm_cs
controller_i.load_err_q	controller_i.ctrl_fsm_ns
controller_i.load_err_q	controller_i.csr_mtval_o
controller_i.load_err_q	controller_i.csr_save_id_o
controller_i.load_err_q	controller_i.csr_restore_mret_id_o
controller_i.load_err_q	controller_i.pc_mux_o
controller_i.load_err_q	controller_i.exc_cause_o
controller_i.load_err_q	controller_i.exc_pc_mux_o
controller_i.load_err_q	controller_i.flush_id
controller_i.load_err_q	controller_i.csr_restore_dret_id_o
controller_i.load_err_q	controller_i.nmi_mode_d
controller_i.load_err_q	controller_i.csr_save_cause_o
controller_i.load_err_q	controller_i.pc_set_o
controller_i.load_err_q	controller_i.debug_mode_d
controller_i.stall_jump_i	controller_i.stall
controller_i.PC_DRET	controller_i.pc_mux_o
controller_i.load_err_i	controller_i.load_err_d
controller_i.load_err_i	controller_i.exc_req_lsu
controller_i.store_err_q	controller_i.ctrl_fsm_ns
controller_i.store_err_q	controller_i.csr_mtval_o
controller_i.store_err_q	controller_i.csr_save_id_o
controller_i.store_err_q	controller_i.csr_restore_mret_id_o
controller_i.store_err_q	controller_i.pc_mux_o
controller_i.store_err_q	controller_i.exc_cause_o
controller_i.store_err_q	controller_i.exc_pc_mux_o
controller_i.store_err_q	controller_i.flush_id
controller_i.store_err_q	controller_i.csr_restore_dret_id_o
controller_i.store_err_q	controller_i.nmi_mode_d
controller_i.store_err_q	controller_i.csr_save_cause_o
controller_i.store_err_q	controller_i.pc_set_o
controller_i.store_err_q	controller_i.debug_mode_d
controller_i.load_err_d	controller_i.load_err_q
lsu_load_err_i	regfile_we_wb
lsu_load_err_i	controller_i.load_err_i
registers_i.raddr_a_i	registers_i.rdata_a_o
controller_i.jump_set_i	controller_i.perf_jump_o
controller_i.jump_set_i	controller_i.pc_mux_o
controller_i.jump_set_i	controller_i.pc_set_o
controller_i.jump_set_i	controller_i.perf_tbranch_o
imm_b_type	imm_b
decoder_i.ALU_OR	decoder_i.alu_operator_o
irq_pending_i	controller_i.irq_pending_i
controller_i.debug_ebreaku_i	controller_i.ebreak_into_debug
imm_b_mux_sel	imm_b
controller_i.irq_nm_i	controller_i.ctrl_fsm_ns
controller_i.irq_nm_i	controller_i.ctrl_busy_o
controller_i.irq_nm_i	controller_i.exc_cause_o
controller_i.irq_nm_i	controller_i.handle_irq
controller_i.irq_nm_i	controller_i.nmi_mode_d
instr_rdata_c_i	controller_i.instr_compressed_i
controller_i.PC_EXC	controller_i.pc_mux_o
controller_i.perf_tbranch_o	perf_tbranch_o
controller_i.rst_ni	controller_i.nmi_mode_q
controller_i.rst_ni	controller_i.load_err_q
controller_i.rst_ni	controller_i.illegal_insn_q
controller_i.rst_ni	controller_i.exc_req_q
controller_i.rst_ni	controller_i.ctrl_fsm_cs
controller_i.rst_ni	controller_i.store_err_q
controller_i.rst_ni	controller_i.debug_mode_q
debug_ebreakm_i	controller_i.debug_ebreakm_i
alu_op_a_mux_sel	alu_operand_a
controller_i.EXC_PC_IRQ	controller_i.exc_pc_mux_o
decoder_i.data_type_o	data_type_id
controller_i.csr_restore_mret_id_o	csr_restore_mret_id_o
controller_i.instr_fetch_err_i	controller_i.instr_fetch_err
controller_i.EXC_CAUSE_LOAD_ACCESS_FAULT	controller_i.exc_cause_o
decoder_i.OP_B_REG_B	decoder_i.illegal_reg_rv32e
decoder_i.OP_B_REG_B	decoder_i.alu_op_b_mux_sel_o
controller_i.csr_pipe_flush_i	controller_i.csr_pipe_flush
decoder_i.OP_A_IMM	decoder_i.alu_op_a_mux_sel_o
decoder_i.OP_A_CURRPC	decoder_i.alu_op_a_mux_sel_o
multdiv_en_dec	stall_multdiv
multdiv_en_dec	regfile_we
multdiv_en_dec	instr_multicycle
decoder_i.IMM_B_J	decoder_i.imm_b_mux_sel_o
instr_multicycle	instr_executing
id_wb_fsm_cs	id_wb_fsm_ns
id_wb_fsm_cs	stall_branch
id_wb_fsm_cs	instr_ret_o
id_wb_fsm_cs	perf_branch_o
id_wb_fsm_cs	branch_set_n
id_wb_fsm_cs	stall_multdiv
id_wb_fsm_cs	stall_lsu
id_wb_fsm_cs	stall_jump
id_wb_fsm_cs	regfile_we_wb
id_wb_fsm_cs	instr_multicycle_done_n
decoder_i.wfi_insn_o	wfi_insn_dec
controller_i.debug_req_i	controller_i.ctrl_fsm_ns
controller_i.debug_req_i	controller_i.enter_debug_mode
controller_i.debug_req_i	controller_i.debug_csr_save_o
controller_i.debug_req_i	controller_i.exc_pc_mux_o
controller_i.debug_req_i	controller_i.flush_id
controller_i.debug_req_i	controller_i.debug_cause_o
controller_i.debug_req_i	controller_i.ctrl_busy_o
controller_i.debug_req_i	controller_i.pc_mux_o
controller_i.debug_req_i	controller_i.pc_set_o
controller_i.debug_req_i	controller_i.csr_save_if_o
controller_i.debug_req_i	controller_i.csr_save_cause_o
controller_i.debug_req_i	controller_i.debug_mode_d
controller_i.ebrk_insn_i	controller_i.ebrk_insn
regfile_rdata_a	multdiv_operand_a_ex_o
regfile_rdata_a	rfvi_reg_rdata_ra_o
regfile_rdata_a	alu_operand_a
regfile_rdata_b	multdiv_operand_b_ex_o
regfile_rdata_b	data_wdata_ex_o
regfile_rdata_b	alu_operand_b
regfile_rdata_b	rfvi_reg_rdata_rb_o
decoder_i.CSR_OP_CLEAR	decoder_i.csr_op_o
decoder_i.CSR_OP_CLEAR	decoder_i.csr_op
lsu_addr_last_i	controller_i.lsu_addr_last_i
lsu_addr_last_i	alu_operand_a
decoder_i.ALU_SLT	decoder_i.alu_operator_o
controller_i.wfi_insn	controller_i.ctrl_fsm_ns
controller_i.wfi_insn	controller_i.special_req
controller_i.wfi_insn	controller_i.illegal_umode
decoder_i.imm_u_type_o	imm_u_type
decoder_i.ALU_SLL	decoder_i.alu_operator_o
controller_i.DBG_TAKEN_ID	controller_i.ctrl_fsm_ns
controller_i.DBG_TAKEN_IF	controller_i.ctrl_fsm_ns
decoder_i.illegal_reg_rv32e	decoder_i.regfile_we_o
decoder_i.illegal_reg_rv32e	decoder_i.illegal_insn_o
instr_ret_o	instr_ret_compressed_o
instr_multicycle_done_q	instr_executing
instr_multicycle_done_q	instr_multicycle_done_n
mult_en_dec	multdiv_en_dec
mult_en_dec	mult_en_id
WAIT_MULTICYCLE	id_wb_fsm_ns
instr_multicycle_done_n	instr_multicycle_done_q
regfile_wdata_lsu_i	regfile_wdata
instr_fetch_err_i	id_wb_fsm_ns
instr_fetch_err_i	stall_branch
instr_fetch_err_i	instr_ret_o
instr_fetch_err_i	perf_branch_o
instr_fetch_err_i	branch_set_n
instr_fetch_err_i	controller_i.instr_fetch_err_i
instr_fetch_err_i	stall_multdiv
instr_fetch_err_i	stall_lsu
instr_fetch_err_i	stall_jump
instr_fetch_err_i	instr_executing
instr_fetch_err_i	instr_multicycle_done_n
regfile_wdata	rfvi_reg_wdata_rd_o
regfile_wdata	registers_i.wdata_a_i
controller_i.debug_ebreakm_i	controller_i.ebreak_into_debug
registers_i.rdata_a_o	regfile_rdata_a
decoder_i.IMM_B_INCR_PC	decoder_i.imm_b_mux_sel_o
multdiv_signed_mode	multdiv_signed_mode_ex_o
debug_ebreaku_i	controller_i.debug_ebreaku_i
controller_i.stall_branch_i	controller_i.stall
controller_i.ecall_insn_i	controller_i.ecall_insn
decoder_i.IMM_A_Z	decoder_i.imm_a_mux_sel_o
controller_i.DECODE	controller_i.ctrl_fsm_ns
instr_valid_i	illegal_insn_o
instr_valid_i	controller_i.instr_valid_i
pc_id_i	controller_i.pc_id_i
pc_id_i	alu_operand_a
controller_i.SLEEP	controller_i.ctrl_fsm_ns
registers_i.raddr_b_i	registers_i.rdata_b_o
controller_i.mret_insn	controller_i.ctrl_fsm_ns
controller_i.mret_insn	controller_i.pc_set_o
controller_i.mret_insn	controller_i.nmi_mode_d
controller_i.mret_insn	controller_i.pc_mux_o
controller_i.mret_insn	controller_i.debug_mode_d
controller_i.mret_insn	controller_i.special_req
controller_i.mret_insn	controller_i.illegal_umode
controller_i.mret_insn	controller_i.csr_restore_mret_id_o
controller_i.mret_insn	controller_i.csr_restore_dret_id_o
controller_i.WAIT_SLEEP	controller_i.ctrl_fsm_ns
controller_i.EXC_PC_DBG_EXC	controller_i.exc_pc_mux_o
controller_i.EXC_CAUSE_ILLEGAL_INSN	controller_i.exc_cause_o
controller_i.csr_mfip_i	controller_i.mfip_id
controller_i.csr_mfip_i	controller_i.exc_cause_o
controller_i.ctrl_busy_o	ctrl_busy_o
regfile_we	rfvi_reg_we_o
regfile_we	registers_i.we_a_i
controller_i.csr_msip_i	controller_i.exc_cause_o
decoder_i.csr_op_o	decoder_i.csr_pipe_flush_o
decoder_i.csr_op_o	csr_op_o
csr_mstatus_mie_i	controller_i.csr_mstatus_mie_i
controller_i.debug_cause_o	debug_cause_o
IDLE	id_wb_fsm_ns
IDLE	id_wb_fsm_cs
controller_i.EXC_CAUSE_ECALL_UMODE	controller_i.exc_cause_o
controller_i.dret_insn	controller_i.ctrl_fsm_ns
controller_i.dret_insn	controller_i.pc_mux_o
controller_i.dret_insn	controller_i.debug_mode_d
controller_i.dret_insn	controller_i.special_req
controller_i.dret_insn	controller_i.illegal_dret
controller_i.dret_insn	controller_i.pc_set_o
controller_i.dret_insn	controller_i.csr_restore_dret_id_o
stall_multdiv	controller_i.stall_multdiv_i
registers_i.rst_ni	registers_i.rf_reg_tmp
illegal_insn_o	controller_i.illegal_insn_i
decoder_i.ALU_ADD	decoder_i.alu_operator_o
decoder_i.dret_insn_o	dret_insn_dec
controller_i.EXC_CAUSE_IRQ_SOFTWARE_M	controller_i.exc_cause_o
regfile_wdata_sel	regfile_wdata
controller_i.pc_set_o	pc_set_o
decoder_i.illegal_c_insn_i	decoder_i.illegal_insn
controller_i.DBG_CAUSE_STEP	controller_i.debug_cause_o
mult_en_id	mult_en_ex_o
decoder_i.instr_new_i	decoder_i.jump_set_o
decoder_i.instr_new_i	decoder_i.imm_b_mux_sel_o
decoder_i.instr_new_i	decoder_i.alu_operator_o
decoder_i.instr_new_i	decoder_i.alu_op_a_mux_sel_o
decoder_i.instr_new_i	decoder_i.regfile_we
decoder_i.instr_new_i	decoder_i.alu_op_b_mux_sel_o
decoder_i.ALU_GE	decoder_i.alu_operator_o
controller_i.stall_multdiv_i	controller_i.stall
decoder_i.ALU_LTU	decoder_i.alu_operator_o
csr_rdata_i	regfile_wdata
lsu_store_err_i	controller_i.store_err_i
jump_set	controller_i.jump_set_i
decoder_i.csr_pipe_flush_o	csr_pipe_flush
controller_i.instr_is_compressed_i	controller_i.csr_mtval_o
IMM_A_Z	imm_a
stall_jump	controller_i.stall_jump_i
id_wb_fsm_ns	id_wb_fsm_cs
controller_i.debug_csr_save_o	debug_csr_save_o
controller_i.irq_pending_i	controller_i.ctrl_fsm_ns
controller_i.irq_pending_i	controller_i.ctrl_busy_o
controller_i.irq_pending_i	controller_i.handle_irq
data_sign_ext_id	data_sign_ext_ex_o
controller_i.pc_id_i	controller_i.csr_mtval_o
data_req_id	data_req_ex_o
decoder_i.data_req_o	data_req_dec
controller_i.stall	controller_i.ctrl_fsm_ns
controller_i.stall	controller_i.id_in_ready_o
controller_i.stall	controller_i.halt_if
controller_i.stall	controller_i.flush_id
controller_i.stall	controller_i.instr_valid_clear_o
decoder_i.imm_a_mux_sel_o	imm_a_mux_sel
controller_i.store_err_i	controller_i.store_err_d
controller_i.store_err_i	controller_i.exc_req_lsu
registers_i.rdata_b_o	regfile_rdata_b
controller_i.store_err_d	controller_i.store_err_q
decoder_i.multdiv_signed_mode_o	multdiv_signed_mode
decoder_i.ALU_AND	decoder_i.alu_operator_o
csr_mfip_i	controller_i.csr_mfip_i
decoder_i.IMM_B_S	decoder_i.imm_b_mux_sel_o
decoder_i.IMM_B_U	decoder_i.imm_b_mux_sel_o
decoder_i.IMM_A_ZERO	decoder_i.imm_a_mux_sel_o
decoder_i.IMM_B_B	decoder_i.imm_b_mux_sel_o
decoder_i.ALU_GEU	decoder_i.alu_operator_o
decoder_i.ALU_NE	decoder_i.alu_operator_o
decoder_i.csr_op	decoder_i.csr_op_o
decoder_i.IMM_B_I	decoder_i.imm_b_mux_sel_o
controller_i.csr_save_if_o	csr_save_if_o
alu_operator	alu_operator_ex_o
decoder_i.data_sign_extension_o	data_sign_ext_id
controller_i.instr_req_o	instr_req_o
illegal_csr_insn_i	illegal_insn_o
illegal_csr_insn_i	regfile_we
multdiv_operator	multdiv_operator_ex_o
decoder_i.imm_i_type_o	imm_i_type
data_type_id	data_type_ex_o
controller_i.RESET	controller_i.ctrl_fsm_cs
controller_i.csr_mstatus_tw_i	controller_i.illegal_umode
illegal_c_insn_i	decoder_i.illegal_c_insn_i
controller_i.PC_BOOT	controller_i.pc_mux_o
irq_nm_i	controller_i.irq_nm_i
registers_i.NUM_WORDS	registers_i.rdata_a_o
registers_i.NUM_WORDS	registers_i.rf_reg
registers_i.NUM_WORDS	registers_i.rdata_b_o
registers_i.NUM_WORDS	registers_i.rf_reg_tmp
decoder_i.OP_A_REG_A	decoder_i.illegal_reg_rv32e
decoder_i.OP_A_REG_A	decoder_i.alu_op_a_mux_sel_o
branch_set_n	branch_set_q
branch_set_q	controller_i.branch_set_i
controller_i.dret_insn_i	controller_i.dret_insn
csr_mstatus_tw_i	controller_i.csr_mstatus_tw_i
regfile_we_wb	regfile_we
decoder_i.imm_j_type_o	imm_j_type
controller_i.EXC_CAUSE_BREAKPOINT	controller_i.exc_cause_o
csr_msip_i	controller_i.csr_msip_i
instr_new_i	id_wb_fsm_ns
instr_new_i	stall_branch
instr_new_i	instr_ret_o
instr_new_i	decoder_i.instr_new_i
instr_new_i	perf_branch_o
instr_new_i	branch_set_n
instr_new_i	stall_multdiv
instr_new_i	stall_lsu
instr_new_i	stall_jump
instr_new_i	instr_executing
instr_new_i	instr_multicycle_done_n
controller_i.sv2v_cast_89EA8	controller_i.exc_cause_o
decoder_i.CSR_OP_WRITE	decoder_i.csr_op
decoder_i.CSR_OP_WRITE	decoder_i.csr_pipe_flush_o
decoder_i.alu_op_b_mux_sel_o	decoder_i.illegal_reg_rv32e
decoder_i.alu_op_b_mux_sel_o	alu_op_b_mux_sel_dec
imm_s_type	imm_b
imm_b	alu_operand_b
decoder_i.CSR_MIE	decoder_i.csr_pipe_flush_o
controller_i.csr_save_id_o	csr_save_id_o
decoder_i.imm_b_mux_sel_o	imm_b_mux_sel_dec
controller_i.PRIV_LVL_M	controller_i.illegal_umode
controller_i.PRIV_LVL_M	controller_i.ebreak_into_debug
controller_i.PRIV_LVL_M	controller_i.exc_cause_o
imm_u_type	imm_b
wfi_insn_dec	controller_i.wfi_insn_i
controller_i.PRIV_LVL_U	controller_i.ebreak_into_debug
controller_i.EXC_CAUSE_IRQ_TIMER_M	controller_i.exc_cause_o
controller_i.instr_i	controller_i.csr_mtval_o
decoder_i.illegal_insn_o	illegal_insn_dec
decoder_i.regfile_wdata_sel_o	regfile_wdata_sel
data_we_id	data_we_ex_o
decoder_i.CSR_MSTATUS	decoder_i.csr_pipe_flush_o
controller_i.csr_save_cause_o	csr_save_cause_o
decoder_i.csr_access_o	decoder_i.csr_pipe_flush_o
decoder_i.csr_access_o	csr_access_o
debug_req_i	controller_i.debug_req_i
decoder_i.ecall_insn_o	ecall_insn_dec
csr_mtip_i	controller_i.csr_mtip_i
controller_i.exc_cause_o	exc_cause_o
controller_i.instr_compressed_i	controller_i.csr_mtval_o
decoder_i.RF_WD_LSU	decoder_i.regfile_wdata_sel_o
decoder_i.mult_en_o	mult_en_dec
decoder_i.branch_in_dec_o	branch_in_dec
decoder_i.regfile_raddr_a_o	decoder_i.illegal_reg_rv32e
decoder_i.regfile_raddr_a_o	regfile_raddr_a
decoder_i.illegal_insn	decoder_i.jump_set_o
decoder_i.illegal_insn	decoder_i.jump_in_dec_o
decoder_i.illegal_insn	decoder_i.regfile_we
decoder_i.illegal_insn	decoder_i.mult_en_o
decoder_i.illegal_insn	decoder_i.data_req_o
decoder_i.illegal_insn	decoder_i.branch_in_dec_o
decoder_i.illegal_insn	decoder_i.csr_access_o
decoder_i.illegal_insn	decoder_i.data_we_o
decoder_i.illegal_insn	decoder_i.illegal_insn_o
decoder_i.illegal_insn	decoder_i.div_en_o
zimm_rs1_type	imm_a
controller_i.handle_irq	controller_i.ctrl_fsm_ns
controller_i.handle_irq	controller_i.halt_if
controller_i.handle_irq	controller_i.pc_mux_o
controller_i.handle_irq	controller_i.exc_cause_o
controller_i.handle_irq	controller_i.exc_pc_mux_o
controller_i.handle_irq	controller_i.flush_id
controller_i.handle_irq	controller_i.nmi_mode_d
controller_i.handle_irq	controller_i.csr_save_cause_o
controller_i.handle_irq	controller_i.pc_set_o
controller_i.handle_irq	controller_i.csr_save_if_o
csr_pipe_flush	controller_i.csr_pipe_flush_i
decoder_i.instr	decoder_i.regfile_we
decoder_i.instr	decoder_i.imm_b_mux_sel_o
decoder_i.instr	decoder_i.imm_s_type_o
decoder_i.instr	decoder_i.alu_operator_o
decoder_i.instr	decoder_i.imm_i_type_o
decoder_i.instr	decoder_i.imm_a_mux_sel_o
decoder_i.instr	decoder_i.wfi_insn_o
decoder_i.instr	decoder_i.regfile_wdata_sel_o
decoder_i.instr	decoder_i.jump_set_o
decoder_i.instr	decoder_i.jump_in_dec_o
decoder_i.instr	decoder_i.csr_op_o
decoder_i.instr	decoder_i.mret_insn_o
decoder_i.instr	decoder_i.alu_op_a_mux_sel_o
decoder_i.instr	decoder_i.multdiv_signed_mode_o
decoder_i.instr	decoder_i.csr_illegal
decoder_i.instr	decoder_i.regfile_raddr_b_o
decoder_i.instr	decoder_i.ebrk_insn_o
decoder_i.instr	decoder_i.imm_j_type_o
decoder_i.instr	decoder_i.data_type_o
decoder_i.instr	decoder_i.div_en_o
decoder_i.instr	decoder_i.csr_pipe_flush_o
decoder_i.instr	decoder_i.ecall_insn_o
decoder_i.instr	decoder_i.csr_access_o
decoder_i.instr	decoder_i.mult_en_o
decoder_i.instr	decoder_i.imm_u_type_o
decoder_i.instr	decoder_i.csr_op
decoder_i.instr	decoder_i.alu_op_b_mux_sel_o
decoder_i.instr	decoder_i.regfile_raddr_a_o
decoder_i.instr	decoder_i.zimm_rs1_type_o
decoder_i.instr	decoder_i.dret_insn_o
decoder_i.instr	decoder_i.multdiv_operator_o
decoder_i.instr	decoder_i.opcode
decoder_i.instr	decoder_i.regfile_waddr_o
decoder_i.instr	decoder_i.imm_b_type_o
decoder_i.instr	decoder_i.data_sign_extension_o
decoder_i.instr	decoder_i.illegal_insn
controller_i.EXC_CAUSE_STORE_ACCESS_FAULT	controller_i.exc_cause_o
decoder_i.jump_set_o	jump_set
decoder_i.opcode	decoder_i.regfile_we
decoder_i.opcode	decoder_i.imm_b_mux_sel_o
decoder_i.opcode	decoder_i.alu_operator_o
decoder_i.opcode	decoder_i.data_req_o
decoder_i.opcode	decoder_i.imm_a_mux_sel_o
decoder_i.opcode	decoder_i.wfi_insn_o
decoder_i.opcode	decoder_i.regfile_wdata_sel_o
decoder_i.opcode	decoder_i.jump_set_o
decoder_i.opcode	decoder_i.jump_in_dec_o
decoder_i.opcode	decoder_i.mret_insn_o
decoder_i.opcode	decoder_i.alu_op_a_mux_sel_o
decoder_i.opcode	decoder_i.csr_access_o
decoder_i.opcode	decoder_i.csr_illegal
decoder_i.opcode	decoder_i.ebrk_insn_o
decoder_i.opcode	decoder_i.data_type_o
decoder_i.opcode	decoder_i.div_en_o
decoder_i.opcode	decoder_i.ecall_insn_o
decoder_i.opcode	decoder_i.multdiv_signed_mode_o
decoder_i.opcode	decoder_i.mult_en_o
decoder_i.opcode	decoder_i.branch_in_dec_o
decoder_i.opcode	decoder_i.csr_op
decoder_i.opcode	decoder_i.alu_op_b_mux_sel_o
decoder_i.opcode	decoder_i.dret_insn_o
decoder_i.opcode	decoder_i.multdiv_operator_o
decoder_i.opcode	decoder_i.data_we_o
decoder_i.opcode	decoder_i.data_sign_extension_o
decoder_i.opcode	decoder_i.illegal_insn
controller_i.pc_mux_o	pc_mux_o
controller_i.ctrl_fsm_cs	controller_i.csr_save_id_o
controller_i.ctrl_fsm_cs	controller_i.debug_mode_d
controller_i.ctrl_fsm_cs	controller_i.ctrl_busy_o
controller_i.ctrl_fsm_cs	controller_i.nmi_mode_d
controller_i.ctrl_fsm_cs	controller_i.perf_tbranch_o
controller_i.ctrl_fsm_cs	controller_i.pc_mux_o
controller_i.ctrl_fsm_cs	controller_i.debug_cause_o
controller_i.ctrl_fsm_cs	controller_i.csr_save_if_o
controller_i.ctrl_fsm_cs	controller_i.instr_req_o
controller_i.ctrl_fsm_cs	controller_i.ctrl_fsm_ns
controller_i.ctrl_fsm_cs	controller_i.exc_cause_o
controller_i.ctrl_fsm_cs	controller_i.perf_jump_o
controller_i.ctrl_fsm_cs	controller_i.exc_req_d
controller_i.ctrl_fsm_cs	controller_i.halt_if
controller_i.ctrl_fsm_cs	controller_i.csr_mtval_o
controller_i.ctrl_fsm_cs	controller_i.pc_set_o
controller_i.ctrl_fsm_cs	controller_i.debug_csr_save_o
controller_i.ctrl_fsm_cs	controller_i.exc_pc_mux_o
controller_i.ctrl_fsm_cs	controller_i.flush_id
controller_i.ctrl_fsm_cs	controller_i.csr_restore_dret_id_o
controller_i.ctrl_fsm_cs	controller_i.csr_restore_mret_id_o
controller_i.ctrl_fsm_cs	controller_i.csr_save_cause_o
controller_i.ctrl_fsm_cs	controller_i.illegal_insn_d
decoder_i.regfile_raddr_b_o	decoder_i.illegal_reg_rv32e
decoder_i.regfile_raddr_b_o	regfile_raddr_b
controller_i.EXC_CAUSE_IRQ_EXTERNAL_M	controller_i.exc_cause_o
decoder_i.OP_B_IMM	decoder_i.alu_op_b_mux_sel_o
controller_i.EXC_PC_EXC	controller_i.exc_pc_mux_o
regfile_waddr	rfvi_reg_waddr_rd_o
regfile_waddr	registers_i.waddr_a_i
controller_i.perf_jump_o	perf_jump_o
controller_i.ebrk_insn	controller_i.ctrl_fsm_ns
controller_i.ebrk_insn	controller_i.csr_mtval_o
controller_i.ebrk_insn	controller_i.csr_save_id_o
controller_i.ebrk_insn	controller_i.csr_save_cause_o
controller_i.ebrk_insn	controller_i.exc_cause_o
controller_i.ebrk_insn	controller_i.flush_id
controller_i.ebrk_insn	controller_i.exc_req_d
controller_i.ebrk_insn	controller_i.pc_set_o
controller_i.mfip_id	controller_i.exc_cause_o
controller_i.branch_set_i	controller_i.perf_jump_o
controller_i.branch_set_i	controller_i.pc_mux_o
controller_i.branch_set_i	controller_i.pc_set_o
controller_i.branch_set_i	controller_i.perf_tbranch_o
controller_i.halt_if	controller_i.id_in_ready_o
controller_i.halt_if	controller_i.instr_valid_clear_o
instr_rdata_i	decoder_i.instr_rdata_i
instr_rdata_i	controller_i.instr_i
controller_i.csr_mtval_o	csr_mtval_o
test_en_i	registers_i.test_en_i
ecall_insn_dec	controller_i.ecall_insn_i
controller_i.csr_restore_dret_id_o	csr_restore_dret_id_o
controller_i.priv_mode_i	controller_i.illegal_umode
controller_i.priv_mode_i	controller_i.ebreak_into_debug
controller_i.priv_mode_i	controller_i.exc_cause_o
controller_i.wfi_insn_i	controller_i.wfi_insn
decoder_i.RF_WD_EX	decoder_i.regfile_wdata_sel_o
ex_valid_i	id_wb_fsm_ns
ex_valid_i	stall_branch
ex_valid_i	instr_ret_o
ex_valid_i	stall_multdiv
ex_valid_i	stall_lsu
ex_valid_i	stall_jump
ex_valid_i	regfile_we_wb
ex_valid_i	instr_multicycle_done_n
decoder_i.imm_s_type_o	imm_s_type
decoder_i.CSR_DSCRATCH0	decoder_i.csr_pipe_flush_o
decoder_i.CSR_DSCRATCH1	decoder_i.csr_pipe_flush_o
regfile_we_dec	regfile_we_wb
regfile_we_dec	regfile_we
controller_i.FIRST_FETCH	controller_i.ctrl_fsm_ns
controller_i.csr_mstatus_mie_i	controller_i.handle_irq
controller_i.ebreak_into_debug	controller_i.ctrl_fsm_ns
controller_i.ebreak_into_debug	controller_i.csr_save_id_o
controller_i.ebreak_into_debug	controller_i.debug_csr_save_o
controller_i.ebreak_into_debug	controller_i.exc_cause_o
controller_i.ebreak_into_debug	controller_i.flush_id
controller_i.ebreak_into_debug	controller_i.debug_cause_o
controller_i.ebreak_into_debug	controller_i.csr_save_cause_o
controller_i.ebreak_into_debug	controller_i.pc_set_o
div_en_dec	multdiv_en_dec
div_en_dec	div_en_id
decoder_i.ALU_SUB	decoder_i.alu_operator_o
decoder_i.ALU_SLTU	decoder_i.alu_operator_o
controller_i.EXC_PC_DBD	controller_i.exc_pc_mux_o
fetch_enable_i	controller_i.fetch_enable_i
controller_i.ecall_insn	controller_i.ctrl_fsm_ns
controller_i.ecall_insn	controller_i.csr_mtval_o
controller_i.ecall_insn	controller_i.csr_save_id_o
controller_i.ecall_insn	controller_i.csr_save_cause_o
controller_i.ecall_insn	controller_i.exc_cause_o
controller_i.ecall_insn	controller_i.flush_id
controller_i.ecall_insn	controller_i.exc_req_d
controller_i.ecall_insn	controller_i.pc_set_o
decoder_i.MD_OP_DIV	decoder_i.multdiv_operator_o
controller_i.flush_id	controller_i.instr_valid_clear_o
decoder_i.regfile_waddr_o	decoder_i.illegal_reg_rv32e
decoder_i.regfile_waddr_o	regfile_waddr
decoder_i.imm_b_type_o	imm_b_type
controller_i.enter_debug_mode	controller_i.ctrl_fsm_ns
controller_i.enter_debug_mode	controller_i.halt_if
controller_i.enter_debug_mode	controller_i.flush_id
registers_i.rf_reg	registers_i.rdata_a_o
registers_i.rf_reg	registers_i.rdata_b_o
controller_i.instr_valid_clear_o	instr_valid_clear_o
decoder_i.regfile_we	decoder_i.illegal_reg_rv32e
decoder_i.regfile_we	decoder_i.regfile_we_o
controller_i.IRQ_TAKEN	controller_i.ctrl_fsm_ns
controller_i.debug_mode_o	debug_mode_o
decoder_i.alu_operator_o	alu_operator
controller_i.debug_mode_d	controller_i.debug_mode_q
controller_i.csr_pipe_flush	controller_i.ctrl_fsm_ns
controller_i.csr_pipe_flush	controller_i.special_req
imm_i_type	imm_b
controller_i.debug_mode_q	controller_i.ctrl_fsm_ns
controller_i.debug_mode_q	controller_i.csr_save_id_o
controller_i.debug_mode_q	controller_i.pc_set_o
controller_i.debug_mode_q	controller_i.handle_irq
controller_i.debug_mode_q	controller_i.debug_csr_save_o
controller_i.debug_mode_q	controller_i.exc_cause_o
controller_i.debug_mode_q	controller_i.exc_pc_mux_o
controller_i.debug_mode_q	controller_i.flush_id
controller_i.debug_mode_q	controller_i.debug_cause_o
controller_i.debug_mode_q	controller_i.ctrl_busy_o
controller_i.debug_mode_q	controller_i.illegal_dret
controller_i.debug_mode_q	controller_i.debug_mode_o
controller_i.debug_mode_q	controller_i.enter_debug_mode
controller_i.debug_mode_q	controller_i.debug_mode_d
controller_i.debug_mode_q	controller_i.csr_save_cause_o
jump_in_dec	stall_jump
jump_in_dec	instr_multicycle
controller_i.illegal_dret	controller_i.illegal_insn_d
controller_i.DBG_CAUSE_HALTREQ	controller_i.debug_cause_o
instr_is_compressed_i	imm_b
instr_is_compressed_i	instr_ret_compressed_o
instr_is_compressed_i	controller_i.instr_is_compressed_i
alu_operand_a	alu_operand_a_ex_o
instr_executing	data_req_id
instr_executing	mult_en_id
instr_executing	regfile_we
instr_executing	div_en_id
controller_i.mret_insn_i	controller_i.mret_insn
decoder_i.zimm_rs1_type_o	zimm_rs1_type
imm_a_mux_sel	imm_a
controller_i.exc_pc_mux_o	exc_pc_mux_o
controller_i.illegal_insn_q	controller_i.ctrl_fsm_ns
controller_i.illegal_insn_q	controller_i.csr_mtval_o
controller_i.illegal_insn_q	controller_i.csr_save_id_o
controller_i.illegal_insn_q	controller_i.csr_save_cause_o
controller_i.illegal_insn_q	controller_i.exc_cause_o
controller_i.illegal_insn_q	controller_i.flush_id
controller_i.illegal_insn_q	controller_i.pc_set_o
controller_i.illegal_insn_i	controller_i.illegal_insn_d
controller_i.EXC_CAUSE_INSTR_ACCESS_FAULT	controller_i.exc_cause_o
controller_i.illegal_insn_d	controller_i.exc_req_d
controller_i.illegal_insn_d	controller_i.illegal_insn_q
controller_i.nmi_mode_q	controller_i.exc_cause_o
controller_i.nmi_mode_q	controller_i.handle_irq
controller_i.nmi_mode_q	controller_i.nmi_mode_d
ebrk_insn	controller_i.ebrk_insn_i
controller_i.BOOT_SET	controller_i.ctrl_fsm_ns
lsu_valid_i	id_wb_fsm_ns
lsu_valid_i	stall_branch
lsu_valid_i	instr_ret_o
lsu_valid_i	stall_multdiv
lsu_valid_i	stall_lsu
lsu_valid_i	stall_jump
lsu_valid_i	regfile_we_wb
lsu_valid_i	instr_multicycle_done_n
controller_i.stall_lsu_i	controller_i.stall
controller_i.nmi_mode_d	controller_i.nmi_mode_q
imm_b_mux_sel_dec	imm_b_mux_sel
decoder_i.RF_WD_CSR	decoder_i.regfile_wdata_sel_o
controller_i.csr_meip_i	controller_i.exc_cause_o
decoder_i.MD_OP_MULH	decoder_i.multdiv_operator_o
decoder_i.MD_OP_MULL	decoder_i.multdiv_operator_o
mret_insn_dec	controller_i.mret_insn_i
OP_A_FWD	alu_op_a_mux_sel
controller_i.PC_JUMP	controller_i.pc_mux_o
decoder_i.ALU_XOR	decoder_i.alu_operator_o
controller_i.instr_fetch_err	controller_i.ctrl_fsm_ns
controller_i.instr_fetch_err	controller_i.csr_mtval_o
controller_i.instr_fetch_err	controller_i.csr_save_id_o
controller_i.instr_fetch_err	controller_i.csr_save_cause_o
controller_i.instr_fetch_err	controller_i.exc_cause_o
controller_i.instr_fetch_err	controller_i.flush_id
controller_i.instr_fetch_err	controller_i.exc_req_d
controller_i.instr_fetch_err	controller_i.pc_set_o
dret_insn_dec	controller_i.dret_insn_i
decoder_i.data_we_o	data_we_id
decoder_i.CSR_DCSR	decoder_i.csr_pipe_flush_o
OP_B_IMM	alu_operand_b
OP_B_IMM	alu_op_b_mux_sel
decoder_i.sv2v_cast_290A1	decoder_i.csr_pipe_flush_o
alu_op_b_mux_sel_dec	alu_op_b_mux_sel
alu_op_b_mux_sel	alu_operand_b
decoder_i.regfile_we_o	regfile_we_dec
decoder_i.CSR_OP_READ	decoder_i.csr_op
decoder_i.CSR_OP_READ	decoder_i.csr_op_o
decoder_i.CSR_OP_READ	decoder_i.csr_pipe_flush_o
decoder_i.mret_insn_o	mret_insn_dec
controller_i.id_in_ready_o	controller_i.ctrl_fsm_ns
controller_i.id_in_ready_o	id_in_ready_o
decoder_i.sv2v_cast_DB892	decoder_i.opcode
controller_i.exc_req_q	controller_i.ctrl_fsm_ns
controller_i.exc_req_q	controller_i.csr_mtval_o
controller_i.exc_req_q	controller_i.csr_save_id_o
controller_i.exc_req_q	controller_i.csr_restore_mret_id_o
controller_i.exc_req_q	controller_i.pc_mux_o
controller_i.exc_req_q	controller_i.exc_cause_o
controller_i.exc_req_q	controller_i.exc_pc_mux_o
controller_i.exc_req_q	controller_i.flush_id
controller_i.exc_req_q	controller_i.csr_restore_dret_id_o
controller_i.exc_req_q	controller_i.nmi_mode_d
controller_i.exc_req_q	controller_i.csr_save_cause_o
controller_i.exc_req_q	controller_i.pc_set_o
controller_i.exc_req_q	controller_i.debug_mode_d
alu_operand_b	alu_operand_b_ex_o
illegal_insn_dec	illegal_insn_o
controller_i.DBG_CAUSE_EBREAK	controller_i.debug_cause_o
rst_ni	branch_set_q
rst_ni	instr_multicycle_done_q
rst_ni	id_wb_fsm_cs
rst_ni	controller_i.rst_ni
rst_ni	registers_i.rst_ni
controller_i.exc_req_d	controller_i.special_req
controller_i.exc_req_d	controller_i.exc_req_q
IMM_B_INCR_ADDR	imm_b_mux_sel
controller_i.EXC_CAUSE_IRQ_NM	controller_i.exc_cause_o
stall_branch	controller_i.stall_branch_i
registers_i.rf_reg_tmp	registers_i.rf_reg
priv_mode_i	controller_i.priv_mode_i
controller_i.debug_single_step_i	controller_i.ctrl_fsm_ns
controller_i.debug_single_step_i	controller_i.enter_debug_mode
controller_i.debug_single_step_i	controller_i.debug_csr_save_o
controller_i.debug_single_step_i	controller_i.exc_pc_mux_o
controller_i.debug_single_step_i	controller_i.flush_id
controller_i.debug_single_step_i	controller_i.debug_cause_o
controller_i.debug_single_step_i	controller_i.ctrl_busy_o
controller_i.debug_single_step_i	controller_i.pc_mux_o
controller_i.debug_single_step_i	controller_i.pc_set_o
controller_i.debug_single_step_i	controller_i.csr_save_if_o
controller_i.debug_single_step_i	controller_i.csr_save_cause_o
controller_i.debug_single_step_i	controller_i.debug_mode_d
controller_i.csr_mtip_i	controller_i.unused_csr_mtip