[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7741       tick       3103983       1413805       1366263       3103983 
      2   7741       tick       4600245       2205733       2176550       4600245 
      3   7741       tick       4583584       2200297       2182054       4583584 
      4   7741       tick       4588566       2200942       2181465       4588566 
      5   7741       tick       4596071       2205654       2189840       4596071 
      6   7741       tick       4584183       2201318       2182721       4584183 
      7   7741       tick       4582572       2200312       2184801       4582572 
      8   7741       tick       4590280       2203921       2185786       4590280 
      9   7741       tick       4581475       2200752       2182145       4581475 
     10   7741       tick       4598619       2205774       2189063       4598619 
     11   7741       tick       4587092       2201632       2180641       4587092 
     12   7741       tick       4595572       2206838       2177227       4595572 
     13   7741       tick       4599077       2207632       2182109       4599077 
     14   7741       tick       4597754       2208028       2167674       4597754 
     15   7741       tick       4615897       2215375       2172136       4615897 
     16   7741       tick       4594492       2205415       2176227       4594492 
     17   7741       tick       4603659       2208518       2178780       4603659 
     18   7741       tick       4592454       2204219       2180060       4592454 
     19   7741       tick       4583416       2200904       2184301       4583416 
     20   7741       exit       1259835        603811        594704       1259835 
