\doxysection{stm32wl55xx.\+h}
\hypertarget{stm32wl55xx_8h_source}{}\label{stm32wl55xx_8h_source}\index{Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wl55xx.h@{Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wl55xx.h}}
\mbox{\hyperlink{stm32wl55xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00035}00035\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32WL55xx\_H}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00036}00036\ \textcolor{preprocessor}{\#define\ \_\_STM32WL55xx\_H}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00038}00038\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00039}00039\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00040}00040\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00042}\mbox{\hyperlink{group__stm32wl55xx_ga1084887188d4039c39dc4d70e19ed378}{00042}}\ \textcolor{preprocessor}{\#define\ DUAL\_CORE}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00043}00043\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00053}00053\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00055}00055\ \ \ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00056}00056\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00057}00057\ \textcolor{comment}{\ \ /******\ \ Cortex-\/M0\ Processor\ Exceptions\ Numbers\ ****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00058}00058\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00059}00059\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/13,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00060}00060\ \ \ \ \ SVC\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00061}00061\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00062}00062\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00064}00064\ \textcolor{comment}{\ \ /*************\ \ STM32WLxx\ specific\ Interrupt\ Numbers\ on\ M0\ core\ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00065}00065\ \ \ \ \ TZIC\_ILA\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00066}00066\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\_PVM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 1,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00067}00067\ \ \ \ \ RTC\_LSECSS\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00069}00069\ \ \ \ \ RCC\_FLASH\_C1SEV\_IRQn\ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00070}00070\ \ \ \ \ EXTI1\_0\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00071}00071\ \ \ \ \ EXTI3\_2\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00072}00072\ \ \ \ \ EXTI15\_4\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00073}00073\ \ \ \ \ ADC\_COMP\_DAC\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00074}00074\ \ \ \ \ DMA1\_Channel1\_2\_3\_IRQn\ \ \ \ \ \ \ =\ 8,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00075}00075\ \ \ \ \ DMA1\_Channel4\_5\_6\_7\_IRQn\ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00076}00076\ \ \ \ \ DMA2\_DMAMUX1\_OVR\_IRQn\ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00077}00077\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00078}00078\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b}{LPTIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00079}00079\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740}{LPTIM3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00080}00080\ \ \ \ \ TIM1\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00081}00081\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 15,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00082}00082\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00083}00083\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 17,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00084}00084\ \ \ \ \ IPCC\_C2\_RX\_C2\_TX\_IRQn\ \ \ \ \ \ \ \ =\ 18,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00085}00085\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0}{HSEM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 19,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00086}00086\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 20,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00087}00087\ \ \ \ \ AES\_PKA\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 21,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00088}00088\ \ \ \ \ I2C1\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 22,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00089}00089\ \ \ \ \ I2C2\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00090}00090\ \ \ \ \ I2C3\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00091}00091\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00092}00092\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00093}00093\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00094}00094\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 28,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00095}00095\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 29,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00096}00096\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2}{SUBGHZSPI\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 30,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00097}00097\ \ \ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01}{SUBGHZ\_Radio\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 31,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00098}00098\ \ \ \}\ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00099}00099\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00101}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{00101}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00102}00102\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00103}00103\ \textcolor{comment}{/******\ \ Cortex-\/M4\ Processor\ Exceptions\ Numbers\ ****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00104}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{00104}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00105}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{00105}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/13,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00106}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{00106}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/12,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00107}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{00107}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/11,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00108}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{00108}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/10,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00109}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{00109}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00110}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{00110}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/4,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00111}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{00111}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00112}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{00112}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00114}00114\ \textcolor{comment}{/*************\ \ STM32WLxx\ specific\ Interrupt\ Numbers\ on\ M4\ core\ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00115}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{00115}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00116}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{00116}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\_PVM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 1,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00117}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a506e86367565059462095ec00f9fe8b1}{00117}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a506e86367565059462095ec00f9fe8b1}{TAMP\_STAMP\_LSECSS\_SSRU\_IRQn}}\ \ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00118}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{00118}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00119}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{00119}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00120}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{00120}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00121}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{00121}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00122}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{00122}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00123}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{00123}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 8,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00124}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{00124}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00125}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{00125}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00126}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{00126}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00127}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{00127}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\_Channel2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00128}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{00128}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\_Channel3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00129}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{00129}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\_Channel4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00130}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{00130}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\_Channel5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 15,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00131}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{00131}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\_Channel6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00132}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{00132}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\_Channel7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 17,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00133}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{00133}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 18,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00134}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd}{00134}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd}{DAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 19,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00135}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adbc476f8203f7993e7fbebd648548e1e}{00135}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adbc476f8203f7993e7fbebd648548e1e}{C2SEV\_PWR\_C2H\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 20,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00136}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616}{00136}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616}{COMP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 21,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00137}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{00137}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 22,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00138}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{00138}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\_BRK\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00139}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{00139}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\_UP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00140}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{00140}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\_TRG\_COM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00141}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{00141}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00142}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{00142}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00143}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{00143}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 28,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00144}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{00144}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 29,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00145}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{00145}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 30,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00146}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{00146}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 31,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00147}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{00147}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 32,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00148}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{00148}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 33,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00149}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{00149}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 34,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00150}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{00150}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 35,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00151}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{00151}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 36,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00152}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{00152}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 37,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00153}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{00153}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 38,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00154}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{00154}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 39,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00155}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b}{00155}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b}{LPTIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 40,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00156}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{00156}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 41,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00157}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{00157}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 42,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00158}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740}{00158}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740}{LPTIM3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 43,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00159}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2}{00159}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1fd097f89a924d0fd4517bb626ddd0c2}{SUBGHZSPI\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 44,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00160}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e3edfa14e8810109355c2cccbf38a9d}{00160}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e3edfa14e8810109355c2cccbf38a9d}{IPCC\_C1\_RX\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 45,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00161}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88ae853bff4623174d00b8acfa2f64da}{00161}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88ae853bff4623174d00b8acfa2f64da}{IPCC\_C1\_TX\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 46,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00162}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0}{00162}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4da8c99fc7d1041b6a09926652b915b0}{HSEM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 47,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00163}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{00163}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 48,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00164}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{00164}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 49,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00165}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01}{00165}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ca1914232d7f48b80556e63834ccb01}{SUBGHZ\_Radio\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 50,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00166}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92}{00166}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92}{AES\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 51,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00167}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{00167}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 52,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00168}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d}{00168}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a250f9dab2a4746b08cbe483603801a3d}{PKA\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 53,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00169}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{00169}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 54,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00170}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{00170}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\_Channel2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 55,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00171}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{00171}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\_Channel3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 56,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00172}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{00172}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\_Channel4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 57,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00173}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{00173}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\_Channel5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 58,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00174}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{00174}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\_Channel6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 59,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00175}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7}{00175}}\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7}{DMA2\_Channel7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 60,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00176}00176\ \ \ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb}{DMAMUX1\_OVR\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 61\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00177}\mbox{\hyperlink{group__Peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb}{00177}}\ \}\ \mbox{\hyperlink{group__Peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00181}00181\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00186}00186\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00190}00190\ \textcolor{preprocessor}{\#define\ \_\_CM0PLUS\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ \_\_VTOR\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 2U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ \_\_FPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00197}00197\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{core__cm0plus_8h}{core\_cm0plus.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M0+\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00198}00198\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00199}00199\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00203}\mbox{\hyperlink{group__Configuration__section__for__CMSIS_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{00203}}\ \textcolor{preprocessor}{\#define\ \_\_CM4\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00204}\mbox{\hyperlink{group__Configuration__section__for__CMSIS_ga4127d1b31aaf336fab3d7329d117f448}{00204}}\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00205}\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gaddbae1a1b57539f398eb5546a17de8f6}{00205}}\ \textcolor{preprocessor}{\#define\ \_\_VTOR\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ 1U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00206}\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{00206}}\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 4U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00207}\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gab58771b4ec03f9bdddc84770f7c95c68}{00207}}\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00208}\mbox{\hyperlink{group__Configuration__section__for__CMSIS_gac1ba8a48ca926bddc88be9bfd7d42641}{00208}}\ \textcolor{preprocessor}{\#define\ \_\_FPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00210}00210\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M4\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00212}00212\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00214}00214\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{system__stm32wlxx_8h}{system\_stm32wlxx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00215}00215\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00232}\mbox{\hyperlink{structADC__TypeDef}{00232}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00233}00233\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00234}\mbox{\hyperlink{structADC__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{00234}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00235}\mbox{\hyperlink{structADC__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{00235}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00236}\mbox{\hyperlink{structADC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00236}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00237}\mbox{\hyperlink{structADC__TypeDef_a7a12ab903dcfa91c96beb2e36562eed6}{00237}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00238}\mbox{\hyperlink{structADC__TypeDef_ad587bd6f59142b90c879b7c8aaf1bb8c}{00238}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00239}\mbox{\hyperlink{structADC__TypeDef_ad969d65fa03d3b7940bbc4250b773893}{00239}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_ad969d65fa03d3b7940bbc4250b773893}{SMPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00240}\mbox{\hyperlink{structADC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{00240}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00241}\mbox{\hyperlink{structADC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{00241}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00242}\mbox{\hyperlink{structADC__TypeDef_a8634248df172cd37d156a9d4df976a74}{00242}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_a8634248df172cd37d156a9d4df976a74}{TR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00243}\mbox{\hyperlink{structADC__TypeDef_a29b9c5387e26932298f220236bd69dee}{00243}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_a29b9c5387e26932298f220236bd69dee}{TR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00244}\mbox{\hyperlink{structADC__TypeDef_a0ffde5fc9674bafc8a44e80cf36953a3}{00244}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_a0ffde5fc9674bafc8a44e80cf36953a3}{CHSELR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00245}\mbox{\hyperlink{structADC__TypeDef_af3ffbe3e7e1def1ea3ed3d7e87f74d39}{00245}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_af3ffbe3e7e1def1ea3ed3d7e87f74d39}{TR3}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00246}\mbox{\hyperlink{structADC__TypeDef_a5a306d53debbd9976b95c1c90aff9b2a}{00246}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[4];\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00247}\mbox{\hyperlink{structADC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{00247}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00248}\mbox{\hyperlink{structADC__TypeDef_ad5cd16d95b750a62beb4a696925cbee4}{00248}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[23];}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00249}\mbox{\hyperlink{structADC__TypeDef_aee443a628cc2914005393b723b836c2a}{00249}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_aee443a628cc2914005393b723b836c2a}{AWD2CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00250}\mbox{\hyperlink{structADC__TypeDef_ab06ef5ee40897c98320733b78b837768}{00250}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_ab06ef5ee40897c98320733b78b837768}{AWD3CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00251}\mbox{\hyperlink{structADC__TypeDef_a483243a2e8c2c0cd24ae76385a9eb318}{00251}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED5[3];\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00252}\mbox{\hyperlink{structADC__TypeDef_ab52af14ef01c38de4adde4332a217421}{00252}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__TypeDef_ab52af14ef01c38de4adde4332a217421}{CALFACT}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00253}00253\ \}\ \mbox{\hyperlink{structADC__TypeDef}{ADC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00255}\mbox{\hyperlink{structADC__Common__TypeDef}{00255}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00256}00256\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00257}\mbox{\hyperlink{structADC__Common__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{00257}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structADC__Common__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00258}00258\ \}\ \mbox{\hyperlink{structADC__Common__TypeDef}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00259}00259\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00263}\mbox{\hyperlink{structAES__TypeDef}{00263}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00264}00264\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00265}\mbox{\hyperlink{structAES__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00265}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00266}\mbox{\hyperlink{structAES__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00266}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00267}\mbox{\hyperlink{structAES__TypeDef_ab8f0cee9139bdd013384279b5ca7b7a8}{00267}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_ab8f0cee9139bdd013384279b5ca7b7a8}{DINR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00268}\mbox{\hyperlink{structAES__TypeDef_a727638bfa712935b7bb81674486d6458}{00268}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a727638bfa712935b7bb81674486d6458}{DOUTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00269}\mbox{\hyperlink{structAES__TypeDef_a540a2334c5f7b36d267cd204ebe73863}{00269}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a540a2334c5f7b36d267cd204ebe73863}{KEYR0}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00270}\mbox{\hyperlink{structAES__TypeDef_a381c81d7df10a15903b09ddddfdda154}{00270}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a381c81d7df10a15903b09ddddfdda154}{KEYR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00271}\mbox{\hyperlink{structAES__TypeDef_a74329f3ed3d4cd96916a562b8c0fbfb6}{00271}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a74329f3ed3d4cd96916a562b8c0fbfb6}{KEYR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00272}\mbox{\hyperlink{structAES__TypeDef_acc956c181c904baaa08f4de7e62bc647}{00272}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_acc956c181c904baaa08f4de7e62bc647}{KEYR3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00273}\mbox{\hyperlink{structAES__TypeDef_a6f1a00c7ee672e33574cf2798d10b4fb}{00273}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a6f1a00c7ee672e33574cf2798d10b4fb}{IVR0}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00274}\mbox{\hyperlink{structAES__TypeDef_a3d3462f0fc544ffe52d4f7d0103a6f59}{00274}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a3d3462f0fc544ffe52d4f7d0103a6f59}{IVR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00275}\mbox{\hyperlink{structAES__TypeDef_a2d71bb740b9ea915f05427623b40ab55}{00275}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a2d71bb740b9ea915f05427623b40ab55}{IVR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00276}\mbox{\hyperlink{structAES__TypeDef_a4dc6b5708d56b1870c970c45e5314916}{00276}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a4dc6b5708d56b1870c970c45e5314916}{IVR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00277}\mbox{\hyperlink{structAES__TypeDef_afa7abf06fa1b34ac6cd58415abe0e256}{00277}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_afa7abf06fa1b34ac6cd58415abe0e256}{KEYR4}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00278}\mbox{\hyperlink{structAES__TypeDef_a8e00ebc68e69a9527059120798e48af6}{00278}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a8e00ebc68e69a9527059120798e48af6}{KEYR5}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00279}\mbox{\hyperlink{structAES__TypeDef_af66276e9e3c3d852d7aef38688158f79}{00279}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_af66276e9e3c3d852d7aef38688158f79}{KEYR6}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00280}\mbox{\hyperlink{structAES__TypeDef_afc0767a0bb1c1169de50f70962af0ddb}{00280}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_afc0767a0bb1c1169de50f70962af0ddb}{KEYR7}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00281}\mbox{\hyperlink{structAES__TypeDef_ab2845d8a28f022e11db9203ae4f10e52}{00281}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_ab2845d8a28f022e11db9203ae4f10e52}{SUSP0R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00282}\mbox{\hyperlink{structAES__TypeDef_a77bc88f5d51f276b4b65504e8026d637}{00282}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a77bc88f5d51f276b4b65504e8026d637}{SUSP1R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00283}\mbox{\hyperlink{structAES__TypeDef_ab232392610ee61f18af8b2054610e0f2}{00283}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_ab232392610ee61f18af8b2054610e0f2}{SUSP2R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00284}\mbox{\hyperlink{structAES__TypeDef_a2042d25f011691711cc4613771bdc5d6}{00284}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a2042d25f011691711cc4613771bdc5d6}{SUSP3R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00285}\mbox{\hyperlink{structAES__TypeDef_af1e6d5f1aff2946fa3dc78f83cdbd6f8}{00285}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_af1e6d5f1aff2946fa3dc78f83cdbd6f8}{SUSP4R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00286}\mbox{\hyperlink{structAES__TypeDef_a68a69835e932e0ec40d4f1ee68fdf81e}{00286}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a68a69835e932e0ec40d4f1ee68fdf81e}{SUSP5R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00287}\mbox{\hyperlink{structAES__TypeDef_ab08b7a0ae06a0c3b4b8e0287fa64eefc}{00287}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_ab08b7a0ae06a0c3b4b8e0287fa64eefc}{SUSP6R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00288}\mbox{\hyperlink{structAES__TypeDef_a36453d9986d0f2b0e777ef3f5dca8908}{00288}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structAES__TypeDef_a36453d9986d0f2b0e777ef3f5dca8908}{SUSP7R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00289}00289\ \}\ \mbox{\hyperlink{structAES__TypeDef}{AES\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00290}00290\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00294}\mbox{\hyperlink{structCOMP__TypeDef}{00294}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00295}00295\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00296}\mbox{\hyperlink{structCOMP__TypeDef_a876dd0a8546697065f406b7543e27af2}{00296}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structCOMP__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00297}00297\ \}\ \mbox{\hyperlink{structCOMP__TypeDef}{COMP\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00298}00298\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00299}\mbox{\hyperlink{structCOMP__Common__TypeDef}{00299}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00300}00300\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00301}\mbox{\hyperlink{structCOMP__Common__TypeDef_a876dd0a8546697065f406b7543e27af2}{00301}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structCOMP__Common__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00302}00302\ \}\ \mbox{\hyperlink{structCOMP__Common__TypeDef}{COMP\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00303}00303\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00307}\mbox{\hyperlink{structCRC__TypeDef}{00307}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00308}00308\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00309}\mbox{\hyperlink{structCRC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{00309}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structCRC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00310}\mbox{\hyperlink{structCRC__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}{00310}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structCRC__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00311}\mbox{\hyperlink{structCRC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00311}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structCRC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00312}\mbox{\hyperlink{structCRC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{00312}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structCRC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00313}\mbox{\hyperlink{structCRC__TypeDef_af29f59e3e9149946df6717c205eaac7c}{00313}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structCRC__TypeDef_af29f59e3e9149946df6717c205eaac7c}{INIT}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00314}\mbox{\hyperlink{structCRC__TypeDef_a9037a11797290aef4ac48048c07e2e89}{00314}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structCRC__TypeDef_a9037a11797290aef4ac48048c07e2e89}{POL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00315}00315\ \}\ \mbox{\hyperlink{structCRC__TypeDef}{CRC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00316}00316\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00320}\mbox{\hyperlink{structDAC__TypeDef}{00320}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00321}00321\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00322}\mbox{\hyperlink{structDAC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00322}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00323}\mbox{\hyperlink{structDAC__TypeDef_a896bbb7153af0b67ad772360feaceeb4}{00323}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00324}\mbox{\hyperlink{structDAC__TypeDef_ac2bb55b037b800a25852736afdd7a258}{00324}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00325}\mbox{\hyperlink{structDAC__TypeDef_ae9028b8bcb5118b7073165fb50fcd559}{00325}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_ae9028b8bcb5118b7073165fb50fcd559}{DHR12L1}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00326}\mbox{\hyperlink{structDAC__TypeDef_ad0a200e12acad17a5c7d2059159ea7e1}{00326}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8R1}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00327}\mbox{\hyperlink{structDAC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{00327}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00328}\mbox{\hyperlink{structDAC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{00328}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00329}\mbox{\hyperlink{structDAC__TypeDef_af2b40c5e36a5e861490988275499e158}{00329}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00330}\mbox{\hyperlink{structDAC__TypeDef_a1590b77e57f17e75193da259da72095e}{00330}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a1590b77e57f17e75193da259da72095e}{DHR12RD}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00331}\mbox{\hyperlink{structDAC__TypeDef_acc269320aff0a6482730224a4b641a59}{00331}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_acc269320aff0a6482730224a4b641a59}{DHR12LD}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00332}\mbox{\hyperlink{structDAC__TypeDef_a9590269cba8412f1be96b0ddb846ef44}{00332}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00333}\mbox{\hyperlink{structDAC__TypeDef_aa710505be03a41981c35bacc7ce20746}{00333}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_aa710505be03a41981c35bacc7ce20746}{DOR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00334}\mbox{\hyperlink{structDAC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{00334}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00335}\mbox{\hyperlink{structDAC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00335}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00336}\mbox{\hyperlink{structDAC__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{00336}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00337}\mbox{\hyperlink{structDAC__TypeDef_a27af4e9f888f0b7b1e8da7e002d98798}{00337}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00338}\mbox{\hyperlink{structDAC__TypeDef_a2f1b1c5dc8845e9975fd4e389f3d61df}{00338}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a2f1b1c5dc8845e9975fd4e389f3d61df}{SHSR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00339}\mbox{\hyperlink{structDAC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}{00339}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00340}\mbox{\hyperlink{structDAC__TypeDef_a32bcc4a8d05220fba0dc44a6cd289a5b}{00340}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a32bcc4a8d05220fba0dc44a6cd289a5b}{SHHR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00341}\mbox{\hyperlink{structDAC__TypeDef_a0fa3fb0105403a3cc45c5199a7cf18aa}{00341}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDAC__TypeDef_a0fa3fb0105403a3cc45c5199a7cf18aa}{SHRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00342}00342\ \}\ \mbox{\hyperlink{structDAC__TypeDef}{DAC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00344}00344\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00345}00345\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00349}\mbox{\hyperlink{structDBGMCU__TypeDef}{00349}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00350}00350\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00351}\mbox{\hyperlink{structDBGMCU__TypeDef_a24df28d0e440321b21f6f07b3bb93dea}{00351}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00352}\mbox{\hyperlink{structDBGMCU__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00352}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00353}\mbox{\hyperlink{structDBGMCU__TypeDef_a2d531df35272b1f3d787e5726ed5c52c}{00353}}\ \ \ uint32\_t\ RESERVED1[13];\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00354}\mbox{\hyperlink{structDBGMCU__TypeDef_a28c36c82c92159d332e737b3eb3e91f8}{00354}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_a28c36c82c92159d332e737b3eb3e91f8}{APB1FZR1}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00355}\mbox{\hyperlink{structDBGMCU__TypeDef_a30d0ff4808d959eb83836fa7e3688a60}{00355}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_a30d0ff4808d959eb83836fa7e3688a60}{C2APB1FZR1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00356}\mbox{\hyperlink{structDBGMCU__TypeDef_acd2e6232df2a59e1404b361408dcd3af}{00356}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_acd2e6232df2a59e1404b361408dcd3af}{APB1FZR2}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00357}\mbox{\hyperlink{structDBGMCU__TypeDef_ad65b418332870e9fe27c36ccf05acb38}{00357}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_ad65b418332870e9fe27c36ccf05acb38}{C2APB1FZR2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00358}\mbox{\hyperlink{structDBGMCU__TypeDef_a28c34e6f73e221c57a5464377d5caf82}{00358}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_a28c34e6f73e221c57a5464377d5caf82}{APB2FZR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00359}\mbox{\hyperlink{structDBGMCU__TypeDef_ad27661c3c2624865080bf813ccee80cf}{00359}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDBGMCU__TypeDef_ad27661c3c2624865080bf813ccee80cf}{C2APB2FZR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00360}00360\ \}\ \mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00361}00361\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00366}\mbox{\hyperlink{structDMA__Channel__TypeDef}{00366}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00367}00367\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00368}\mbox{\hyperlink{structDMA__Channel__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{00368}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDMA__Channel__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00369}\mbox{\hyperlink{structDMA__Channel__TypeDef_aae019365e4288337da20775971c1a123}{00369}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDMA__Channel__TypeDef_aae019365e4288337da20775971c1a123}{CNDTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00370}\mbox{\hyperlink{structDMA__Channel__TypeDef_a07aacf332c9bf310ff5be02140f892e1}{00370}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDMA__Channel__TypeDef_a07aacf332c9bf310ff5be02140f892e1}{CPAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00371}\mbox{\hyperlink{structDMA__Channel__TypeDef_ab51edd49cb9294ebe2db18fb5cf399dd}{00371}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDMA__Channel__TypeDef_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00372}00372\ \}\ \mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\_Channel\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00374}\mbox{\hyperlink{structDMA__TypeDef}{00374}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00375}00375\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00376}\mbox{\hyperlink{structDMA__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{00376}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDMA__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00377}\mbox{\hyperlink{structDMA__TypeDef_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{00377}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structDMA__TypeDef_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00378}00378\ \}\ \mbox{\hyperlink{structDMA__TypeDef}{DMA\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00379}00379\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00383}\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{00383}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00384}00384\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00385}\mbox{\hyperlink{structDMAMUX__Channel__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{00385}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{structDMAMUX__Channel__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00386}00386\ \}\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\_Channel\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00387}00387\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00388}\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{00388}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00389}00389\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00390}\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef_a876dd0a8546697065f406b7543e27af2}{00390}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00391}\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}{00391}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00392}00392\ \}\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\_ChannelStatus\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00394}\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{00394}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00395}00395\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00396}\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef_af617ec455f55f9d75a3cd87886ed0db2}{00396}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00397}00397\ \}\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\_RequestGen\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00398}00398\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00399}\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{00399}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00400}00400\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00401}\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef_acd15854a6b0590daecbc44dd3e4e0bff}{00401}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef_acd15854a6b0590daecbc44dd3e4e0bff}{RGSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00402}\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef_a38d23c49e57da98eddc7e80805a53d01}{00402}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00403}00403\ \}\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\_RequestGenStatus\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00408}\mbox{\hyperlink{structEXTI__TypeDef}{00408}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00409}00409\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00410}\mbox{\hyperlink{structEXTI__TypeDef_a9977ed8528793541e579a317b264e657}{00410}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a9977ed8528793541e579a317b264e657}{RTSR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00411}\mbox{\hyperlink{structEXTI__TypeDef_af19a6271cc16f9052ca5b8933fdedec2}{00411}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_af19a6271cc16f9052ca5b8933fdedec2}{FTSR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00412}\mbox{\hyperlink{structEXTI__TypeDef_a1505a648822329eafa565c3fd5589b6c}{00412}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a1505a648822329eafa565c3fd5589b6c}{SWIER1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00413}\mbox{\hyperlink{structEXTI__TypeDef_a4270c3f84d19ae7e5ddac96cf36fb9fe}{00413}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00414}\mbox{\hyperlink{structEXTI__TypeDef_ad03de462eb3f92e5a629f830826eb096}{00414}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED1[4];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00415}\mbox{\hyperlink{structEXTI__TypeDef_a07bacdf23d9c3a8692d99cc2930c1ed1}{00415}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a07bacdf23d9c3a8692d99cc2930c1ed1}{RTSR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00416}\mbox{\hyperlink{structEXTI__TypeDef_a5f69f8f69bc737360b01b0e066643592}{00416}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a5f69f8f69bc737360b01b0e066643592}{FTSR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00417}\mbox{\hyperlink{structEXTI__TypeDef_a0e17561a663731942ae2a24ccfeda992}{00417}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a0e17561a663731942ae2a24ccfeda992}{SWIER2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00418}\mbox{\hyperlink{structEXTI__TypeDef_afa9403cd8cce41e2f668bb31b5821efa}{00418}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_afa9403cd8cce41e2f668bb31b5821efa}{PR2}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00419}\mbox{\hyperlink{structEXTI__TypeDef_a0809b0aca6fe610b48402843b1e34f12}{00419}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED2[4];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00420}\mbox{\hyperlink{structEXTI__TypeDef_a8ad155b8892db1f0d074a8e4a1564a69}{00420}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED3[8];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00421}\mbox{\hyperlink{structEXTI__TypeDef_a8a6da2c6cdb4b75f56e5350e399e3fde}{00421}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED4[8];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00422}\mbox{\hyperlink{structEXTI__TypeDef_a86124759eb82b2816e3b8e19e578ae23}{00422}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a86124759eb82b2816e3b8e19e578ae23}{IMR1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00423}\mbox{\hyperlink{structEXTI__TypeDef_a35cb1cf342522c35163ca68d129225bb}{00423}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a35cb1cf342522c35163ca68d129225bb}{EMR1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00424}\mbox{\hyperlink{structEXTI__TypeDef_ae54cec79ada5312b7c900cdfbd07a8a9}{00424}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED5[2];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00425}\mbox{\hyperlink{structEXTI__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}{00425}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00426}\mbox{\hyperlink{structEXTI__TypeDef_a230867a7be42661d545fcb8c6667490d}{00426}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a230867a7be42661d545fcb8c6667490d}{EMR2}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00427}\mbox{\hyperlink{structEXTI__TypeDef_af75d37c295d1e8fcfe7e4da437743415}{00427}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED8[10];\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00428}\mbox{\hyperlink{structEXTI__TypeDef_ab8efedbc657f99209359fec332f799db}{00428}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_ab8efedbc657f99209359fec332f799db}{C2IMR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00429}\mbox{\hyperlink{structEXTI__TypeDef_addeefb434dd1b9a76c4b856b1ad2b732}{00429}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_addeefb434dd1b9a76c4b856b1ad2b732}{C2EMR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00430}\mbox{\hyperlink{structEXTI__TypeDef_af2f6e7afae47b6c8822366663f7bda2d}{00430}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED9[2];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00431}\mbox{\hyperlink{structEXTI__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}{00431}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}{C2IMR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00432}\mbox{\hyperlink{structEXTI__TypeDef_a5f29c8b62471283dab069ead6db92854}{00432}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structEXTI__TypeDef_a5f29c8b62471283dab069ead6db92854}{C2EMR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00433}00433\ \}\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00434}00434\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00438}\mbox{\hyperlink{structFLASH__TypeDef}{00438}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00439}00439\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00440}\mbox{\hyperlink{structFLASH__TypeDef_a9cb55206b29a8c16354747c556ab8bea}{00440}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a9cb55206b29a8c16354747c556ab8bea}{ACR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00441}\mbox{\hyperlink{structFLASH__TypeDef_afed2894a9eb7ad0747c4b9620f26e8bf}{00441}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_afed2894a9eb7ad0747c4b9620f26e8bf}{ACR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00442}\mbox{\hyperlink{structFLASH__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}{00442}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00443}\mbox{\hyperlink{structFLASH__TypeDef_afc4900646681dfe1ca43133d376c4423}{00443}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00444}\mbox{\hyperlink{structFLASH__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00444}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00445}\mbox{\hyperlink{structFLASH__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00445}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00446}\mbox{\hyperlink{structFLASH__TypeDef_abe203f827d2e33c7f162e4170b6dfdb3}{00446}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00447}\mbox{\hyperlink{structFLASH__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{00447}}\ \ \ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00448}\mbox{\hyperlink{structFLASH__TypeDef_a0a5451bd489a6183347939eecfb69b14}{00448}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a0a5451bd489a6183347939eecfb69b14}{OPTR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00449}\mbox{\hyperlink{structFLASH__TypeDef_abccadcbffce527241193860a464ec6e8}{00449}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_abccadcbffce527241193860a464ec6e8}{PCROP1ASR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00450}\mbox{\hyperlink{structFLASH__TypeDef_ab3f40e9835d8abb8b42a3bde32967c77}{00450}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_ab3f40e9835d8abb8b42a3bde32967c77}{PCROP1AER}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00451}\mbox{\hyperlink{structFLASH__TypeDef_a503024fb8ce3251295cb464cb2fc296a}{00451}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a503024fb8ce3251295cb464cb2fc296a}{WRP1AR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00452}\mbox{\hyperlink{structFLASH__TypeDef_a6c4436204616aa7b8494c93cc3a58cee}{00452}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a6c4436204616aa7b8494c93cc3a58cee}{WRP1BR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00453}\mbox{\hyperlink{structFLASH__TypeDef_a905a9adf28eeab5004bedafa3cc6a45a}{00453}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a905a9adf28eeab5004bedafa3cc6a45a}{PCROP1BSR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00454}\mbox{\hyperlink{structFLASH__TypeDef_addce94bf5cf5ff6335b853939e97d3d7}{00454}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_addce94bf5cf5ff6335b853939e97d3d7}{PCROP1BER}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00455}\mbox{\hyperlink{structFLASH__TypeDef_abd9e215e3258cb07966f2c192d52fa5c}{00455}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_abd9e215e3258cb07966f2c192d52fa5c}{IPCCBR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00456}\mbox{\hyperlink{structFLASH__TypeDef_a16f8328b824869e19e116921616ac811}{00456}}\ \ \ uint32\_t\ RESERVED2[7];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00457}\mbox{\hyperlink{structFLASH__TypeDef_a9c827388019974a9299adbdd27500769}{00457}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a9c827388019974a9299adbdd27500769}{C2ACR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00458}\mbox{\hyperlink{structFLASH__TypeDef_ace493f3255a930643af0884cba1891b4}{00458}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_ace493f3255a930643af0884cba1891b4}{C2SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00459}\mbox{\hyperlink{structFLASH__TypeDef_a189e6e34cb9d39427960589f4b8f1495}{00459}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a189e6e34cb9d39427960589f4b8f1495}{C2CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00460}\mbox{\hyperlink{structFLASH__TypeDef_a3707efeb419922a7a78ed0519272c5cd}{00460}}\ \ \ uint32\_t\ RESERVED3[6];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00461}\mbox{\hyperlink{structFLASH__TypeDef_a7ba4cf58616e1bd452463656c7975c57}{00461}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_a7ba4cf58616e1bd452463656c7975c57}{SFR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00462}\mbox{\hyperlink{structFLASH__TypeDef_aa0764e1fe5a64c4d241cea6602632bc6}{00462}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structFLASH__TypeDef_aa0764e1fe5a64c4d241cea6602632bc6}{SRRVR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00463}00463\ \}\ \mbox{\hyperlink{structFLASH__TypeDef}{FLASH\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00468}\mbox{\hyperlink{structGPIO__TypeDef}{00468}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00469}00469\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00470}\mbox{\hyperlink{structGPIO__TypeDef_a2b671a94c63a612f81e0e9de8152d01c}{00470}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00471}\mbox{\hyperlink{structGPIO__TypeDef_a9543592bda60cb5261075594bdeedac9}{00471}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_a9543592bda60cb5261075594bdeedac9}{OTYPER}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00472}\mbox{\hyperlink{structGPIO__TypeDef_a328d16cc6213783ede54e4059ffd50a3}{00472}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00473}\mbox{\hyperlink{structGPIO__TypeDef_abeed38529bd7b8de082e490e5d4f1727}{00473}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00474}\mbox{\hyperlink{structGPIO__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}{00474}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00475}\mbox{\hyperlink{structGPIO__TypeDef_abff7fffd2b5a718715a130006590c75c}{00475}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_abff7fffd2b5a718715a130006590c75c}{ODR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00476}\mbox{\hyperlink{structGPIO__TypeDef_ac25dd6b9e3d55e17589195b461c5ec80}{00476}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00477}\mbox{\hyperlink{structGPIO__TypeDef_a2612a0f4b3fbdbb6293f6dc70105e190}{00477}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00478}\mbox{\hyperlink{structGPIO__TypeDef_ab67c1158c04450d19ad483dcd2192e43}{00478}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AFR[2];\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00479}\mbox{\hyperlink{structGPIO__TypeDef_a092e59d908b2ca112e31047e942340cb}{00479}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGPIO__TypeDef_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00480}00480\ \}\ \mbox{\hyperlink{structGPIO__TypeDef}{GPIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00481}00481\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00485}\mbox{\hyperlink{structGTZC__TZSC__TypeDef}{00485}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}\{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00486}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00486}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00487}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_a3fbace6e037136ce066518ee2fade33d}{00487}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[3];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00488}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_a55862d648a0def7a39e6428e48db4ba0}{00488}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a55862d648a0def7a39e6428e48db4ba0}{SECCFGR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00489}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_afa70d795ffe61b2e115a24867fe1412f}{00489}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[3];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00490}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_a6cf1d42ee9a2f5b3e05232d130f834ec}{00490}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a6cf1d42ee9a2f5b3e05232d130f834ec}{PRIVCFGR1}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00491}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_a1a0d3806c1ee551e3bc536e2fc690bda}{00491}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED3[67];\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00492}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_ac2a7cac1eb0fa8484cfdc6d011e54fbf}{00492}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_ac2a7cac1eb0fa8484cfdc6d011e54fbf}{MPCWM1\_UPWMR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00493}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_a2a370652920aff65aaef0666e363e35d}{00493}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a2a370652920aff65aaef0666e363e35d}{MPCWM1\_UPWWMR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00494}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_a5155382fa7dea4d5012bf07ad4cb4558}{00494}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a5155382fa7dea4d5012bf07ad4cb4558}{MPCWM2\_UPWMR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00495}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{00495}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00496}\mbox{\hyperlink{structGTZC__TZSC__TypeDef_a0821cb33936bff498c0c640391579846}{00496}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef_a0821cb33936bff498c0c640391579846}{MPCWM3\_UPWMR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00497}00497\ \}\ \mbox{\hyperlink{structGTZC__TZSC__TypeDef}{GTZC\_TZSC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00499}\mbox{\hyperlink{structGTZC__TZIC__TypeDef}{00499}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}\{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00500}\mbox{\hyperlink{structGTZC__TZIC__TypeDef_a2c623191ce9d78bdfc4fa7d44109887f}{00500}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZIC__TypeDef_a2c623191ce9d78bdfc4fa7d44109887f}{IER1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00501}\mbox{\hyperlink{structGTZC__TZIC__TypeDef_a3fbace6e037136ce066518ee2fade33d}{00501}}\ \ \ uint32\_t\ RESERVED1[3];\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00502}\mbox{\hyperlink{structGTZC__TZIC__TypeDef_a9e1dd63e40377ac952c3bf069f41f220}{00502}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZIC__TypeDef_a9e1dd63e40377ac952c3bf069f41f220}{MISR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00503}\mbox{\hyperlink{structGTZC__TZIC__TypeDef_afa70d795ffe61b2e115a24867fe1412f}{00503}}\ \ \ uint32\_t\ RESERVED2[3];\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00504}\mbox{\hyperlink{structGTZC__TZIC__TypeDef_ae8e06dfaca046690b61036654bd7d98f}{00504}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structGTZC__TZIC__TypeDef_ae8e06dfaca046690b61036654bd7d98f}{ICR1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00505}00505\ \}\ \mbox{\hyperlink{structGTZC__TZIC__TypeDef}{GTZC\_TZIC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00506}00506\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00510}\mbox{\hyperlink{structHSEM__TypeDef}{00510}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00511}00511\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00512}\mbox{\hyperlink{structHSEM__TypeDef_ad63cd5733bd83ab8d7e8dc00d81bf78e}{00512}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ R[16];\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00513}\mbox{\hyperlink{structHSEM__TypeDef_aed66534e00034a64ac68f6b775f2a51d}{00513}}\ \ \ \ uint32\_t\ \ Reserved1[16];\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00514}\mbox{\hyperlink{structHSEM__TypeDef_a05a6248fa13bb3550041fec15e7bf36f}{00514}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RLR[16];\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00515}\mbox{\hyperlink{structHSEM__TypeDef_a034041a25c510fa0992b4a74ba368182}{00515}}\ \ \ \ uint32\_t\ \ Reserved2[16];\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00516}\mbox{\hyperlink{structHSEM__TypeDef_a4946861e406fb6bee3f60d697fbaf37b}{00516}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a4946861e406fb6bee3f60d697fbaf37b}{C1IER}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00517}\mbox{\hyperlink{structHSEM__TypeDef_af3877a8db1cbed614cdbce2ee256b677}{00517}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_af3877a8db1cbed614cdbce2ee256b677}{C1ICR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00518}\mbox{\hyperlink{structHSEM__TypeDef_a382114eb443044dc93476aabdd0b9d5b}{00518}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a382114eb443044dc93476aabdd0b9d5b}{C1ISR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00519}\mbox{\hyperlink{structHSEM__TypeDef_a95c2a920d6552f69191bf1d168dbdaad}{00519}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a95c2a920d6552f69191bf1d168dbdaad}{C1MISR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00520}\mbox{\hyperlink{structHSEM__TypeDef_a5e9388284969126cb857aa821824fb1e}{00520}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a5e9388284969126cb857aa821824fb1e}{C2IER}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00521}\mbox{\hyperlink{structHSEM__TypeDef_a33307e78abadc2e962c11bd9ff7b7cd1}{00521}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a33307e78abadc2e962c11bd9ff7b7cd1}{C2ICR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00522}\mbox{\hyperlink{structHSEM__TypeDef_a8d87d6b24326561113dd40ece1ab92d3}{00522}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a8d87d6b24326561113dd40ece1ab92d3}{C2ISR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00523}\mbox{\hyperlink{structHSEM__TypeDef_a89da1b3a852cf994180c980f3df32635}{00523}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a89da1b3a852cf994180c980f3df32635}{C2MISR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00524}\mbox{\hyperlink{structHSEM__TypeDef_a853251fee2b6eb39a36cc961760f076e}{00524}}\ \ \ \ uint32\_t\ \ Reserved[8];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00525}\mbox{\hyperlink{structHSEM__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00525}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00526}\mbox{\hyperlink{structHSEM__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}{00526}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00527}00527\ \}\ \mbox{\hyperlink{structHSEM__TypeDef}{HSEM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00528}00528\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00529}\mbox{\hyperlink{structHSEM__Common__TypeDef}{00529}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00530}00530\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00531}\mbox{\hyperlink{structHSEM__Common__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{00531}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__Common__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00532}\mbox{\hyperlink{structHSEM__Common__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{00532}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__Common__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00533}\mbox{\hyperlink{structHSEM__Common__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{00533}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__Common__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00534}\mbox{\hyperlink{structHSEM__Common__TypeDef_a524e134cec519206cb41d0545e382978}{00534}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structHSEM__Common__TypeDef_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00535}00535\ \}\ \mbox{\hyperlink{structHSEM__Common__TypeDef}{HSEM\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00536}00536\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00540}\mbox{\hyperlink{structI2C__TypeDef}{00540}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00541}00541\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00542}\mbox{\hyperlink{structI2C__TypeDef_ab0ec7102960640751d44e92ddac994f0}{00542}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00543}\mbox{\hyperlink{structI2C__TypeDef_afdfa307571967afb1d97943e982b6586}{00543}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00544}\mbox{\hyperlink{structI2C__TypeDef_a08b4be0d626a00f26bc295b379b3bba6}{00544}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00545}\mbox{\hyperlink{structI2C__TypeDef_ab5c57ffed0351fa064038939a6c0bbf6}{00545}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00546}\mbox{\hyperlink{structI2C__TypeDef_a5576a30ffbe0a0800ce7788610327677}{00546}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00547}\mbox{\hyperlink{structI2C__TypeDef_a95187d83f061ebbddd8668d0db3fbaa5}{00547}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00548}\mbox{\hyperlink{structI2C__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{00548}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00549}\mbox{\hyperlink{structI2C__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{00549}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00550}\mbox{\hyperlink{structI2C__TypeDef_af427631ab4515bb1f16bf5869682c18b}{00550}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_af427631ab4515bb1f16bf5869682c18b}{PECR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00551}\mbox{\hyperlink{structI2C__TypeDef_a9bf29a9104cb5569823ab892174f9c8c}{00551}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00552}\mbox{\hyperlink{structI2C__TypeDef_ad7e8d785fff2acfeb8814e43bda8dd72}{00552}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structI2C__TypeDef_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00553}00553\ \}\ \mbox{\hyperlink{structI2C__TypeDef}{I2C\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00558}\mbox{\hyperlink{structIPCC__TypeDef}{00558}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00559}00559\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00560}\mbox{\hyperlink{structIPCC__TypeDef_ad9cf9b4e17dc4b5d90568ff92ee3bcf0}{00560}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_ad9cf9b4e17dc4b5d90568ff92ee3bcf0}{C1CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00561}\mbox{\hyperlink{structIPCC__TypeDef_a5be27696e7453f3d1157ef8613794374}{00561}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_a5be27696e7453f3d1157ef8613794374}{C1MR}}\ ;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00562}\mbox{\hyperlink{structIPCC__TypeDef_a7022954ae328faa673f499eebf571364}{00562}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_a7022954ae328faa673f499eebf571364}{C1SCR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00563}\mbox{\hyperlink{structIPCC__TypeDef_a9ece4682dfc8b988ae6372a605a14d5f}{00563}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_a9ece4682dfc8b988ae6372a605a14d5f}{C1TOC2SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00564}\mbox{\hyperlink{structIPCC__TypeDef_a189e6e34cb9d39427960589f4b8f1495}{00564}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_a189e6e34cb9d39427960589f4b8f1495}{C2CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00565}\mbox{\hyperlink{structIPCC__TypeDef_a4e247a98efbddf429d6b0adf825e8b18}{00565}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_a4e247a98efbddf429d6b0adf825e8b18}{C2MR}}\ ;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00566}\mbox{\hyperlink{structIPCC__TypeDef_a2a6cdb5dc6e523e4e8c540e4598f2582}{00566}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_a2a6cdb5dc6e523e4e8c540e4598f2582}{C2SCR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00567}\mbox{\hyperlink{structIPCC__TypeDef_ad3a2ac8f631d1ba9a7fc8b1d9fc645d2}{00567}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__TypeDef_ad3a2ac8f631d1ba9a7fc8b1d9fc645d2}{C2TOC1SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00568}00568\ \}\ \mbox{\hyperlink{structIPCC__TypeDef}{IPCC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00569}00569\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00570}\mbox{\hyperlink{structIPCC__CommonTypeDef}{00570}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00571}00571\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00572}\mbox{\hyperlink{structIPCC__CommonTypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00572}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__CommonTypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00573}\mbox{\hyperlink{structIPCC__CommonTypeDef_a3cb789a52add9ce321b96d8d18dc4dda}{00573}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__CommonTypeDef_a3cb789a52add9ce321b96d8d18dc4dda}{MR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00574}\mbox{\hyperlink{structIPCC__CommonTypeDef_a64a95891ad3e904dd5548112539c1c98}{00574}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__CommonTypeDef_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00575}\mbox{\hyperlink{structIPCC__CommonTypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00575}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIPCC__CommonTypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00576}00576\ \}\ \mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\_CommonTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00577}00577\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00581}\mbox{\hyperlink{structIWDG__TypeDef}{00581}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00582}00582\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00583}\mbox{\hyperlink{structIWDG__TypeDef_a2f692354bde770f2a5e3e1b294ec064b}{00583}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIWDG__TypeDef_a2f692354bde770f2a5e3e1b294ec064b}{KR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00584}\mbox{\hyperlink{structIWDG__TypeDef_af8d25514079514d38c104402f46470af}{00584}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIWDG__TypeDef_af8d25514079514d38c104402f46470af}{PR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00585}\mbox{\hyperlink{structIWDG__TypeDef_a7015e1046dbd3ea8783b33dc11a69e52}{00585}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIWDG__TypeDef_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00586}\mbox{\hyperlink{structIWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00586}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00587}\mbox{\hyperlink{structIWDG__TypeDef_a794a46a7a95dca7444f7a797a4f6aa2a}{00587}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structIWDG__TypeDef_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00588}00588\ \}\ \mbox{\hyperlink{structIWDG__TypeDef}{IWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00589}00589\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00593}\mbox{\hyperlink{structLPTIM__TypeDef}{00593}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00594}00594\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00595}\mbox{\hyperlink{structLPTIM__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{00595}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00596}\mbox{\hyperlink{structLPTIM__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{00596}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00597}\mbox{\hyperlink{structLPTIM__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{00597}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00598}\mbox{\hyperlink{structLPTIM__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1}{00598}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00599}\mbox{\hyperlink{structLPTIM__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00599}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00600}\mbox{\hyperlink{structLPTIM__TypeDef_a12521d40371a2f123a6834c74f2b2041}{00600}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_a12521d40371a2f123a6834c74f2b2041}{CMP}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00601}\mbox{\hyperlink{structLPTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}{00601}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00602}\mbox{\hyperlink{structLPTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}{00602}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00603}\mbox{\hyperlink{structLPTIM__TypeDef_a75ade4a9b3d40781fd80ce3e6589e98b}{00603}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00604}\mbox{\hyperlink{structLPTIM__TypeDef_ad21eb922f00d583e80943def27a0f05c}{00604}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_ad21eb922f00d583e80943def27a0f05c}{RESERVED}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00605}\mbox{\hyperlink{structLPTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}{00605}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structLPTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00606}00606\ \}\ \mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00607}00607\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00611}\mbox{\hyperlink{structPKA__TypeDef}{00611}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00612}00612\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00613}\mbox{\hyperlink{structPKA__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00613}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPKA__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00614}\mbox{\hyperlink{structPKA__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00614}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPKA__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00615}\mbox{\hyperlink{structPKA__TypeDef_aa46ece753867049c7643819478b8330b}{00615}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPKA__TypeDef_aa46ece753867049c7643819478b8330b}{CLRFR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00616}\mbox{\hyperlink{structPKA__TypeDef_a18ad6808dcbcc431fdab773dcb4ee9e1}{00616}}\ \ \ uint32\_t\ \ Reserved1[253];\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00617}\mbox{\hyperlink{structPKA__TypeDef_aa3a73db842e854a325e034b4a38034a4}{00617}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RAM[894];\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00618}00618\ \}\ \mbox{\hyperlink{structPKA__TypeDef}{PKA\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00623}\mbox{\hyperlink{structPWR__TypeDef}{00623}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00624}00624\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00625}\mbox{\hyperlink{structPWR__TypeDef_ab0ec7102960640751d44e92ddac994f0}{00625}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00626}\mbox{\hyperlink{structPWR__TypeDef_afdfa307571967afb1d97943e982b6586}{00626}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00627}\mbox{\hyperlink{structPWR__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{00627}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00628}\mbox{\hyperlink{structPWR__TypeDef_aad73b4746976ca75f784db4062482f07}{00628}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_aad73b4746976ca75f784db4062482f07}{CR4}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00629}\mbox{\hyperlink{structPWR__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9}{00629}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00630}\mbox{\hyperlink{structPWR__TypeDef_a89623ee198737b29dc0a803310605a83}{00630}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a89623ee198737b29dc0a803310605a83}{SR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00631}\mbox{\hyperlink{structPWR__TypeDef_a64a95891ad3e904dd5548112539c1c98}{00631}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00632}\mbox{\hyperlink{structPWR__TypeDef_a0bbbf567fcfbb44116c5ae184dca8b58}{00632}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a0bbbf567fcfbb44116c5ae184dca8b58}{CR5}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00633}\mbox{\hyperlink{structPWR__TypeDef_aeead890c47f378dffcb852b99d303ee6}{00633}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_aeead890c47f378dffcb852b99d303ee6}{PUCRA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00634}\mbox{\hyperlink{structPWR__TypeDef_a2676bf9a592b8a6befd85ae98ea597b0}{00634}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a2676bf9a592b8a6befd85ae98ea597b0}{PDCRA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00635}\mbox{\hyperlink{structPWR__TypeDef_ab72f8959a6bd611677cd4afbe9cf07d9}{00635}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_ab72f8959a6bd611677cd4afbe9cf07d9}{PUCRB}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00636}\mbox{\hyperlink{structPWR__TypeDef_a1bc6c88bc9f84bd8b0f527cb86bfabe0}{00636}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a1bc6c88bc9f84bd8b0f527cb86bfabe0}{PDCRB}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00637}\mbox{\hyperlink{structPWR__TypeDef_a5c4eba2c90ea7bf1ceb653301a77e8bf}{00637}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a5c4eba2c90ea7bf1ceb653301a77e8bf}{PUCRC}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00638}\mbox{\hyperlink{structPWR__TypeDef_a8b419b22309c807ea4e6f1121c1afc12}{00638}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a8b419b22309c807ea4e6f1121c1afc12}{PDCRC}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00639}\mbox{\hyperlink{structPWR__TypeDef_a9d4fec652de15d2b4ea87fa1b80ec82c}{00639}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[8];\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00640}\mbox{\hyperlink{structPWR__TypeDef_a83c60692b67555ed20c6ea990698242e}{00640}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a83c60692b67555ed20c6ea990698242e}{PUCRH}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00641}\mbox{\hyperlink{structPWR__TypeDef_a331f512e0a904c7e356e9ab2a7c1769f}{00641}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a331f512e0a904c7e356e9ab2a7c1769f}{PDCRH}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00642}\mbox{\hyperlink{structPWR__TypeDef_a005fc2236e87de1efbef0fbd506ab5a1}{00642}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[8];\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00643}\mbox{\hyperlink{structPWR__TypeDef_aacce4e99fd4d45862a1f81251abf9457}{00643}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_aacce4e99fd4d45862a1f81251abf9457}{C2CR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00644}\mbox{\hyperlink{structPWR__TypeDef_aac08e044942a48e01334e4fa5e56bba3}{00644}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_aac08e044942a48e01334e4fa5e56bba3}{C2CR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00645}\mbox{\hyperlink{structPWR__TypeDef_a5307ccc16bd5ea41c2d7ee3821588e28}{00645}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a5307ccc16bd5ea41c2d7ee3821588e28}{EXTSCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00646}\mbox{\hyperlink{structPWR__TypeDef_af02167f064f76326d181f4456aa92647}{00646}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_af02167f064f76326d181f4456aa92647}{SECCFGR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00647}\mbox{\hyperlink{structPWR__TypeDef_a01da8362dc3687f77323c3e64734d21f}{00647}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a01da8362dc3687f77323c3e64734d21f}{SUBGHZSPICR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00648}\mbox{\hyperlink{structPWR__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{00648}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00649}\mbox{\hyperlink{structPWR__TypeDef_aba7e25109836cea76da27f3aeed47c4a}{00649}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structPWR__TypeDef_aba7e25109836cea76da27f3aeed47c4a}{RSSCMDR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00650}00650\ \}\ \mbox{\hyperlink{structPWR__TypeDef}{PWR\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00651}00651\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00655}\mbox{\hyperlink{structRCC__TypeDef}{00655}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00656}00656\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00657}\mbox{\hyperlink{structRCC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00657}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00658}\mbox{\hyperlink{structRCC__TypeDef_a056687364a883b087fc5664830563cad}{00658}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a056687364a883b087fc5664830563cad}{ICSCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00659}\mbox{\hyperlink{structRCC__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1}{00659}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00660}\mbox{\hyperlink{structRCC__TypeDef_ae6ff257862eba6b4b367feea786bf1fd}{00660}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00661}\mbox{\hyperlink{structRCC__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{00661}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00662}\mbox{\hyperlink{structRCC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{00662}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00663}\mbox{\hyperlink{structRCC__TypeDef_a197c5ad92b90b5d78ebb04f072983c14}{00663}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a197c5ad92b90b5d78ebb04f072983c14}{CIER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00664}\mbox{\hyperlink{structRCC__TypeDef_af7b2383b3d5fbc21e7356b6cbefc2c0f}{00664}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00665}\mbox{\hyperlink{structRCC__TypeDef_a543aa341a8ebd0ea0c03b89bf0beceff}{00665}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00666}\mbox{\hyperlink{structRCC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{00666}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00667}\mbox{\hyperlink{structRCC__TypeDef_a46c20c598e9e12f919f0ea47ebcbc90f}{00667}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1RSTR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00668}\mbox{\hyperlink{structRCC__TypeDef_a78a5aa9dd5694c48a7d8e66888a46450}{00668}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2RSTR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00669}\mbox{\hyperlink{structRCC__TypeDef_a28560c5bfeb45326ea7f2019dba57bea}{00669}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a28560c5bfeb45326ea7f2019dba57bea}{AHB3RSTR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00670}\mbox{\hyperlink{structRCC__TypeDef_af2b40c5e36a5e861490988275499e158}{00670}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00671}\mbox{\hyperlink{structRCC__TypeDef_a237a692a156e19b3becf8fc97ff0f584}{00671}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a237a692a156e19b3becf8fc97ff0f584}{APB1RSTR1}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00672}\mbox{\hyperlink{structRCC__TypeDef_a652b0e9556d58102277cd30ae6559382}{00672}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a652b0e9556d58102277cd30ae6559382}{APB1RSTR2}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00673}\mbox{\hyperlink{structRCC__TypeDef_ab2c5389c9ff4ac188cd498b8f7170968}{00673}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00674}\mbox{\hyperlink{structRCC__TypeDef_a93996406d26cc7fafe69c7c1f56b27c2}{00674}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a93996406d26cc7fafe69c7c1f56b27c2}{APB3RSTR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00675}\mbox{\hyperlink{structRCC__TypeDef_a1e9c75b06c99d0611535f38c7b4aa845}{00675}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1ENR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00676}\mbox{\hyperlink{structRCC__TypeDef_a5e92ed32c33c92e7ebf6919400ad535b}{00676}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2ENR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00677}\mbox{\hyperlink{structRCC__TypeDef_acdaa650fcd63730825479f6e8f70d4c0}{00677}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_acdaa650fcd63730825479f6e8f70d4c0}{AHB3ENR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00678}\mbox{\hyperlink{structRCC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{00678}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00679}\mbox{\hyperlink{structRCC__TypeDef_a79b5aff2202e70906b3ac0a0e3ecfa98}{00679}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a79b5aff2202e70906b3ac0a0e3ecfa98}{APB1ENR1}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00680}\mbox{\hyperlink{structRCC__TypeDef_af84d22cd2c07c0a4b4d37f8cc8ba856d}{00680}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_af84d22cd2c07c0a4b4d37f8cc8ba856d}{APB1ENR2}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00681}\mbox{\hyperlink{structRCC__TypeDef_acc7bb47dddd2d94de124f74886d919be}{00681}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00682}\mbox{\hyperlink{structRCC__TypeDef_a856a6f67bf8f310ec5c6d1bf75521881}{00682}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a856a6f67bf8f310ec5c6d1bf75521881}{APB3ENR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00683}\mbox{\hyperlink{structRCC__TypeDef_ad8423b2da6edd95c40655f31a39b5d63}{00683}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ad8423b2da6edd95c40655f31a39b5d63}{AHB1SMENR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00684}\mbox{\hyperlink{structRCC__TypeDef_aaf0a001d3f29b6edcc69182a77f8c9a9}{00684}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_aaf0a001d3f29b6edcc69182a77f8c9a9}{AHB2SMENR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00685}\mbox{\hyperlink{structRCC__TypeDef_a959e3c2e6f3e6327d47d2f70af1d6922}{00685}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a959e3c2e6f3e6327d47d2f70af1d6922}{AHB3SMENR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00686}\mbox{\hyperlink{structRCC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}{00686}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00687}\mbox{\hyperlink{structRCC__TypeDef_adadeee103cf937f548f7f922eb305e97}{00687}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_adadeee103cf937f548f7f922eb305e97}{APB1SMENR1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00688}\mbox{\hyperlink{structRCC__TypeDef_a0b86632e083b14cd70083eb2af0dd29e}{00688}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a0b86632e083b14cd70083eb2af0dd29e}{APB1SMENR2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00689}\mbox{\hyperlink{structRCC__TypeDef_a4484a5d1f02025926b62dcc5e0311bb0}{00689}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a4484a5d1f02025926b62dcc5e0311bb0}{APB2SMENR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00690}\mbox{\hyperlink{structRCC__TypeDef_a00801d5faa4a35f68199f3cac3847bfb}{00690}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a00801d5faa4a35f68199f3cac3847bfb}{APB3SMENR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00691}\mbox{\hyperlink{structRCC__TypeDef_a04dc454e176d50a3a5918b2095880924}{00691}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a04dc454e176d50a3a5918b2095880924}{CCIPR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00692}\mbox{\hyperlink{structRCC__TypeDef_a540dca302294444f48c31655a7496a3a}{00692}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a540dca302294444f48c31655a7496a3a}{RESERVED6}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00693}\mbox{\hyperlink{structRCC__TypeDef_a0b9a3ced775287c8585a6a61af4b40e9}{00693}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00694}\mbox{\hyperlink{structRCC__TypeDef_a876dd0a8546697065f406b7543e27af2}{00694}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00695}\mbox{\hyperlink{structRCC__TypeDef_a52a0a0e8dbeba9354c98845e2c8314af}{00695}}\ uint32\_t\ RESERVED7[28];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00696}\mbox{\hyperlink{structRCC__TypeDef_a4825892582e4d544f3874244c4ba84f5}{00696}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a4825892582e4d544f3874244c4ba84f5}{EXTCFGR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00697}\mbox{\hyperlink{structRCC__TypeDef_ac800fcc2efbfe3284eee64857074dbee}{00697}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED8[15];\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00698}\mbox{\hyperlink{structRCC__TypeDef_ab2b346b27e669f0ff83ad94abaccf22b}{00698}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ab2b346b27e669f0ff83ad94abaccf22b}{C2AHB1ENR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00699}\mbox{\hyperlink{structRCC__TypeDef_a1a5e68965cb3e02c2b611eb6bcc2f1bd}{00699}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a1a5e68965cb3e02c2b611eb6bcc2f1bd}{C2AHB2ENR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00700}\mbox{\hyperlink{structRCC__TypeDef_a863f87e1dd68ddf388a72e73200cb9a1}{00700}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a863f87e1dd68ddf388a72e73200cb9a1}{C2AHB3ENR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00701}\mbox{\hyperlink{structRCC__TypeDef_ad5e6ea0a37a7f654716cd4036ad9d54a}{00701}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00702}\mbox{\hyperlink{structRCC__TypeDef_ae7ec8dbf145ff5aca8ca1615b7a8ab72}{00702}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_ae7ec8dbf145ff5aca8ca1615b7a8ab72}{C2APB1ENR1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00703}\mbox{\hyperlink{structRCC__TypeDef_a95eee285ca5d5d52f478c999d3576441}{00703}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a95eee285ca5d5d52f478c999d3576441}{C2APB1ENR2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00704}\mbox{\hyperlink{structRCC__TypeDef_a841a7bb4d613adba6ae8a65f3451f14a}{00704}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a841a7bb4d613adba6ae8a65f3451f14a}{C2APB2ENR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00705}\mbox{\hyperlink{structRCC__TypeDef_a2952fe1c77d143f96c8a5c97b4c0d3be}{00705}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a2952fe1c77d143f96c8a5c97b4c0d3be}{C2APB3ENR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00706}\mbox{\hyperlink{structRCC__TypeDef_afbf0daf78e1938f18549e9fba27decf3}{00706}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_afbf0daf78e1938f18549e9fba27decf3}{C2AHB1SMENR}};\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00707}\mbox{\hyperlink{structRCC__TypeDef_a452c6551af910a8fd8892e7e45b20824}{00707}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a452c6551af910a8fd8892e7e45b20824}{C2AHB2SMENR}};\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00708}\mbox{\hyperlink{structRCC__TypeDef_adfe8e91573bd68465b9b772e3d46024c}{00708}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_adfe8e91573bd68465b9b772e3d46024c}{C2AHB3SMENR}};\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00709}\mbox{\hyperlink{structRCC__TypeDef_a7c173f2fa5c4ef64aafebcccaebf05fd}{00709}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a7c173f2fa5c4ef64aafebcccaebf05fd}{RESERVED10}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00710}\mbox{\hyperlink{structRCC__TypeDef_a41222aba7f47f3e85cea55f2af225857}{00710}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a41222aba7f47f3e85cea55f2af225857}{C2APB1SMENR1}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00711}\mbox{\hyperlink{structRCC__TypeDef_a3fe12618b6c53aa080ffffa1cab2a594}{00711}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a3fe12618b6c53aa080ffffa1cab2a594}{C2APB1SMENR2}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00712}\mbox{\hyperlink{structRCC__TypeDef_a14a0dbd0c41659c5f8d901efdc2def02}{00712}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_a14a0dbd0c41659c5f8d901efdc2def02}{C2APB2SMENR}};\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00713}\mbox{\hyperlink{structRCC__TypeDef_aa24cc8efa24dca7e4ce6f180580c7299}{00713}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRCC__TypeDef_aa24cc8efa24dca7e4ce6f180580c7299}{C2APB3SMENR}};\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00714}00714\ \}\ \mbox{\hyperlink{structRCC__TypeDef}{RCC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00715}00715\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00719}\mbox{\hyperlink{structRNG__TypeDef}{00719}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00720}00720\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00721}\mbox{\hyperlink{structRNG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00721}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRNG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00722}\mbox{\hyperlink{structRNG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00722}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRNG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00723}\mbox{\hyperlink{structRNG__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{00723}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRNG__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00724}\mbox{\hyperlink{structRNG__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{00724}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{structRNG__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00725}\mbox{\hyperlink{structRNG__TypeDef_a845a96f74eb9e952921091c4c621242e}{00725}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRNG__TypeDef_a845a96f74eb9e952921091c4c621242e}{HTCR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00726}00726\ \}\ \mbox{\hyperlink{structRNG__TypeDef}{RNG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00727}00727\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00731}\mbox{\hyperlink{group__Peripheral__registers__structures_gad20e9db91e94c57a943054850e29af8c}{00731}}\ \textcolor{preprocessor}{\#define\ RTC\_BACKUP\_NB\ \ \ \ \ \ \ 20u}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00732}\mbox{\hyperlink{group__Peripheral__registers__structures_ga7a292396d5855d39672fe4aec8d58c6b}{00732}}\ \textcolor{preprocessor}{\#define\ RTC\_TAMP\_NB\ \ \ \ \ \ \ \ \ 3u}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00733}00733\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00737}\mbox{\hyperlink{structRTC__TypeDef}{00737}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00738}00738\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00739}\mbox{\hyperlink{structRTC__TypeDef_a63d179b7a36a715dce7203858d3be132}{00739}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a63d179b7a36a715dce7203858d3be132}{TR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00740}\mbox{\hyperlink{structRTC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{00740}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00741}\mbox{\hyperlink{structRTC__TypeDef_a8a868e5e76b52ced04c536be3dee08ec}{00741}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00742}\mbox{\hyperlink{structRTC__TypeDef_a8fec9e122b923822e7f951cd48cf1d47}{00742}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a8fec9e122b923822e7f951cd48cf1d47}{ICSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00743}\mbox{\hyperlink{structRTC__TypeDef_ac9b4c6c5b29f3461ce3f875eea69f35b}{00743}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00744}\mbox{\hyperlink{structRTC__TypeDef_ac5b3c8be61045a304d3076d4714d29f2}{00744}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00745}\mbox{\hyperlink{structRTC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00745}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00746}\mbox{\hyperlink{structRTC__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{00746}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00747}\mbox{\hyperlink{structRTC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{00747}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00748}\mbox{\hyperlink{structRTC__TypeDef_a6204786b050eb135fabb15784698e86e}{00748}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a6204786b050eb135fabb15784698e86e}{WPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00749}\mbox{\hyperlink{structRTC__TypeDef_a2ce7c3842792c506635bb87a21588b58}{00749}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a2ce7c3842792c506635bb87a21588b58}{CALR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00750}\mbox{\hyperlink{structRTC__TypeDef_a2372c05a6c5508e0a9adada793f68b4f}{00750}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00751}\mbox{\hyperlink{structRTC__TypeDef_a042059c8b4168681d6aecf30211dd7b8}{00751}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00752}\mbox{\hyperlink{structRTC__TypeDef_abeb6fb580a8fd128182aa9ba2738ac2c}{00752}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00753}\mbox{\hyperlink{structRTC__TypeDef_a1d6c2bc4c067d6a64ef30d16a5925796}{00753}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00754}\mbox{\hyperlink{structRTC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{00754}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00755}\mbox{\hyperlink{structRTC__TypeDef_ac005b1a5bc52634d5a34578cc9d2c3f6}{00755}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00756}\mbox{\hyperlink{structRTC__TypeDef_a61282fa74cede526af85fd9d20513646}{00756}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00757}\mbox{\hyperlink{structRTC__TypeDef_a4e513deb9f58a138ad9f317cc5a3555d}{00757}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00758}\mbox{\hyperlink{structRTC__TypeDef_a4ef7499da5d5beb1cfc81f7be057a7b2}{00758}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00759}\mbox{\hyperlink{structRTC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00759}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00760}\mbox{\hyperlink{structRTC__TypeDef_a524e134cec519206cb41d0545e382978}{00760}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00761}\mbox{\hyperlink{structRTC__TypeDef_af2b40c5e36a5e861490988275499e158}{00761}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00762}\mbox{\hyperlink{structRTC__TypeDef_a64a95891ad3e904dd5548112539c1c98}{00762}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00763}\mbox{\hyperlink{structRTC__TypeDef_a352d7134e44ad898333c77f8f7c6ca58}{00763}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED4[4];}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00764}\mbox{\hyperlink{structRTC__TypeDef_a29273d8714c6f8ffdb39b24bc773bbef}{00764}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a29273d8714c6f8ffdb39b24bc773bbef}{ALRABINR}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00765}\mbox{\hyperlink{structRTC__TypeDef_a93fcdf23b399bf4cebcdf9fc8fe6c734}{00765}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structRTC__TypeDef_a93fcdf23b399bf4cebcdf9fc8fe6c734}{ALRBBINR}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00766}00766\ \}\ \mbox{\hyperlink{structRTC__TypeDef}{RTC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00767}00767\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00771}\mbox{\hyperlink{structSPI__TypeDef}{00771}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00772}00772\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00773}\mbox{\hyperlink{structSPI__TypeDef_ab0ec7102960640751d44e92ddac994f0}{00773}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00774}\mbox{\hyperlink{structSPI__TypeDef_afdfa307571967afb1d97943e982b6586}{00774}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00775}\mbox{\hyperlink{structSPI__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00775}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00776}\mbox{\hyperlink{structSPI__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{00776}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00777}\mbox{\hyperlink{structSPI__TypeDef_ace450027b4b33f921dd8edd3425a717c}{00777}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00778}\mbox{\hyperlink{structSPI__TypeDef_a2cf9dcd9008924334f20f0dc6b57042e}{00778}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00779}\mbox{\hyperlink{structSPI__TypeDef_ab4e4328504fd66285df8264d410deefd}{00779}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00780}\mbox{\hyperlink{structSPI__TypeDef_aa0c41c8883cb0812d6aaf956c393584b}{00780}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00781}\mbox{\hyperlink{structSPI__TypeDef_ab9be89a916ee5904381e10da10e5e8e9}{00781}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSPI__TypeDef_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00782}00782\ \}\ \mbox{\hyperlink{structSPI__TypeDef}{SPI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00783}00783\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00787}\mbox{\hyperlink{structSYSCFG__TypeDef}{00787}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00788}00788\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00789}\mbox{\hyperlink{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194}{00789}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00790}\mbox{\hyperlink{structSYSCFG__TypeDef_a7a12ab903dcfa91c96beb2e36562eed6}{00790}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00791}\mbox{\hyperlink{structSYSCFG__TypeDef_a52f7bf8003ba69d66a4e86dea6eeab65}{00791}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ EXTICR[4];\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00792}\mbox{\hyperlink{structSYSCFG__TypeDef_ac47be9a014592341e7bf863ae3d6195d}{00792}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_ac47be9a014592341e7bf863ae3d6195d}{SCSR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00793}\mbox{\hyperlink{structSYSCFG__TypeDef_ad587bd6f59142b90c879b7c8aaf1bb8c}{00793}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00794}\mbox{\hyperlink{structSYSCFG__TypeDef_a3e9b568118f73101acf1006c5d5f10a2}{00794}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_a3e9b568118f73101acf1006c5d5f10a2}{SWPR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00795}\mbox{\hyperlink{structSYSCFG__TypeDef_a8400cd28474edc58d9a34316039bc125}{00795}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_a8400cd28474edc58d9a34316039bc125}{SKR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00796}\mbox{\hyperlink{structSYSCFG__TypeDef_adc4d17bf2bfb08109c400b212d9937f1}{00796}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED1[54];\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00797}\mbox{\hyperlink{structSYSCFG__TypeDef_a86124759eb82b2816e3b8e19e578ae23}{00797}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_a86124759eb82b2816e3b8e19e578ae23}{IMR1}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00798}\mbox{\hyperlink{structSYSCFG__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}{00798}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00799}\mbox{\hyperlink{structSYSCFG__TypeDef_ab8efedbc657f99209359fec332f799db}{00799}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_ab8efedbc657f99209359fec332f799db}{C2IMR1}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00800}\mbox{\hyperlink{structSYSCFG__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}{00800}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}{C2IMR2}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00801}\mbox{\hyperlink{structSYSCFG__TypeDef_aa49401cdd04299235e52cc1690b353e5}{00801}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[62];\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00802}\mbox{\hyperlink{structSYSCFG__TypeDef_ab8f9a0cca4f3a0c5d7da482f56c534c4}{00802}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structSYSCFG__TypeDef_ab8f9a0cca4f3a0c5d7da482f56c534c4}{RFDCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00803}00803\ \}\ \mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00804}00804\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00808}\mbox{\hyperlink{structTAMP__TypeDef}{00808}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00809}00809\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00810}\mbox{\hyperlink{structTAMP__TypeDef_ab0ec7102960640751d44e92ddac994f0}{00810}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00811}\mbox{\hyperlink{structTAMP__TypeDef_afdfa307571967afb1d97943e982b6586}{00811}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00812}\mbox{\hyperlink{structTAMP__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{00812}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00813}\mbox{\hyperlink{structTAMP__TypeDef_a7b9a396bf60fe92f8ea0713862d9679e}{00813}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a7b9a396bf60fe92f8ea0713862d9679e}{FLTCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00814}\mbox{\hyperlink{structTAMP__TypeDef_a57e9d282ea43a7bd8524a41e75cad745}{00814}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED0[7];}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00815}\mbox{\hyperlink{structTAMP__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{00815}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00816}\mbox{\hyperlink{structTAMP__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00816}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00817}\mbox{\hyperlink{structTAMP__TypeDef_a524e134cec519206cb41d0545e382978}{00817}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00818}\mbox{\hyperlink{structTAMP__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{00818}}\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00819}\mbox{\hyperlink{structTAMP__TypeDef_a64a95891ad3e904dd5548112539c1c98}{00819}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00820}\mbox{\hyperlink{structTAMP__TypeDef_aa1ce9ae227146731ccf8ae1bd3fa610d}{00820}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_aa1ce9ae227146731ccf8ae1bd3fa610d}{COUNTR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00821}\mbox{\hyperlink{structTAMP__TypeDef_aac80c163c5653bd365c42de3108b6c86}{00821}}\ \ \ \ \ \ \ \ uint32\_t\ RESERVED2[47];}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00822}\mbox{\hyperlink{structTAMP__TypeDef_a4808ec597e5a5fefd8a83a9127dd1aec}{00822}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00823}\mbox{\hyperlink{structTAMP__TypeDef_af85290529fb82acef7c9fcea3718346c}{00823}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_af85290529fb82acef7c9fcea3718346c}{BKP1R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00824}\mbox{\hyperlink{structTAMP__TypeDef_aaa251a80daa57ad0bd7db75cb3b9cdec}{00824}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00825}\mbox{\hyperlink{structTAMP__TypeDef_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{00825}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00826}\mbox{\hyperlink{structTAMP__TypeDef_ab13e106cc2eca92d1f4022df3bfdbcd7}{00826}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00827}\mbox{\hyperlink{structTAMP__TypeDef_ab6bed862c0d0476ff4f89f7b9bf3e130}{00827}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00828}\mbox{\hyperlink{structTAMP__TypeDef_a1d854d2d7f0452f4c90035952b92d2ba}{00828}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00829}\mbox{\hyperlink{structTAMP__TypeDef_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{00829}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00830}\mbox{\hyperlink{structTAMP__TypeDef_ac1085f6aae54b353c30871fe90c59851}{00830}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ac1085f6aae54b353c30871fe90c59851}{BKP8R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00831}\mbox{\hyperlink{structTAMP__TypeDef_a6c33564df6eaf97400e0457dde9b14ef}{00831}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00832}\mbox{\hyperlink{structTAMP__TypeDef_aade2881a3e408bfd106b27f78bbbcfc9}{00832}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00833}\mbox{\hyperlink{structTAMP__TypeDef_ac66d5e2d3459cff89794c47dbc8f7228}{00833}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00834}\mbox{\hyperlink{structTAMP__TypeDef_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{00834}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00835}\mbox{\hyperlink{structTAMP__TypeDef_a6ed4c3a0d4588a75078e9f8e376b4d06}{00835}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00836}\mbox{\hyperlink{structTAMP__TypeDef_ac60f13e6619724747e61cfbff55b9fab}{00836}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00837}\mbox{\hyperlink{structTAMP__TypeDef_afafaddc3a983eb71332b7526d82191ad}{00837}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_afafaddc3a983eb71332b7526d82191ad}{BKP15R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00838}\mbox{\hyperlink{structTAMP__TypeDef_ad2f2eb2fb4b93e21515b10e920e719b6}{00838}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_ad2f2eb2fb4b93e21515b10e920e719b6}{BKP16R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00839}\mbox{\hyperlink{structTAMP__TypeDef_a2842aa523df62f3508316eb3b2e08f4e}{00839}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a2842aa523df62f3508316eb3b2e08f4e}{BKP17R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00840}\mbox{\hyperlink{structTAMP__TypeDef_a640ccb2ccfb6316b88c070362dc29339}{00840}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a640ccb2ccfb6316b88c070362dc29339}{BKP18R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00841}\mbox{\hyperlink{structTAMP__TypeDef_a4ec1dd54d976989b7c9e59fb14d974fb}{00841}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTAMP__TypeDef_a4ec1dd54d976989b7c9e59fb14d974fb}{BKP19R}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00842}00842\ \}\ \mbox{\hyperlink{structTAMP__TypeDef}{TAMP\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00843}00843\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00847}\mbox{\hyperlink{structTIM__TypeDef}{00847}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00848}00848\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00849}\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{00849}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00850}\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{00850}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00851}\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{00851}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00852}\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{00852}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00853}\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00853}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00854}\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{00854}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00855}\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{00855}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00856}\mbox{\hyperlink{structTIM__TypeDef_a091452256c9a16c33d891f4d32b395bf}{00856}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00857}\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{00857}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00858}\mbox{\hyperlink{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}{00858}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00859}\mbox{\hyperlink{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180}{00859}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00860}\mbox{\hyperlink{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}{00860}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00861}\mbox{\hyperlink{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}{00861}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00862}\mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{00862}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00863}\mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{00863}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00864}\mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{00864}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00865}\mbox{\hyperlink{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}{00865}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}{CCR4}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00866}\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{00866}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00867}\mbox{\hyperlink{structTIM__TypeDef_af6225cb8f4938f98204d11afaffd41c9}{00867}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_af6225cb8f4938f98204d11afaffd41c9}{DCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00868}\mbox{\hyperlink{structTIM__TypeDef_ab9087f2f31dd5edf59de6a59ae4e67ae}{00868}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00869}\mbox{\hyperlink{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182}{00869}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182}{OR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00870}\mbox{\hyperlink{structTIM__TypeDef_aeae3f2752306d96164bb0b895aec60da}{00870}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00871}\mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{00871}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{CCR5}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00872}\mbox{\hyperlink{structTIM__TypeDef_a522126f56497797646c95acb049bfa9c}{00872}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a522126f56497797646c95acb049bfa9c}{CCR6}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00873}\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{00873}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00874}\mbox{\hyperlink{structTIM__TypeDef_a3d712f76141c5f21d16d3c55ec7d89a0}{00874}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structTIM__TypeDef_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00875}00875\ \}\ \mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00876}00876\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00880}\mbox{\hyperlink{structUSART__TypeDef}{00880}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00881}00881\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00882}\mbox{\hyperlink{structUSART__TypeDef_ab0ec7102960640751d44e92ddac994f0}{00882}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00883}\mbox{\hyperlink{structUSART__TypeDef_afdfa307571967afb1d97943e982b6586}{00883}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00884}\mbox{\hyperlink{structUSART__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{00884}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00885}\mbox{\hyperlink{structUSART__TypeDef_a092e59d908b2ca112e31047e942340cb}{00885}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00886}\mbox{\hyperlink{structUSART__TypeDef_a5dd0cb6c861eaf26470f56f451c1edbf}{00886}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00887}\mbox{\hyperlink{structUSART__TypeDef_af702fd1614d8606cf715e9f961f2e381}{00887}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_af702fd1614d8606cf715e9f961f2e381}{RTOR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00888}\mbox{\hyperlink{structUSART__TypeDef_aab90d7451f8af4b6e6fd1de6c72d8f22}{00888}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00889}\mbox{\hyperlink{structUSART__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{00889}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00890}\mbox{\hyperlink{structUSART__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{00890}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00891}\mbox{\hyperlink{structUSART__TypeDef_a8aa81f5cac584bdef4235fcc7e8fa745}{00891}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00892}\mbox{\hyperlink{structUSART__TypeDef_a40540a209bca9f0e2045a5748e1803da}{00892}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_a40540a209bca9f0e2045a5748e1803da}{TDR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00893}\mbox{\hyperlink{structUSART__TypeDef_af455f54206b36a7cfd7441501adf7535}{00893}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structUSART__TypeDef_af455f54206b36a7cfd7441501adf7535}{PRESC}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00894}00894\ \}\ \mbox{\hyperlink{structUSART__TypeDef}{USART\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00895}00895\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00899}\mbox{\hyperlink{structVREFBUF__TypeDef}{00899}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00900}00900\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00901}\mbox{\hyperlink{structVREFBUF__TypeDef_a876dd0a8546697065f406b7543e27af2}{00901}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structVREFBUF__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00902}\mbox{\hyperlink{structVREFBUF__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{00902}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structVREFBUF__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00903}00903\ \}\ \mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00904}00904\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00908}\mbox{\hyperlink{structWWDG__TypeDef}{00908}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00909}00909\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00910}\mbox{\hyperlink{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{00910}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00911}\mbox{\hyperlink{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}{00911}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00912}\mbox{\hyperlink{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{00912}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00913}00913\ \}\ \mbox{\hyperlink{structWWDG__TypeDef}{WWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00914}00914\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00923}\mbox{\hyperlink{group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{00923}}\ \textcolor{preprocessor}{\#define\ FLASH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x08000000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00924}\mbox{\hyperlink{group__Peripheral__memory__map_gab35622770eecff774471844a593176f5}{00924}}\ \textcolor{preprocessor}{\#define\ SYSTEM\_FLASH\_BASE\ \ \ \ \ \ \ 0x1FFF0000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00925}\mbox{\hyperlink{group__Peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{00925}}\ \textcolor{preprocessor}{\#define\ SRAM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20000000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00926}\mbox{\hyperlink{group__Peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{00926}}\ \textcolor{preprocessor}{\#define\ SRAM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20008000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00927}\mbox{\hyperlink{group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{00927}}\ \textcolor{preprocessor}{\#define\ PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x40000000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00929}\mbox{\hyperlink{group__Peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7}{00929}}\ \textcolor{preprocessor}{\#define\ FLASH\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((*((uint32\_t\ *)FLASHSIZE\_BASE))\ \&\ 0xFFFFU)\ <<\ 10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00930}\mbox{\hyperlink{group__Peripheral__memory__map_gacf1c7f7eb345f8e1b617fd1b16320111}{00930}}\ \textcolor{preprocessor}{\#define\ SRAM1\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00008000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00931}\mbox{\hyperlink{group__Peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}{00931}}\ \textcolor{preprocessor}{\#define\ SRAM2\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00008000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00934}\mbox{\hyperlink{group__Peripheral__memory__map_ga148a5fd1bea09c76ca35bc65fd878daf}{00934}}\ \textcolor{preprocessor}{\#define\ RSSLIB\_PFUNC\_BASE\ \ \ \ \ \ \ (SYSTEM\_FLASH\_BASE\ +\ 0x00003A00UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00935}\mbox{\hyperlink{group__Peripheral__memory__map_ga19ec3af1dfdd2894a57864e5aa2d650b}{00935}}\ \textcolor{preprocessor}{\#define\ OTP\_AREA\_BASE\ \ \ \ \ \ \ \ \ \ \ (SYSTEM\_FLASH\_BASE\ +\ 0x00007000UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00936}\mbox{\hyperlink{group__Peripheral__memory__map_ga2136cc3c557ec73c07f981c3d0b89f49}{00936}}\ \textcolor{preprocessor}{\#define\ ENGI\_BYTES\_BASE\ \ \ \ \ \ \ \ \ (SYSTEM\_FLASH\_BASE\ +\ 0x00007400UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00937}\mbox{\hyperlink{group__Peripheral__memory__map_ga5ff16ebf3cb918d88d2703d11b4fbd74}{00937}}\ \textcolor{preprocessor}{\#define\ OPTION\_BYTES\_BASE\ \ \ \ \ \ \ (SYSTEM\_FLASH\_BASE\ +\ 0x00007800UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00940}\mbox{\hyperlink{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{00940}}\ \textcolor{preprocessor}{\#define\ PACKAGE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (ENGI\_BYTES\_BASE\ +\ 0x00000100UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00941}\mbox{\hyperlink{group__Peripheral__memory__map_gabc07c2f08504c1b41274e4e55ae57e25}{00941}}\ \textcolor{preprocessor}{\#define\ UID64\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ENGI\_BYTES\_BASE\ +\ 0x00000180UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00942}\mbox{\hyperlink{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{00942}}\ \textcolor{preprocessor}{\#define\ UID\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ENGI\_BYTES\_BASE\ +\ 0x00000190UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00943}\mbox{\hyperlink{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{00943}}\ \textcolor{preprocessor}{\#define\ FLASHSIZE\_BASE\ \ \ \ \ \ \ \ \ \ (ENGI\_BYTES\_BASE\ +\ 0x000001E0UL)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00945}\mbox{\hyperlink{group__Peripheral__memory__map_gaa3d08477cde132f1f20d1ea5bbf67ac2}{00945}}\ \textcolor{preprocessor}{\#define\ SYSTEM\_MEMORY\_END\_ADDR\ \ (0x1FFF6FFFUL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00946}\mbox{\hyperlink{group__Peripheral__memory__map_ga3a35815d6a2ee963ad77302d5bbf43de}{00946}}\ \textcolor{preprocessor}{\#define\ OTP\_AREA\_END\_ADDR\ \ \ \ \ \ \ (0x1FFF73FFUL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00947}\mbox{\hyperlink{group__Peripheral__memory__map_ga095fdca1bad2c8db687b92d5dfa22d04}{00947}}\ \textcolor{preprocessor}{\#define\ ENGI\_BYTE\_END\_ADDR\ \ \ \ \ \ (0x1FFF77FFUL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00948}\mbox{\hyperlink{group__Peripheral__memory__map_ga64ef48ca8fa11372812dab820cf32b9c}{00948}}\ \textcolor{preprocessor}{\#define\ OPTION\_BYTE\_END\_ADDR\ \ \ \ (0x1FFF7FFFUL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00951}\mbox{\hyperlink{group__Peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{00951}}\ \textcolor{preprocessor}{\#define\ APB1PERIPH\_BASE\ \ \ \ \ \ \ \ \ PERIPH\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00952}\mbox{\hyperlink{group__Peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{00952}}\ \textcolor{preprocessor}{\#define\ APB2PERIPH\_BASE\ \ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00010000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00953}\mbox{\hyperlink{group__Peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{00953}}\ \textcolor{preprocessor}{\#define\ AHB1PERIPH\_BASE\ \ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00020000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00954}\mbox{\hyperlink{group__Peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{00954}}\ \textcolor{preprocessor}{\#define\ AHB2PERIPH\_BASE\ \ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x08000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00955}\mbox{\hyperlink{group__Peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{00955}}\ \textcolor{preprocessor}{\#define\ AHB3PERIPH\_BASE\ \ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x18000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00956}\mbox{\hyperlink{group__Peripheral__memory__map_gabd3b323bd62452ea4ac176bc88ea3ea5}{00956}}\ \textcolor{preprocessor}{\#define\ APB3PERIPH\_BASE\ \ \ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x18010000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00957}00957\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00959}\mbox{\hyperlink{group__Peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{00959}}\ \textcolor{preprocessor}{\#define\ TIM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00960}\mbox{\hyperlink{group__Peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{00960}}\ \textcolor{preprocessor}{\#define\ RTC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00002800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00961}\mbox{\hyperlink{group__Peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{00961}}\ \textcolor{preprocessor}{\#define\ WWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00002C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00962}\mbox{\hyperlink{group__Peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{00962}}\ \textcolor{preprocessor}{\#define\ IWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00003000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00963}\mbox{\hyperlink{group__Peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{00963}}\ \textcolor{preprocessor}{\#define\ SPI2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00003800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00964}\mbox{\hyperlink{group__Peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{00964}}\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00004400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00965}\mbox{\hyperlink{group__Peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{00965}}\ \textcolor{preprocessor}{\#define\ I2C1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00005400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00966}\mbox{\hyperlink{group__Peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{00966}}\ \textcolor{preprocessor}{\#define\ I2C2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00005800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00967}\mbox{\hyperlink{group__Peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{00967}}\ \textcolor{preprocessor}{\#define\ I2C3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00005C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00968}\mbox{\hyperlink{group__Peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{00968}}\ \textcolor{preprocessor}{\#define\ DAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00007400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00969}\mbox{\hyperlink{group__Peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{00969}}\ \textcolor{preprocessor}{\#define\ LPTIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00007C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00970}\mbox{\hyperlink{group__Peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{00970}}\ \textcolor{preprocessor}{\#define\ LPUART1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00008000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00971}\mbox{\hyperlink{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{00971}}\ \textcolor{preprocessor}{\#define\ LPTIM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00009400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00972}\mbox{\hyperlink{group__Peripheral__memory__map_ga5cd6c66f06ccfbce4fe7d28d1839a23d}{00972}}\ \textcolor{preprocessor}{\#define\ LPTIM3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x00009800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00973}\mbox{\hyperlink{group__Peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{00973}}\ \textcolor{preprocessor}{\#define\ TAMP\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0000B000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00974}00974\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00976}\mbox{\hyperlink{group__Peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{00976}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00977}\mbox{\hyperlink{group__Peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{00977}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00000030UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00978}\mbox{\hyperlink{group__Peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{00978}}\ \textcolor{preprocessor}{\#define\ COMP1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00000200UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00979}\mbox{\hyperlink{group__Peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{00979}}\ \textcolor{preprocessor}{\#define\ COMP2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00000204UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00980}\mbox{\hyperlink{group__Peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{00980}}\ \textcolor{preprocessor}{\#define\ ADC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00002400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00981}\mbox{\hyperlink{group__Peripheral__memory__map_ga9492043c7185155e1faf075a5c6dd671}{00981}}\ \textcolor{preprocessor}{\#define\ ADC\_COMMON\_BASE\ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00002708UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00982}\mbox{\hyperlink{group__Peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{00982}}\ \textcolor{preprocessor}{\#define\ TIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00002C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00983}\mbox{\hyperlink{group__Peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{00983}}\ \textcolor{preprocessor}{\#define\ SPI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00003000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00984}\mbox{\hyperlink{group__Peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{00984}}\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00003800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00985}\mbox{\hyperlink{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{00985}}\ \textcolor{preprocessor}{\#define\ TIM16\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00004400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00986}\mbox{\hyperlink{group__Peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{00986}}\ \textcolor{preprocessor}{\#define\ TIM17\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x00004800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00987}00987\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00989}\mbox{\hyperlink{group__Peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{00989}}\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00990}\mbox{\hyperlink{group__Peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{00990}}\ \textcolor{preprocessor}{\#define\ DMA2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x00000400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00991}\mbox{\hyperlink{group__Peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{00991}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x00000800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00992}\mbox{\hyperlink{group__Peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{00992}}\ \textcolor{preprocessor}{\#define\ CRC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x00003000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00993}00993\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00994}\mbox{\hyperlink{group__Peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{00994}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\_BASE\ \ \ \ \ \ \ (DMA1\_BASE\ +\ 0x00000008UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00995}\mbox{\hyperlink{group__Peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{00995}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\_BASE\ \ \ \ \ \ \ (DMA1\_BASE\ +\ 0x0000001CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00996}\mbox{\hyperlink{group__Peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{00996}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\_BASE\ \ \ \ \ \ \ (DMA1\_BASE\ +\ 0x00000030UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00997}\mbox{\hyperlink{group__Peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{00997}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\_BASE\ \ \ \ \ \ \ (DMA1\_BASE\ +\ 0x00000044UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00998}\mbox{\hyperlink{group__Peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{00998}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\_BASE\ \ \ \ \ \ \ (DMA1\_BASE\ +\ 0x00000058UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l00999}\mbox{\hyperlink{group__Peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{00999}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\_BASE\ \ \ \ \ \ \ (DMA1\_BASE\ +\ 0x0000006CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01000}\mbox{\hyperlink{group__Peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{01000}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel7\_BASE\ \ \ \ \ \ \ (DMA1\_BASE\ +\ 0x00000080UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01001}01001\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01002}\mbox{\hyperlink{group__Peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{01002}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel1\_BASE\ \ \ \ \ \ \ (DMA2\_BASE\ +\ 0x00000008UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01003}\mbox{\hyperlink{group__Peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{01003}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel2\_BASE\ \ \ \ \ \ \ (DMA2\_BASE\ +\ 0x0000001CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01004}\mbox{\hyperlink{group__Peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{01004}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel3\_BASE\ \ \ \ \ \ \ (DMA2\_BASE\ +\ 0x00000030UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01005}\mbox{\hyperlink{group__Peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{01005}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel4\_BASE\ \ \ \ \ \ \ (DMA2\_BASE\ +\ 0x00000044UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01006}\mbox{\hyperlink{group__Peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{01006}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel5\_BASE\ \ \ \ \ \ \ (DMA2\_BASE\ +\ 0x00000058UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01007}\mbox{\hyperlink{group__Peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{01007}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel6\_BASE\ \ \ \ \ \ \ (DMA2\_BASE\ +\ 0x0000006CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01008}\mbox{\hyperlink{group__Peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{01008}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel7\_BASE\ \ \ \ \ \ \ (DMA2\_BASE\ +\ 0x00000080UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01009}01009\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01010}\mbox{\hyperlink{group__Peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{01010}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\_BASE\ \ \ \ (DMAMUX1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01011}\mbox{\hyperlink{group__Peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{01011}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000004UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01012}\mbox{\hyperlink{group__Peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{01012}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000008UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01013}\mbox{\hyperlink{group__Peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{01013}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0000000CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01014}\mbox{\hyperlink{group__Peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{01014}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000010UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01015}\mbox{\hyperlink{group__Peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{01015}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel5\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000014UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01016}\mbox{\hyperlink{group__Peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{01016}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel6\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000018UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01017}\mbox{\hyperlink{group__Peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{01017}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel7\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0000001CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01018}\mbox{\hyperlink{group__Peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{01018}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel8\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000020UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01019}\mbox{\hyperlink{group__Peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{01019}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel9\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000024UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01020}\mbox{\hyperlink{group__Peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{01020}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel10\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x00000028UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01021}\mbox{\hyperlink{group__Peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{01021}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel11\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0000002CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01022}\mbox{\hyperlink{group__Peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}{01022}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel12\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x00000030UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01023}\mbox{\hyperlink{group__Peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}{01023}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel13\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x00000034UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01024}01024\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01025}\mbox{\hyperlink{group__Peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{01025}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x00000100UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01026}\mbox{\hyperlink{group__Peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{01026}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x00000104UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01027}\mbox{\hyperlink{group__Peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{01027}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x00000108UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01028}\mbox{\hyperlink{group__Peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{01028}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0000010CUL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01029}01029\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01030}\mbox{\hyperlink{group__Peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{01030}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\_BASE\ \ \ \ \ \ (DMAMUX1\_BASE\ +\ 0x00000080UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01031}\mbox{\hyperlink{group__Peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{01031}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x00000140UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01032}01032\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01034}\mbox{\hyperlink{group__Peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{01034}}\ \textcolor{preprocessor}{\#define\ IOPORT\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01035}\mbox{\hyperlink{group__Peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{01035}}\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01036}\mbox{\hyperlink{group__Peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{01036}}\ \textcolor{preprocessor}{\#define\ GPIOB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00000400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01037}\mbox{\hyperlink{group__Peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{01037}}\ \textcolor{preprocessor}{\#define\ GPIOC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00000800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01038}\mbox{\hyperlink{group__Peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{01038}}\ \textcolor{preprocessor}{\#define\ GPIOH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (IOPORT\_BASE\ +\ 0x00001C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01039}01039\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01041}\mbox{\hyperlink{group__Peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{01041}}\ \textcolor{preprocessor}{\#define\ PWR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00000400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01042}\mbox{\hyperlink{group__Peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{01042}}\ \textcolor{preprocessor}{\#define\ EXTI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00000800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01043}\mbox{\hyperlink{group__Peripheral__memory__map_ga72f043283fdab6151718bdb9a5adf163}{01043}}\ \textcolor{preprocessor}{\#define\ IPCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00000C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01044}\mbox{\hyperlink{group__Peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{01044}}\ \textcolor{preprocessor}{\#define\ RCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01045}\mbox{\hyperlink{group__Peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{01045}}\ \textcolor{preprocessor}{\#define\ RNG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00001000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01046}\mbox{\hyperlink{group__Peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{01046}}\ \textcolor{preprocessor}{\#define\ HSEM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00001400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01047}\mbox{\hyperlink{group__Peripheral__memory__map_gad099ae8679538f6c00294639d67528bf}{01047}}\ \textcolor{preprocessor}{\#define\ AES\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00001800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01048}\mbox{\hyperlink{group__Peripheral__memory__map_ga7399e83ebf73f4bb138963d04eb9e2bc}{01048}}\ \textcolor{preprocessor}{\#define\ PKA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00002000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01049}\mbox{\hyperlink{group__Peripheral__memory__map_ga8311d9a635d57a643676ca37bf461dd3}{01049}}\ \textcolor{preprocessor}{\#define\ FLASH\_REG\_BASE\ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00004000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01050}\mbox{\hyperlink{group__Peripheral__memory__map_gaee52ff501f1597677d8b5bae1e366b79}{01050}}\ \textcolor{preprocessor}{\#define\ GTZC\_TZSC\_BASE\ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00004400UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01051}\mbox{\hyperlink{group__Peripheral__memory__map_ga4a35a8d3629e4520a391715d23b1ba34}{01051}}\ \textcolor{preprocessor}{\#define\ GTZC\_TZIC\_BASE\ \ \ \ \ \ \ \ \ \ (AHB3PERIPH\_BASE\ +\ 0x00004800UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01052}01052\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01054}\mbox{\hyperlink{group__Peripheral__memory__map_ga5b6f2197329ce798974feb54043f53c7}{01054}}\ \textcolor{preprocessor}{\#define\ SUBGHZSPI\_BASE\ \ \ \ \ \ \ \ \ \ (APB3PERIPH\_BASE\ +\ 0x00000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01055}01055\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01056}01056\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01057}01057\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01059}\mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{01059}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (0xE0042000UL)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01060}01060\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01061}01061\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01070}01070\ \textcolor{comment}{/*\ Peripherals\ available\ on\ APB1\ bus\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01071}\mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{01071}}\ \textcolor{preprocessor}{\#define\ TIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01072}\mbox{\hyperlink{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{01072}}\ \textcolor{preprocessor}{\#define\ IWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IWDG\_TypeDef\ *)\ IWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01073}\mbox{\hyperlink{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{01073}}\ \textcolor{preprocessor}{\#define\ WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG\_TypeDef\ *)\ WWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01074}\mbox{\hyperlink{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{01074}}\ \textcolor{preprocessor}{\#define\ DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01075}\mbox{\hyperlink{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{01075}}\ \textcolor{preprocessor}{\#define\ LPTIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LPTIM\_TypeDef\ *)\ LPTIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01076}\mbox{\hyperlink{group__Peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{01076}}\ \textcolor{preprocessor}{\#define\ LPTIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LPTIM\_TypeDef\ *)\ LPTIM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01077}\mbox{\hyperlink{group__Peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d}{01077}}\ \textcolor{preprocessor}{\#define\ LPTIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LPTIM\_TypeDef\ *)\ LPTIM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01078}\mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{01078}}\ \textcolor{preprocessor}{\#define\ RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RTC\_TypeDef\ *)\ RTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01079}\mbox{\hyperlink{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{01079}}\ \textcolor{preprocessor}{\#define\ SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01080}\mbox{\hyperlink{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{01080}}\ \textcolor{preprocessor}{\#define\ I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01081}\mbox{\hyperlink{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{01081}}\ \textcolor{preprocessor}{\#define\ I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01082}\mbox{\hyperlink{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{01082}}\ \textcolor{preprocessor}{\#define\ I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01083}\mbox{\hyperlink{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}{01083}}\ \textcolor{preprocessor}{\#define\ TAMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TAMP\_TypeDef\ *)\ TAMP\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01084}\mbox{\hyperlink{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{01084}}\ \textcolor{preprocessor}{\#define\ USART2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01085}\mbox{\hyperlink{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{01085}}\ \textcolor{preprocessor}{\#define\ LPUART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ LPUART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01086}01086\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01087}01087\ \textcolor{comment}{/*\ Peripherals\ available\ on\ APB2\ bus\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01088}\mbox{\hyperlink{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{01088}}\ \textcolor{preprocessor}{\#define\ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCFG\_TypeDef\ *)\ SYSCFG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01089}\mbox{\hyperlink{group__Peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}{01089}}\ \textcolor{preprocessor}{\#define\ VREFBUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VREFBUF\_TypeDef\ *)\ VREFBUF\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01090}\mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{01090}}\ \textcolor{preprocessor}{\#define\ COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01091}\mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{01091}}\ \textcolor{preprocessor}{\#define\ COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01092}\mbox{\hyperlink{group__Peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{01092}}\ \textcolor{preprocessor}{\#define\ COMP12\_COMMON\ \ \ \ \ \ \ \ \ \ \ ((COMP\_Common\_TypeDef\ *)\ COMP2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01093}\mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{01093}}\ \textcolor{preprocessor}{\#define\ TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01094}\mbox{\hyperlink{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{01094}}\ \textcolor{preprocessor}{\#define\ SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01095}\mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{01095}}\ \textcolor{preprocessor}{\#define\ ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01096}\mbox{\hyperlink{group__Peripheral__declaration_ga435a3a89417f788d4d23f161c01bda5f}{01096}}\ \textcolor{preprocessor}{\#define\ ADC\_COMMON\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC\_COMMON\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01097}\mbox{\hyperlink{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{01097}}\ \textcolor{preprocessor}{\#define\ TIM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM16\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01098}\mbox{\hyperlink{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{01098}}\ \textcolor{preprocessor}{\#define\ TIM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM17\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01099}\mbox{\hyperlink{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{01099}}\ \textcolor{preprocessor}{\#define\ USART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01100}01100\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01101}01101\ \textcolor{comment}{/*\ Peripherals\ available\ on\ AHB1\ bus\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01102}\mbox{\hyperlink{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{01102}}\ \textcolor{preprocessor}{\#define\ DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01103}\mbox{\hyperlink{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{01103}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01104}\mbox{\hyperlink{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{01104}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01105}\mbox{\hyperlink{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{01105}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01106}\mbox{\hyperlink{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{01106}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01107}\mbox{\hyperlink{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{01107}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01108}\mbox{\hyperlink{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{01108}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01109}\mbox{\hyperlink{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{01109}}\ \textcolor{preprocessor}{\#define\ DMA1\_Channel7\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01110}01110\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01111}\mbox{\hyperlink{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{01111}}\ \textcolor{preprocessor}{\#define\ DMA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01112}\mbox{\hyperlink{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{01112}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel1\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01113}\mbox{\hyperlink{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{01113}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel2\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01114}\mbox{\hyperlink{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{01114}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel3\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01115}\mbox{\hyperlink{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{01115}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel4\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01116}\mbox{\hyperlink{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{01116}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel5\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01117}\mbox{\hyperlink{group__Peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{01117}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel6\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01118}\mbox{\hyperlink{group__Peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{01118}}\ \textcolor{preprocessor}{\#define\ DMA2\_Channel7\ \ \ \ \ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01119}01119\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01120}\mbox{\hyperlink{group__Peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}{01120}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01121}\mbox{\hyperlink{group__Peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}{01121}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01122}\mbox{\hyperlink{group__Peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}{01122}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01123}\mbox{\hyperlink{group__Peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}{01123}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01124}\mbox{\hyperlink{group__Peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}{01124}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01125}\mbox{\hyperlink{group__Peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}{01125}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01126}\mbox{\hyperlink{group__Peripheral__declaration_ga78334be34430180aad55371ed13c72e2}{01126}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel5\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01127}\mbox{\hyperlink{group__Peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}{01127}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel6\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01128}\mbox{\hyperlink{group__Peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}{01128}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel7\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01129}\mbox{\hyperlink{group__Peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}{01129}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel8\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel8\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01130}\mbox{\hyperlink{group__Peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}{01130}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel9\ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel9\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01131}\mbox{\hyperlink{group__Peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}{01131}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel10\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel10\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01132}\mbox{\hyperlink{group__Peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}{01132}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel11\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel11\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01133}\mbox{\hyperlink{group__Peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}{01133}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel12\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel12\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01134}\mbox{\hyperlink{group__Peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}{01134}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel13\ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel13\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01135}01135\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01136}\mbox{\hyperlink{group__Peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}{01136}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01137}\mbox{\hyperlink{group__Peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}{01137}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01138}\mbox{\hyperlink{group__Peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}{01138}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01139}\mbox{\hyperlink{group__Peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}{01139}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01140}01140\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01141}\mbox{\hyperlink{group__Peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}{01141}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\ \ \ \ \ \ ((DMAMUX\_ChannelStatus\_TypeDef\ *)\ DMAMUX1\_ChannelStatus\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01142}\mbox{\hyperlink{group__Peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}{01142}}\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\ \ \ ((DMAMUX\_RequestGenStatus\_TypeDef\ *)\ DMAMUX1\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01143}01143\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01144}\mbox{\hyperlink{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{01144}}\ \textcolor{preprocessor}{\#define\ CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRC\_TypeDef\ *)\ CRC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01145}01145\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01146}01146\ \textcolor{comment}{/*\ Peripherals\ available\ on\ AHB2\ bus\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01147}\mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{01147}}\ \textcolor{preprocessor}{\#define\ GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOA\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01148}\mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{01148}}\ \textcolor{preprocessor}{\#define\ GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01149}\mbox{\hyperlink{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{01149}}\ \textcolor{preprocessor}{\#define\ GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01150}\mbox{\hyperlink{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{01150}}\ \textcolor{preprocessor}{\#define\ GPIOH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01151}01151\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01152}01152\ \textcolor{comment}{/*\ Peripherals\ available\ on\ AH3\ bus\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01153}\mbox{\hyperlink{group__Peripheral__declaration_ga5412ac9ff64f4ab68c289a0da739eaef}{01153}}\ \textcolor{preprocessor}{\#define\ AES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AES\_TypeDef\ *)\ AES\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01154}01154\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01155}\mbox{\hyperlink{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{01155}}\ \textcolor{preprocessor}{\#define\ EXTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EXTI\_TypeDef\ *)\ EXTI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01156}\mbox{\hyperlink{group__Peripheral__declaration_ga3cf4a942a0f57a11ab00e32fa4056a86}{01156}}\ \textcolor{preprocessor}{\#define\ IPCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IPCC\_TypeDef\ *)\ IPCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01157}\mbox{\hyperlink{group__Peripheral__declaration_ga84373f4102fac9867ef4502dd1e51da6}{01157}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IPCC\_CommonTypeDef\ *)\ IPCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01158}\mbox{\hyperlink{group__Peripheral__declaration_ga4b95c5f87931d83a2a6cf8d41e627bd7}{01158}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IPCC\_CommonTypeDef\ *)\ (IPCC\_BASE\ +\ 0x10U))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01159}\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{01159}}\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)\ RCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01160}\mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{01160}}\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)\ PWR\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01161}\mbox{\hyperlink{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{01161}}\ \textcolor{preprocessor}{\#define\ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RNG\_TypeDef\ *)\ RNG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01162}\mbox{\hyperlink{group__Peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{01162}}\ \textcolor{preprocessor}{\#define\ HSEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSEM\_TypeDef\ *)\ HSEM\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01163}01163\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01164}01164\ \textcolor{preprocessor}{\#define\ HSEM\_COMMON\ \ \ \ \ \ \ \ \ \ \ \ \ ((HSEM\_Common\_TypeDef\ *)\ (HSEM\_BASE\ +\ 0x110U))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01165}01165\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01166}\mbox{\hyperlink{group__Peripheral__declaration_gaed3d1a19416a1229032480d71c32398a}{01166}}\ \textcolor{preprocessor}{\#define\ HSEM\_COMMON\ \ \ \ \ \ \ \ \ \ \ \ \ ((HSEM\_Common\_TypeDef\ *)\ (HSEM\_BASE\ +\ 0x100U))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01167}01167\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01168}\mbox{\hyperlink{group__Peripheral__declaration_ga1a9e163bcec0f01c07cc900db2a85642}{01168}}\ \textcolor{preprocessor}{\#define\ PKA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PKA\_TypeDef\ *)\ PKA\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01169}\mbox{\hyperlink{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{01169}}\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)\ FLASH\_REG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01170}\mbox{\hyperlink{group__Peripheral__declaration_gaf62df81298d4766de5e0524d112eed67}{01170}}\ \textcolor{preprocessor}{\#define\ GTZC\_TZSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GTZC\_TZSC\_TypeDef\ *)\ GTZC\_TZSC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01171}\mbox{\hyperlink{group__Peripheral__declaration_gaf31b243788cdeb832318f5faf20e8acb}{01171}}\ \textcolor{preprocessor}{\#define\ GTZC\_TZIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GTZC\_TZIC\_TypeDef\ *)\ GTZC\_TZIC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01172}01172\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01173}01173\ \textcolor{comment}{/*\ Peripherals\ available\ on\ APB3\ bus\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01174}\mbox{\hyperlink{group__Peripheral__declaration_ga0b2c09e52de41b2ddeec0e1d7830ce70}{01174}}\ \textcolor{preprocessor}{\#define\ SUBGHZSPI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SUBGHZSPI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01175}01175\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01176}01176\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01177}01177\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01178}01178\ \textcolor{comment}{/*\ Peripherals\ available\ on\ CPU1\ external\ PPB\ bus\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01179}\mbox{\hyperlink{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{01179}}\ \textcolor{preprocessor}{\#define\ DBGMCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DBGMCU\_TypeDef\ *)\ DBGMCU\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01180}01180\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01181}01181\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01193}\mbox{\hyperlink{group__Hardware__Constant__Definition_gab9ea77371b070034ca2a56381a7e9de7}{01193}}\ \textcolor{preprocessor}{\#define\ LSI\_STARTUP\_TIME\ 130U\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01203}01203\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01204}01204\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Peripheral\ Registers\ Bits\ Definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01205}01205\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01206}01206\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01207}01207\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01208}01208\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01209}01209\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ to\ Digital\ Converter\ (ADC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01210}01210\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01211}01211\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01212}01212\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad19c4fef6f7378b0add98d47391bb9cd}{01213}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{01214}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_ADRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{01215}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad6d6d7f86820ba6a5601ce928859372}{01216}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0aca01f1e94e9cb20a24476342581e4b}{01217}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOSMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e8d87957a25e701a13575d635628d11}{01218}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0383b50a0b7c34b07143b4babf541f4a}{01219}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d3a1b6e32741acec254760c4114270a}{01220}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga949681e78b978c1ccd680f11137a1550}{01221}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2abd0a8f62130cb6ad98665158cfd5c}{01222}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b497e9260ad2be98c5ce124848a58d9}{01223}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56b6edb70e1c04c5e03a935d2c945f50}{01224}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdbc3d6b8db4b5680d83ad61b6484d4}{01225}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0b28033954399020afcf36b016cc081}{01226}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66f58970a53712eed20aaac04c6a6f61}{01227}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ec99e5d3bc6d63237978753b8f4e5fb}{01228}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga047f1bb1d356fbb1398c15601b82fa18}{01229}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a11e5b28a1002826ef26b0b272b239}{01230}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a97bdc9663ce09aec4255a0b195293d}{01231}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga771937d2ff2945e987accaa8fb76fa1f}{01232}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914b7e03179cd60a8f24b3779b6bb696}{01233}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6800606914bab819905dd54bb7132928}{01234}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{01235}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f54365f9b93d2d07f7e7bc32cf7468f}{01236}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bd284ec4791f4d9bfae70f50716ae9d}{01237}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4afa449f0271f892a4aca29982b00942}{01238}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2ef7277f6218ee3af4df1d57658031d}{01239}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc2e31fedfc41546232aa839dfc7af67}{01240}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_CCRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad17078bd7c7df4cc1cb5efef0b0faff0}{01241}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_CCRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_CCRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbe035d79db441a2919bea151661724e}{01242}}\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_CCRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_CCRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01244}01244\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_IER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeccda127223b6b216f423d43b9467c3a}{01245}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81c5b62b488d346911cb6865b767cd6}{01246}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_ADRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{01247}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b4712f97cc8cb749debb6ecb09c69c}{01248}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31989175e19559ccda01b8632318e2f8}{01249}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe38c621f1e8239fefbb8585911d2138}{01250}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada2e1b245365e1e24c2e7659a0b6f65c}{01251}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5a189c99834bf55784fd4b7b69e9687}{01252}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga367429f3a07068668ffefd84c7c60985}{01253}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b2bd2c0f26782ff0dd2177f329ced50}{01254}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54252f722bf811578202880a17727763}{01255}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{01256}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a3d46ce8771a632ba8371bbf060ffc9}{01257}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabea659e540b09e6ac3e70ed7b561a7a4}{01258}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_OVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga150e154d48f6069e324aa642ec30f107}{01259}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f24b791120130865b6bd81bb051350c}{01260}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{01261}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e70aa6f498afb91d459327c314c8f69}{01262}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45fad178efb22e7bde70bed64dbc640f}{01263}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac45dadf4a4296fb104abee0021d2714a}{01264}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40598e8fe688a7da26a4f2f111a549f3}{01265}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1007214aed4912e62c43ca0efc2d55d}{01266}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b0519f34f03103db638cd3ca92fd26}{01267}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2737968030d4fe33a440231316f5407c}{01268}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd9176efed35adfa1e8da1f2360def0b}{01269}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCALIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecbfc233719ee59bdc4f563a8e7080e0}{01270}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCALIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOCALIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0afd44270f6be28d8bab84d7bb6cbbb}{01271}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCALIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCALIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2f78f5315ee2d63c4ca734e85d59e49}{01272}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_CCRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae93505b703e8f92e1edc4bc8bfe4a7e3}{01273}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_CCRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_CCRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef815c52e9a597a5269a1831ad59d52}{01274}}\ \textcolor{preprocessor}{\#define\ ADC\_IER\_CCRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_CCRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01276}01276\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababb1708515c068f7551691c855032e1}{01277}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{01278}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26fe09dfd6969dd95591942e80cc3d2b}{01279}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fd40135f101178cb34f7b44cfa70d20}{01280}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502e95251db602e283746c432535f335}{01281}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99494f414a25f32a5f00ea39ea2150a}{01282}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91ee3b14e6b8c22f2abf7b4990d12181}{01283}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga953c154b7b2b18679ed80a7839c908f3}{01284}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25021284fb6bfad3e8448edc6ef81218}{01285}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ffa93cc8555d8d083dc9c0f34b3b81}{01286}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{01287}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56c924ba75bdb8b75aa9130b75effbe5}{01288}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ca6812db3fec59db7d200ac442f083e}{01289}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{01290}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADVREGEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5be7ae16a57665a53f3efce3f8aeb493}{01291}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4930e9200637ddd5530b0b56f7667874}{01292}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e9eb7e1a024259251ac752a6a7b4279}{01293}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87c66f671af3241a20d7dfa2a048b40a}{01294}}\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01296}01296\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR1\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf353641c15a19c5580ba68b903a17ce9}{01297}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f5b4a43c49576c2cf94ee945f1bf1a}{01298}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01299}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1466dacc8afdc2a11ed1d10720834c0f}{01299}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836d6591db0cae6a1e93358b452b0fc}{01300}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a2d12984ea98654c3ba5ee3dbde924}{01301}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DMACFG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab698a32d964b2c094ba4d42931c21068}{01302}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DMACFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc34a24052ed0a9419951c5f80223bcc}{01304}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga414db6f840ab53499a7ccca07ea07bec}{01305}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_SCANDIR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga138c4d67e5735326ffc922409f3fc8f4}{01306}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_SCANDIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_SCANDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga981ff45e8474ae53e42ef2858887d25e}{01308}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa236546999710afa33d9210b96723489}{01309}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d5676c559f66561a86e6236ba803f98}{01310}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa09ba21ff2817d7633982748c7afe8ff}{01311}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3540c4cec0b318ccc71dfa1317b4f659}{01312}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf10e4fc871ad35c69f3ca9c16934d46}{01314}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa426b1457baaefc8d6e9eedd0f4f9b4b}{01315}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_ALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d91913f0fe8acb7a07de52505a1fa7}{01316}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_ALIGN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{01318}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5bf4fd10475fc722aaa40e42c2e57ee}{01319}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01460f832e7bd04e150f86425aa922dd}{01320}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{01321}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd08752ec8996d12b0dbf1b555f4a67f}{01322}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf417f2e3a6ca8d741d074fc2734e3b9d}{01323}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR1\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f7343627bda8eba05a3a91813e81912}{01325}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17d8e6d4b42e73e1d753b1340dc76499}{01326}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc48e957d935d791a767c763b9225832}{01327}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bd587c78699a50b76f5e33f867285c2}{01328}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf280aa8043f44ba5af39f6d9381169a1}{01329}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR1\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06f77aa2a6bf622f0da6787ce30524b3}{01331}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e34c3acc2cc1cca03427bd9fabb53a3}{01332}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_OVRMOD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbd980c2b24383afb370bfe69860064f}{01333}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_OVRMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72d526f71d005912ada748371aec6843}{01334}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599ae2f682f21f719d888080fee9fdc0}{01335}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a68ef1ef5f97552db10e8a4303eb0a2}{01336}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29d73b0d6253711bbe135364a80db887}{01337}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea3149a99b68b2ac694e1875a74e312e}{01338}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_WAIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe986e2a65282b01053839f8c0877a3}{01339}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_WAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_WAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58fcdd459cb72e91916c99b10cf3f3d4}{01340}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga224daf2e65e108b177316de51f1c4128}{01341}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AUTOFF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff56271bc473179a89b075fda664512}{01342}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AUTOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AUTOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1790fef0e8babfe323926e319ddd2383}{01343}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdbef648fff668b8ef05c1f4453fbc26}{01344}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_DISCEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae26a4779335193192049e1d58e3b2718}{01345}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_DISCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e384278bd5f46638e42f9c7c2eb3656}{01346}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CHSELRMOD\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89c98ee6bb5ca54a9df0d59c7328699b}{01347}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CHSELRMOD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_CHSELRMOD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b734cd2a8fc8b538e21c54d2d147588}{01348}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_CHSELRMOD\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_CHSELRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70661171b8f495104da9615b59bc262b}{01350}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bfc565e78991b785ab151925d49983e}{01351}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AWD1SGL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga697af08860622dd7b88c9d3038456ba5}{01352}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1SGL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c739291479827235c77f00b5245703}{01353}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf44dced71b82895b090a7fb69ebe2caf}{01354}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR1\_AWD1EN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9773f646ed95db8219dc935e15bffa5}{01355}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8a98a582609586d0ab71205ac9d6fb}{01357}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01358}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39dac7fe90fe780d6751f0ba461df49b}{01358}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad806d97ed9f53a934977b9cf445358c2}{01359}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR1\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c83c3b6679def98fbf913d63349fb3b}{01360}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ba31e1f4b86c28064b65207c93aebb}{01361}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17bc65dbcb2831367b0ba9ae576d399}{01362}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a4d73c4e0f2618a3f96ed466ae21de}{01363}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8bcca7b89fce298d3556714882f6e78}{01364}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR1\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CFGR1\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01366}01366\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR2\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaae3b7cd60e4a750ccd29d94a25af10}{01367}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae927e335f0655f62963701c2e6b3e1b7}{01368}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77e1dc72f01498bc1cce5f6b4f264d4a}{01369}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e03d88430168d2fdbda12af0d85c488}{01371}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga358b949245609b1918fd76353adfe723}{01372}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{01373}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0adfdadcfedd26ab04b6e4ccf1f0ab94}{01374}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dda3542c2579fa9e5d5cd3c3d9b3d01}{01375}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a80cacb01dd07755248ff3dae0874d}{01376}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{01378}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{01379}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614603a6e2355d6e99a0f4349cf61ba8}{01380}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38e1712d2987a07d2528fd206ec954f4}{01381}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e9ee15e9b10f3779135ffde6acb4b3}{01382}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42d6903b72afd52ffc65a95f94a8b248}{01383}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54cd1d224d98b9396e1f037715639c7f}{01384}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce5c038e6108763bd5b19c63cf701be}{01386}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TOVS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad44529c7fb88fa7b386b36a765c662ba}{01387}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TOVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_TOVS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabccbaa9e3439cfaffa47678e11f403a6}{01388}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TOVS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_TOVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4c94a0bbd139cde02c941c9b6c319ec}{01390}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_LFTRIG\_Pos\ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f83ccd902e8529373beb73f0e87509}{01391}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_LFTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_LFTRIG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab72f7bcc4fcd0dadb2535c4511f7543c}{01392}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_LFTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_LFTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f73124957abb109ed3bc1d8360aac3}{01394}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53371bbd6f4a55732ba953e91cb83e0c}{01395}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5821334c58af9ea7fa1205c1459f5a3a}{01396}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8d90fdb7639030c0816d24f27cad4b}{01397}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8603cb9fe211cb7cda8b29049dcde908}{01398}}\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_CKMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01400}01400\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SMPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41057e94b6b486be37588a1ca3f77a0d}{01401}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad03980a9f04b23a9877202e1233f4458}{01402}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga270278a16f7de9d31f3dc6fd2b75d3e8}{01403}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50e9986858ee9dda63b5878bb9f38b9e}{01404}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa052848610852831aea3ceff067e2444}{01405}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f633c00e773a9b3f4eff46f814b9405}{01406}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{01408}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga600f0a23a1f743f416d2ee164da88b50}{01409}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga072a59d72169522f5ed3f0bfc89c0c6d}{01410}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga383a8f94dffc417e2ce1e37a4caba60a}{01411}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98f6e28d3c786eda0b4330c5bf6d7d29}{01412}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e58592e8532faa30f50b6ea794f0b20}{01413}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a53aa3876d7196cde602673094bb5d}{01415}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eaca58ead0a93abe9a83c0306d92a3d}{01416}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3FFFFUL\ <<\ ADC\_SMPR\_SMPSEL\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066fc358907b789a177540db9be1adbc}{01417}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaca05c8c3c24611cd48d438af661bfb5}{01418}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf327b8a7f5c9b09e99cca8b69915f74}{01419}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6a7afce171d47d934e3ba4c184930ed}{01420}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67b37036d5bac13f572af9f5f42f179a}{01421}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5d82acb900897b0d465bfd3b1e55fff}{01422}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f416ec0e6f348757d0dd252b634377}{01423}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa5c89830719bb6ac7203e17cf1f88b5}{01424}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2599d9f34392c541baea2d7891267a6}{01425}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8380d6152ddd577db418e63e4cd13048}{01426}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07db4b23be3781dacce0658cdd5156a7}{01427}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0b8c1f8f98c5287fe2701f5a79f31f9}{01428}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd03523c1a292bb486ade83437dc6dcc}{01429}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46895ce373f8401fdab91cdd55204482}{01430}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e762d6d24c464f602999152beef9190}{01431}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb71bc24f6fda8d0a3d1e91d0b3906b}{01432}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d9fc9106348dad5f433a391275515f4}{01433}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b36bc76475041c92ad28b9d7e46adf}{01434}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bf290b5feb9bbc6b1c9aad410b545b8}{01435}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96e9fb0306ed16a3d3a7da817106514d}{01436}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8aa237d42002fb5357fc228f1257765}{01437}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c61c60c1ae6c79e36be0c5169453fe0}{01438}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe96f56f780aa0e426f31c2d3612c96c}{01439}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675d624bf172ee54801700d3b0552eb8}{01440}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8fa3268e71baecf47d8002cdcbe9052}{01441}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdb4dc8d3a310e3015b08ab749706cd7}{01442}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba6304ae63dc637feb2f5d5cd6eac905}{01443}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab01184cffcef63e7f8fb9c30f523d3f7}{01444}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga768af82456112e453c49a0bf59893fbc}{01445}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga901eb2ee943cc2c7920ec07c14bd3504}{01446}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga408a0a8994b9f8beb40f7104de37cf30}{01447}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06311bba8ce357e8031835420cdafb87}{01448}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL10\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c67c26052c919d65376f1b81e81468}{01449}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadac1b86f7cfbb30d7006cb456646aae4}{01450}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f48a18e4a965ae5fa790a45664407c9}{01451}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL11\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8930753c68df4e2bf2b9848271d5fcf7}{01452}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bd75975886873e269cae4ffd2f9ef9}{01453}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9584de67f8bc4581559afb9eafd0efc8}{01454}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL12\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0651038638c57447c4856072d5615d8}{01455}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4d7a8eb97eb51ed381e9a6e0c109485}{01456}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c8c3c46633523206ea430ebbf478ace}{01457}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL13\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19b73ae816d5634b0ab94d33f3763fb8}{01458}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad5ebe795a58f8fa6a3602f5a083de7}{01459}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07fcd1e7bc4ce025a50f7a5d7c5e2f19}{01460}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL14\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1392a93529bd16ff68a7b523ed010d8a}{01461}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d67211debb2509b6a9ce641166d6699}{01462}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cc724499e44e6cf690a635350f44864}{01463}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL15\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12cfe206f03dab77665d78df0c9ed4a4}{01464}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3773cbfc71fe23eefeaaedb91062c40}{01465}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04787aeebe5b916182faafb25f29e24c}{01466}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL16\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a01918ebcf679e1e8dca531c5d62e77}{01467}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL16\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81db721ea44314691e098f760ea44735}{01468}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL16\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16116176ee635697e7a822a9181f9a4e}{01469}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL17\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4310a0a53dac73b5588c763d4e02fcf9}{01470}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL17\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR\_SMPSEL17\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72ff33695912c3ef1d69d5970749a094}{01471}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR\_SMPSEL17\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR\_SMPSEL17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01473}01473\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff008dca1619ebb07b82861fb9003b02}{01474}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ae8c5196727979bfdb50a35d4d18545}{01475}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{01476}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9da7b993b06b77effba5f2f411b5eef9}{01477}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aae1040f7730eaa0e187e51564c8c1e}{01478}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fa676b8632fc1481ea7eea37949d1f1}{01479}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2eab5c680ef57576cb899b7a3ea85be}{01480}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7b491b417bf3c634fa457479cf60d04}{01481}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52262a8d95b8a14748dcc72b6ea96aaa}{01482}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae3990d7c9b211b93d4bad5de08fa02c}{01483}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa104e1362b305a5ca7f4ef659ade3902}{01484}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga928806f57017847b5e7339a0a5f12dd8}{01485}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d05c654d328d3707ed3e342a6bb2a09}{01486}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabed073de1c8c1750e2b7bf83f433add0}{01487}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5af7fc08b67c8e7b4a783dfc0d8b64a}{01488}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb876d83bea9a745b6dd32d9efc46d00}{01490}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa397c121d125dcbe3a686585064873b7}{01491}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90ad1cfd78eff67df0be5c4925676819}{01492}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7810b13d98a10a6a0c0f42ec4d6c4f8}{01493}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75b052c1fa80b353a3e568d18f9bdf2}{01494}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01495}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4a9d7a6c932a1161cae22bbd2c6345a}{01495}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83aede5882699c1a14de192a9c9e2ff2}{01496}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3273f19057accc4fa63f243c778f306a}{01497}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0aa4102b39935decbe2dc083e587c5}{01498}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72a957eeed81169f2aa46d86bfd24e5a}{01499}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5b90376957036f86287ff09a5a7b91}{01500}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9961fcd4c1edf4fd76e422d814872da0}{01501}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga778c964be610134e2f6ce2c7b7165512}{01502}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0460165b5a95af7ccadc8971ac7c5df8}{01503}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01504}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf69af30215febb5942d58939fed114}{01504}}\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01506}01506\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8608b5d32a005c8b358fa2ad65ca8339}{01507}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41ef914bb7d88be1a2b4366ec8164cb5}{01508}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20840a5fcb23b91a8ac686e887d7d144}{01509}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR2\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34ecb878d29b2299faafb578852f8a47}{01510}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3179a92dfb4f62017fd6dca5e7e47a0a}{01511}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508f2fd314abce9d0fd12a49f97cbe9d}{01512}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52de181b6536eedc3c69bf8c1d21084d}{01513}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de4fd6ca585fa9a9089b66d7c49c597}{01514}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d52b371e77f5d5946e086863a07b8d2}{01515}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga077bff6b42847a0b971b72c917b99cd8}{01516}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b77e5627dda6befdd9c78ce2a33bed5}{01517}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0660c27ef2358b98c55e3b63334ac6e2}{01518}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7de3c5392a6d986117054483e2e98d4}{01519}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae54958a3a11f2fc76aba44278de047a}{01520}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3e3830580ec14350d1218b05ed8d034}{01521}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78eed2b788487ed4dca1bcfe49e991e}{01523}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb94e3f590b0b6f35f94a4f67b03a317}{01524}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066b14e08b2f66cf148d43c61c68771f}{01525}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR2\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b3b1e829f61faaae29c3c2dda23eef}{01526}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga026f0d39dff596f96ba18389e3e83c81}{01527}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50c72193f37168c1cae5eef1df911935}{01528}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2d41cb39ae353cdb6f3cb1a171a666a}{01529}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb10f68b1827b5e65ed2a9caa71ee0db}{01530}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga763c3cdad0768b82ce8f32367a2d8aa5}{01531}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga845afafcc3c1121253967b5b565dd317}{01532}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bea36851c36dc6ff4f6bac11629c5d8}{01533}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad12069d839ee801af140011156b654}{01534}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01535}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa391e3935c52fb95d27db3bc1ba3013d}{01535}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01536}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga105998f6755e1ad088feda981062c578}{01536}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20edd34d5921132795655bcae86b83ec}{01537}}\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01539}01539\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CHSELR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18d7d7277652dd4c2f070106dd993ee4}{01540}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b59d55fef67e80101e5c2a1772ec50d}{01541}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3FFFFUL\ <<\ ADC\_CHSELR\_CHSEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ca21fba6d475be2101310ee709e3434}{01542}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6b18ec9ebd4c9e95efd1a300f7c4cde}{01543}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01544}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b46d6cc9802bd5df7500709d562bc3d}{01544}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL17\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec0461a534becec3c117d67abeb386b4}{01545}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL17\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04830d32a93a58406b973870165d79ff}{01546}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91cd489db1657f1ae26345e3ebcaa162}{01547}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL16\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dfc51c25f28841ceffb83ba992d07c5}{01548}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL16\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01549}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga478c951d01f1db2222c62298a4e4b00f}{01549}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12f2987b60396f53ee2968a18fbfbf06}{01550}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab84928f30f310c5995fda17d09356caa}{01551}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac594f5ffe6a55d45a0c2421c847f0b70}{01552}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f6c6ae7886562fb1ee5c74e5dcebcf}{01553}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5b84d83a703faf41021f5aed1b08d1f}{01554}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01555}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf9712cbe5717263afd082e605ad256d}{01555}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01556}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f05a1fce3fb5a476a3d6a1efa7e0f5}{01556}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9615a92dc5d719eda04efc0fbcc2274}{01557}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01558}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa94fa077e46b5c294a27bc24a81dc94}{01558}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01559}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066545b519da65f4dee67b20ddd43bcd}{01559}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga835b5a1068e5b4746a61a637831a6add}{01560}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37a96bfb55e4ac0b7b5fd512dc8c5c07}{01561}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad672dcfeb5d382e77dc94d280d77f2c3}{01562}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01563}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c74cdf4888bb431e36aa8f636c66e75}{01563}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01564}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad5cb0ea5c509e683f24c444e3fe262a}{01564}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0c09f86005172696eaeb796fcffd041}{01565}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6252eddc09ac86f0ba2fc34e9973b52}{01566}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b8cbaabfdb773f7bc9b4385ca3133e}{01567}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab06703614fbccb72f2abc8a1a3d80647}{01568}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacfdf93021c4aa68f312f6f58c437091}{01569}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74deb460b9d900fb3d97d81d440a586}{01570}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga148cef813445cc4506d6f89fb0409156}{01571}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e1d27f5eba18a59660d7b32611f068}{01572}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253f2d8c6cd7523422e0ff35998b94c}{01573}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac566c041a57836d75b217dcf2466f5f8}{01574}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f9b146cfe8e9ca180676f8e9af40b8b}{01575}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496c3b47d45f280844cc9057a67f4a8f}{01576}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01577}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9627edf91b62eb894a5d713898aeb84b}{01577}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01578}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae}{01578}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaaf8620842807c83a2fc58b57dd1423}{01579}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c246993f940904e9c44cbdabba150e1}{01580}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bb861455b1d4bcfc419e7a5d76655ec}{01581}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78b81185c921897c7de18340cef3b91d}{01582}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c2b66d105354c14511b62cb75fd8117}{01583}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae71a9b3ba55c541de0fd39ce647ba619}{01584}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4033868b74b19544304e5f202e47972}{01585}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43a4437436d6391d03ea0b46605164b5}{01586}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga697a712147bfa61fd786ae5ce3ca2bfa}{01587}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44b5a6c1d562c5cdaa2560aba5af92c5}{01588}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d705d015fd20a8e5328ed49d6fcc355}{01589}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga828269a978a7bee65fc836de87b422d7}{01590}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01591}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81c351e86765207a289da47a7ba12261}{01591}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafb6189343dc80a0b0f88c27cbcd8188}{01592}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2617214deca9d2d1fe358e7012de53b7}{01593}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc468021a66564b9f9255c9a33fc46f3}{01594}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bfc56437a61398d433d775549c7d7e}{01595}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_CHSEL0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab167e83ae3042f3041d4da630d58ccc6}{01596}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_CHSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_CHSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6242ef88cfcad14f27ee22320bbed8a6}{01598}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ\_ALL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c6b1b987082c569bb4228911980ab01}{01599}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ\_ALL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ADC\_CHSELR\_SQ\_ALL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga898c13cda2f4afb7993a59f7356c342b}{01600}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ\_ALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14fac0b77c35f1d096b958eb1875e0e}{01602}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68da7102623bc05dfa9ba9572e102feb}{01603}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10daa5b36054e636b4a8f0c9820122cf}{01604}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2ad778950e43de324ed3b40bf02516}{01605}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93b9452519756f35ec9a36c406f3373a}{01606}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2d3fb8510c87964d3f15a96749c11c7}{01607}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga745b44a22d7ac58820ab912d4711b40d}{01608}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38500aeea046909cb0afe79f02a2450}{01610}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0d161e244df7d4b6fd567f6e0e7467}{01611}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee2f8bc76e1eda235c8b4971354f2b75}{01612}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7468a7ff1306edb93dca613eb758be4f}{01613}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefe7e1e8d5f14aaa9425a96c65fc7fff}{01614}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01615}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafca75a5722c58ed57d2775118e800b83}{01615}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01616}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga120927ed270ae8a8e569e963265d925a}{01616}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacafbba93f83f1977880b3daf48512d6}{01618}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f865f37f4f060d0810515117f853113}{01619}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cef244b651e66f0db83448e5c986538}{01620}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e430f2794ca2a0e82fa282090370d3f}{01621}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b87d544c317129b4484d36017094d04}{01622}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcdede291ff21f892f56edf0efce76cb}{01623}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ab47014cec46918008de88e3c1c5f99}{01624}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3a3985f97494076fbb8deb60be7a85}{01626}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6f17df5da60ad99387d3562dc3102ff}{01627}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407c45aca2beea5521a6e65cd9c11c39}{01628}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3136d1c5f45ab464c16c0e451eefd21e}{01629}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd22898647a6b40904f614bbdf5d28a5}{01630}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga459ae51337e5533c13f537d3ddc530e9}{01631}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40312328e4dd3409e0342b19f1f8ab46}{01632}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834bce92978ddfa132671d963bb19029}{01634}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f7609366ba21a02aa4e9a4c116cfa9}{01635}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb173811f126feac66209cbe4772010}{01636}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63133f120c7a46bde86773aff936628e}{01637}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c579cd790e1fba31abbd4803e58697d}{01638}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8163ee24f70aa204b6519fd0bdfac7b}{01639}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2626a53e866a3ef20542185ee74767da}{01640}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa64cf32ccd61b4386d206080df92a33}{01642}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27b7c317640e10997fcc50b6f2448718}{01643}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga503cac2a7b5f3b454681ad3c2f06c9b9}{01644}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2f4b02de5a2d13b9455c8a088ed381}{01645}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8352eafa7d339b8d00cf5bd502bbb47}{01646}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81d2b077b496ec22f7d5a45c7c4c3c0e}{01647}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209dacdb56fe075f97425a63cdf9b4a5}{01648}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga649a45bc09463ff53354fbdd3683dff7}{01650}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01651}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8644df3a08e59e88add0116a526f380b}{01651}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26eeea031b6b0799d0d4bd2edaabe9a8}{01652}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5ab40f1891d602ede9f6393eed53393}{01653}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b1f996984c7342652f258eea0d48c3}{01654}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb1e8c13ec4d0d783f2d7ddd9a5f3703}{01655}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85d571e91b67910b0569b77b39762fac}{01656}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0acf1af3e5e83cf3a198d21c177acbe}{01658}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab775c0fc26d6cea4ee026319905d05ef}{01659}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e01f97657f4eeadbca43eec116e28a}{01660}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHSELR\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga480e9da3824da1aff16a8e5de8e5f538}{01661}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84491a3e80ebef8137c640783d9179ee}{01662}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71d1c2c39c241f0f17076161602cda4e}{01663}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa228f7f0cbbff788561b96580138dab}{01664}}\ \textcolor{preprocessor}{\#define\ ADC\_CHSELR\_SQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CHSELR\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01666}01666\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa42c5cee63bd4ee8e203b96b4dc12d3b}{01667}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc0ec961a8f75fc312716aa4f5493d73}{01668}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e00ddb0cb78fce86eb721d8a328a7be}{01669}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR3\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9160eb1deeecf0c7597d911d088ab3b}{01670}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01671}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9e3760bafc3d0fa1e6c5b214091612}{01671}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01672}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a0881b45f3505329b69150505fb5189}{01672}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01673}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e}{01673}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa21edb96d1dbc534a808bd30a51c7e93}{01674}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09e180af5af055ffd917d1396e07c33}{01675}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a6a325718e7104269f670bc5153a11}{01676}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01677}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40aaff0ba5d02e790c7cde568d20f9c}{01677}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8703a292b415e7d0325cdd34360eee}{01678}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad53fe93e40477c2348cdee4fd39563c8}{01679}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9761ed856ab30405180eea60a944f77}{01680}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d465e819632980bc90a5b2fc846058}{01681}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc0fa5c38a2c80117cbd4235b0aab12}{01683}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7947f0d9fd7c147c1d7b97bab0b5df3f}{01684}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37b99aca9e1f5822d78fc7b6ec2698f7}{01685}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR3\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01686}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66cc86fe36a74112a7b665bede79a65e}{01686}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f529e197af9adba119e8f4d976f8cd}{01687}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga608732060caf630f1b0d757e16323ae6}{01688}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga765b8dea81f4a9ff67d01ad7c20717ef}{01689}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc5ee924871e9f36610345726a3780e0}{01690}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23161cc0272314389f78b5ba9ed36ccc}{01691}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1843adaf3799922879d63959750e519}{01692}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga794f95d883970ea727a0b649543425f7}{01693}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf787ebad98215a79207d64beaebb463e}{01694}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d7436faa14823f8fd7fee9be55e817c}{01695}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4278c92e855b9021fa9e9cf70f045203}{01696}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c845f6d87d21a24245e7bfecf30e4c9}{01697}}\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01699}01699\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84a231db4b53876ee3823b0ea3c92a06}{01700}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{01701}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada596183c4087696c486546e88176038}{01702}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga939e7a0780b9759e6c3f344553797101}{01703}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacae696f0e147022ffcb55785e4fb7878}{01704}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfc56241e0b3ab0798a981b14d3e302f}{01705}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab730b1087788f3ab18ec6145d84597d3}{01706}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0008UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f3f982a8420ece922b3f8684226307c}{01707}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0010UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6596f4834f2dd7e2604d4492135a4e3}{01708}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0020UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c27e67b6170a6873797fbf7e5c337fe}{01709}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0040UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f0869cc00218b560ced2a4cf19770e5}{01710}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0080UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00d8950acc2211570da7c927ae77886b}{01711}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0100UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5ec727a1d5e3c082f49cead8dfac6aa}{01712}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0200UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d2b611b9e68b09cf5a4f08cc0935b52}{01713}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0400UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d8797443083b98d499e701de0c86ff}{01714}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0800UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bfab758993417e28973d15df01d2186}{01715}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8172b28fabb7022660cc1779da9547f0}{01716}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae936291a38f1ecda447e0bf63c3a4e96}{01717}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59822569482aa21059cbb6b706fb8c0}{01718}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8000UL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01720}01720\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD2CR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{01721}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01722}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7c3d853798db04c785e9e290a44663}{01722}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFFUL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01723}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64f2ff6a85748943d4f2c45813222d66}{01723}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01724}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd3ac73479e69a95097301f82149ff6f}{01724}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbded0e6f8693b64865e54209a190442}{01725}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf7c7776e6383aaaf1b35d8363e6405}{01726}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf5af3cbdf3b150e4127ad0540a9e4c9}{01727}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a851caa977d3fbd98529662f70d905b}{01728}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e4831e19fb2cccb4636b5be9e06c09e}{01729}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7b90dada15c9e4fe90905362cd60e6}{01730}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c76da903e269a6aefe0a47fb5883f9c}{01731}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1844287d4ae6c6d5bde6fdc83f9da633}{01732}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b882a89cba4eb2d09dde3ff58a4be4}{01733}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefd9de42f1d351ae398c15f248f5c320}{01734}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae9ca5224499a762297a5cb49c7a6da}{01735}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e7823a49ef25c0d34b283c22b77bc1}{01736}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ef49e72526ac2d27a0da3c29386bbbf}{01737}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5beaff04c063ecc2a61a642337e785e1}{01738}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90a40519b8ff3af80aed59d38b1ac8e9}{01739}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf56cfd88d9320ab98505317c9a93735}{01740}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga663d5e6406051947ef94c8573032993c}{01741}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01743}01743\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD3CR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef56e97e017d9c1219d631158380501}{01744}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5db4fee77c52a207698c8ccf5764a52f}{01745}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FFFFUL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31d897f4cff317a185a26376161349de}{01746}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19e35d6d73c8775cae09e11340d3290d}{01747}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b2a5b362c41ec27a36885a6e3652220}{01748}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4fc30b341dc0b888486c56c031583a4}{01749}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad648e2ed7a860dc84519a181a604cc6d}{01750}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21773d70cff14af2cf94a2e51c7805c3}{01751}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01752}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71b05e7b856f38aae4ebeaa715d81d7b}{01752}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01753}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03fb456336aa5a568c10f2cc11943021}{01753}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01754}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb8ea2b437b1a6347a0dd1df05235ddf}{01754}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01755}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd495e164cd4e2e130e249609fde008f}{01755}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac393d55175c4cb35e808846985e80c3b}{01756}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a129326f31ee47afa9bb833e2e23c93}{01757}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12c579bee34393faeb1462600d2ee8d7}{01758}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73bd81db538bf5d021c775791ec47a35}{01759}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f1bdeef70f333bd1c162cc38f2861ef}{01760}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9444d38dd0a96a3efbb9f92d3130216}{01761}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f8a16f13baf0a58af615c583fe3a6e3}{01762}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4071535e5e60489200d74f0461b59235}{01763}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd055292e3768cfd376f0adea054e6aa}{01764}}\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01766}01766\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CALFACT\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c44c40266eeb29d6c82893c9108611b}{01767}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01768}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ed45c6f668636ec26125c16099cad2}{01768}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d5429b469688c6b1ac1bd9216ba743a}{01769}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd077f70f6db63fe67fcaa43a998c1d}{01770}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a55ab6550a69e167e990ce53b9d2fc2}{01771}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac2ec422d4ae0925c5e73c31d1798a0}{01772}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga305b0e94e4799e01bcd210143aac42d9}{01773}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28aaf8121d78f0d038798a875927dd36}{01774}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01775}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c84720845d7a25dae1c9672908d14d0}{01775}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa38c357647682d6455c66f01201b5713}{01776}}\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ ADC\_CALFACT\_CALFACT\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01778}01778\ \textcolor{comment}{/*************************\ \ ADC\ Common\ registers\ \ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01779}01779\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf79b4cb81ef1631966dbe68279cc376}{01780}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01781}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2d02b14eeaed9f694205f120c02a101}{01781}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01782}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga163968c55b1756d3880add05e08e452f}{01782}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf99705967921bc72f3351ed71bc4404a}{01783}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac08cc8ad4ec45d16616ea43656faeca1}{01784}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab320da1879988808eea121ecfa8b709f}{01785}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33c0b142eb7a2ef638ecac34a7d59461}{01786}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01788}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f090284807523a73618d65e544615e0}{01788}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01789}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1002ffadbdbd09104840b4300c63c9}{01789}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VREFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc47464aaa52f565d8daa9cf1a86054}{01790}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga412d249828559456628051dfb177da1a}{01791}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{01792}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_TSEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01793}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec05330012f52f35421531c72819fada}{01793}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_TSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb3016a3acfed2d88b40124af68a459}{01794}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba58395ea4e7d95827214a5463acb11}{01795}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VBATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaeefa6f00268db0df10fb97112a9f456}{01796}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VBATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01798}01798\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01799}01799\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01800}01800\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ Comparators\ (COMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01801}01801\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01802}01802\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01803}01803\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ COMP\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498f8c6f080f53a4bd0cbd3f4cdf2958}{01804}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8fa9eb21f742da9d30243c271f8d874}{01805}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6feb7a7d13ffb5a2811aa35c8abed1ed}{01806}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14f6a840843d6c83f61c3ed21a5b4ca}{01808}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_PWRMODE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3667d685168e6956c9fb211a2aaef436}{01809}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_PWRMODE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_PWRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf36b6dbc30dfce81263126777bbbce8}{01810}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_PWRMODE\ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_PWRMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9116e6ea53c492fd022a930dfb14263e}{01811}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_PWRMODE\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_PWRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ea5304f1c3b278797ad08d7b9aa2991}{01812}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_PWRMODE\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_PWRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e32c06c524aa25e9797d8c507474e3}{01814}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01815}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c3e4c32368ad500afd1021d6623f587}{01815}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa449262c64ece0a455de606c9f559a81}{01816}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_INMSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67b84e4c0acf3c6431a51be269dae47a}{01817}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d5160ed0a32d6f3584aa169408365c9}{01818}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc34f6719dcd70004614bd539e686f24}{01819}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74bb5d3043a12431960bc02375ed02a}{01821}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a67a31c95b4bdf4012a98618552e15}{01822}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_INPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb22cd1cc39fd1ef30722547e35156d3}{01823}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_INPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bab22f1c3d0bf9515d5376822d78679}{01824}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_INPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01825}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c6e281cda5e166e3012761e969589bc}{01825}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_INPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01827}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cfabda532305a4d9d306761303613b9}{01827}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_WINMODE\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e28164807b418b49b06b5ab06eafff1}{01828}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_WINMODE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_WINMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae82df5f413cb31966809bae67a827a1e}{01829}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_WINMODE\ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_WINMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacedd88cca3a53e74dc7f1296792d15c4}{01831}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c98a00c578925462109788597d5acbc}{01832}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\_Msk\ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_POLARITY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga297fb1e2579f708ccbef154f574105f5}{01833}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_POLARITY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ca1d8272428fd1386b9a971b687a589}{01835}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01836}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18879dcbd9305b57fbbe19c35a814d25}{01836}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe57b321ccbc7cbef7ab5dba15ec851f}{01837}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_HYST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921b78b44b1638adb97b4a3fea45e77a}{01838}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2453bf9a390028d42fa48f76169f7036}{01839}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22aebc782b27f758081c2ba3b50bac5d}{01841}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3dc4b4a57b305dd3c62816ddb6887ad}{01842}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_Msk\ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ca5e2f8219ced485e977823f7ee7413}{01843}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_BLANKING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d27cdb63579659d435522a93fdcc2e7}{01844}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7f5db2aa58c949351fc161993bb09a0}{01845}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa140f4d58c5c6fc1e9e916f5e3c76c71}{01846}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58fbf7aace6101faf51d589dc95939aa}{01848}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01849}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3da6163b861cedb9170575119387ff9}{01849}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_BRGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01850}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a75737ca908efc9732e40c55eca9051}{01850}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_BRGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65d0cf8660d17ef7e6e734729861320}{01851}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93fd0442d1f2e4acd7c9c79d28b39c64}{01852}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_SCALEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a7edae58fccd841ccd1b369c2b7081d}{01853}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_SCALEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e3adebbba77e5cb89c117aa7418586}{01855}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMESEL\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9468f1fa843fd118bf38fed34e4f75f1}{01856}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMESEL\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ COMP\_CSR\_INMESEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284362e142647d4127c6df2953a1a773}{01857}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMESEL\ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_INMESEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35c67dfacdc8a25b708194d94941879}{01858}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMESEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_INMESEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e138c181afefb6e991c4b2033f00180}{01859}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMESEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_INMESEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga731b83688fb8d6b411c100d6104a2e2a}{01861}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110e8535f67740fc403c848f40c1ea13}{01862}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_VALUE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7671b4d9a10fb07c0b498725ca65d43f}{01863}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_VALUE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38ed1b1eb108ae669a872817a81e22c}{01865}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10d68a130c778f413c9af23d146fb6ce}{01866}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a926a0b464f05c1f53a783275878832}{01867}}\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01869}01869\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01870}01870\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01871}01871\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Digital\ to\ Analog\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01872}01872\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01873}01873\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01874}01874\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01875}01875\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01876}01876\ \textcolor{comment}{*/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01877}01877\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01878}01878\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7663eb8440e12383fc88241acbfc99cf}{01879}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4462abe77801be4a752c73aa2ff9a70}{01880}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{01881}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ef4ab719505604c7a41e31c27fd05dd}{01882}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1be7eb4a830047b463d611c2c813f437}{01883}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01884}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{01884}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5baf43a193c631ad3c05eb24b97a7b}{01886}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca56925c2b1f9c7662c850146bec7bd}{01887}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf951c1a57a1a19e356df57d908f09c6c}{01888}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dfa13ec123c583136e24b7890add45b}{01889}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga265e32c4fc43310acdf3ebea01376766}{01890}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa625d7638422e90a616ac93edd4bf408}{01891}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2b3dabd915eca885a86edf41c2c8f89}{01892}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a0202d6e3295400dc21b2088d333e1}{01894}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d85e9d75f265088a37b911f573e7dd3}{01895}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90491f31219d07175629eecdcdc9271e}{01896}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0871e6466e3a7378103c431832ae525a}{01897}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{01898}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018b4d24c02a803f2efb996745f49015}{01900}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{01901}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bcf611b2f0b975513325895bf16e085}{01902}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{01903}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cc15817842cb7992d449c448684f68d}{01904}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fefef1d798a2685b03e44bd9fdac06b}{01905}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdc83b4feb742c632ba66f55d102432b}{01906}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01908}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1caf9621895f2a99c4b33a0908247b6}{01908}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6509ff097fb987e9f1c592d6d5869356}{01909}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995c19d8c8de9ee09057ec6151154e17}{01910}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a11a25b89aa18648594cb72bf3918bf}{01911}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad8aa68545055eac63ab43cc5d3da91}{01912}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbb0585e1053abf18cd129ad76a66bea}{01913}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67a3e52de3c39242c86764de3f2abf9}{01914}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d4e84b0b68c51df7a31150f62c73406}{01915}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_CEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a32a17d51b856044c8e085f8ed0c940}{01916}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_CEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01918}01918\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_SWTRIGR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{01919}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819696c72cca7dd861aa7a3d9081e425}{01920}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{01921}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01923}01923\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3250ec13530e0e363f0ab92c149774f}{01924}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga203fee3fe672b7468231c91ce8a55e4b}{01925}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{01926}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01928}01928\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1dcdc73fc338b3548cddcf84fb0c951}{01929}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{01930}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d34667f8f4b753689c8c936c28471c5}{01931}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01933}01933\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01934}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b874c02d121c755a1d4523f2e39134e}{01934}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacde0062be02bb512e2bdc5ee84b4f17f}{01935}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1fc9f022fe4a08f67c51646177b26cb}{01936}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01938}01938\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1a7b56cdc34694e1aa032be202e79d}{01939}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01940}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf050c1d3f7c651b461b463c8ae659e}{01940}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca45719f3d365c9495bdcf6364ae59f8}{01941}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01943}01943\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12LD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{01944}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{01945}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC1DHR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga203db656bfef6fedee17b99fb77b1bdd}{01946}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01948}01948\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac004fb7fdc93225fb835b27e39229a57}{01949}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1b85c14a79ef230c7771336ab683678}{01950}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01951}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aee01ad181fa5b541864ed62907d70d}{01951}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01953}01953\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacef98a0af264fa6b23a187e74d7c82d}{01954}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{01955}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DOR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b4192938e039dc25a7df8fcc5f3932a}{01956}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01958}01958\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeeefee596334ca7c00e9dfa12cfdd83}{01959}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75ded00bd7866ed6e38c52beb4854d64}{01960}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{01961}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b49f9b328db92931cf5f9656d380367}{01962}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11f12c0c3ad12a1df216b909e183a5e}{01963}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_CAL\_FLAG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a28933728ad7218c1a35a28f369f237}{01964}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_CAL\_FLAG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcbe37f1b63d8f40553c8f7345b0aadb}{01965}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{01966}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_BWST1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4bb7ec09f274673a0bc638e628a48eb}{01967}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_BWST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01969}01969\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca600c6fc49d1b14468544d73b0f7ec9}{01970}}\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae68d2bd7ed83bfa562b100be5125c1ac}{01971}}\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DAC\_CCR\_OTRIM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01972}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b249a9e80c32dfe3cdcf6965a8ab5e5}{01972}}\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CCR\_OTRIM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01974}01974\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_MCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fb14d7f23156ad148907817be113df}{01975}}\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01bf0067ef0566b80d64f72bc4049a0a}{01976}}\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01977}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e19ac9791c5f2d43bfa773d73e7cce9}{01977}}\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_MCR\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea553823e38bb50c5ff2e39e147b3f25}{01978}}\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0521d00c2a858985fae3690b53c90d78}{01979}}\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0900c5706930ec452f3b53507755b9e}{01980}}\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01982}01982\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHSR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4af69ae3e073ff8fc90e9c41031ab491}{01983}}\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{01984}}\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\_Msk\ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHSR1\_TSAMPLE1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa92ad9b7f256f60de753a805d0406b66}{01985}}\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\ \ \ \ \ \ \ \ \ \ DAC\_SHSR1\_TSAMPLE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01987}01987\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHHR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23ebca8cc23a7df9eb1630d14622eaa9}{01988}}\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01989}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{01989}}\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\_Msk\ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHHR\_THOLD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d74eeffe6401b619b9a98a4c1ea39c1}{01990}}\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SHHR\_THOLD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01992}01992\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHRR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01993}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16520d809c15201f411be3c41856f1a7}{01993}}\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55aac5a00d288a3b850bb3524abd61}{01994}}\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ DAC\_SHRR\_TREFRESH1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0109eb0ed545d5cd473389a8af1f618e}{01995}}\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\ \ \ \ \ \ \ \ \ \ DAC\_SHRR\_TREFRESH1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01997}01997\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01998}01998\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l01999}01999\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Low\ Power\ Timer\ (LPTTIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02000}02000\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02001}02001\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02002}02002\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c2a253575aa4bcd2c8097f2e9f5c528}{02003}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd7e374f2dc01057c4b2b4a073de293}{02004}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad268979549e2ab5d4e0227e37964e29}{02005}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d60b2a5aa3042e705fac690ddd82ad9}{02006}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02007}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga738f282188e8958763a12993436b396b}{02007}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dca1da3466dc935eebf232c120a42f7}{02008}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5744b7eeec364753bad9ec53583ddc83}{02009}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7231122f4aa937f6e5496f9a375032}{02010}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_EXTTRIG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d6fe3ef932a42040b0f9530eae1d014}{02011}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02012}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58bb3764cb71aa8b10e3dd579d81d566}{02012}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02013}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{02013}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPOK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02014}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{02014}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02015}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga225e79481e3488e2018b7066cc36c15d}{02015}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaaa9e9c0a0295592da0aa99997aa10a}{02016}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARROK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab444687af1f8f9863455191ad061a1d1}{02017}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06f3149d0ec6718d910a43f12b69df19}{02018}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga517db9f5fee8e5be22e9ed9de34338d7}{02019}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_UP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5c22c593384daf21fbf0648c7157609}{02020}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78026fe91462066bf46f3d20cfb59dde}{02021}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6924a3b6ec9a7541387f1d40e0726abd}{02022}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_DOWN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae419eeabea5979ae2658ab6597cb8223}{02023}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c9a5a71d99fa8bf8facb17d8320c7ee}{02024}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae297f57c814daebdd71e7126e994d89a}{02025}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02026}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff32d33c58f156779da9647a2ff353cb}{02026}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02027}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a48e6d67bb0c58d4690fefb6ddb4ef7}{02027}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_REPOK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0fbf84ae5c87abefaa2790ebceb6d4b}{02028}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_REPOK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_REPOK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fee31b0e8e2a436c7dd2dc9948bc6cc}{02029}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_REPOK\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_REPOK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02031}02031\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ICR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18b506dcf4acdd6741977de00402c73b}{02032}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d0e27b84a9db60669043f14f3d89ec8}{02033}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1a73f097347bc05382105a527ee7f2e}{02034}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8838d365e13b4c9de7d954989e7e3892}{02035}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a9b52575f7bb462d282dab0754c0fc}{02036}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARRMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf43a4be174c9303faef371ec31ab44c}{02037}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee44edb9f638e0b13a269a13c013f0b8}{02038}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{02039}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_EXTTRIGCF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02040}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bdc0939c831c305f180c9d1518b852f}{02040}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\ \ \ \ \ \ \ \ \ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02041}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bcc238eda370f1999eb9e4c622a0d01}{02041}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3023d4f15c022e8a57d9d499423efbd6}{02042}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPOKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{02043}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02044}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf56de4c8d0c89755297f0b062983b5b}{02044}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02045}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46450f790d87d73e5159faeecd99d226}{02045}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARROKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e0e5526e60b99a2a4958145207bff7d}{02046}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34a94627a5c2f998f5ea8d7a57f035d1}{02047}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{02048}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_UPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02049}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94cea7a7a350f428dc1255dd6d143969}{02049}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19850a5ffe670eb179503fa1be9e3622}{02050}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02051}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{02051}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_DOWNCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d337943cd5849f0b67df2bae113ffe}{02052}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02053}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac53ea61cc069eeeab8431e58fe2a0ac0}{02053}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UECF\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93aec60a6f7fb00b09a34bb824cc6260}{02054}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UECF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_UECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02055}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2d613bdb2ed78e7bbc20c7e51d9478b}{02055}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_UECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f41357d7d9fd4657744273d41884a44}{02056}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_REPOKCF\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02057}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76faa58abf46a6b637b6f03f05cc6b25}{02057}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_REPOKCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_REPOKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02058}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3048050e404783fbf6fd151700c6231e}{02058}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_REPOKCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_REPOKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02060}02060\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_IER\ register\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02061}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5420b7e7fdb5dafc0287743411ffb6b0}{02061}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ab547325c45d174b52dab47fb10ae3}{02062}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02063}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84f1c6ec830c564596756452fac0f057}{02063}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02064}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30bc158ab0a4ed0cb11b74a2f260fb3d}{02064}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02065}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6521147a135322a518bbf0bf60c394d}{02065}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARRMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02066}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabddf28358beda70d5cabb8bbd2f7acd7}{02066}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02067}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad517b45bbd7fd664a9ffb734949ca2}{02067}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{02068}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_EXTTRIGIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e2214a5cacaee65aa8487788edac8d1}{02069}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\ \ \ \ \ \ \ \ \ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5f9215cbbefa3f09ee58766418af015}{02070}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02071}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50650b47231f11edf550ffcbc0c510a7}{02071}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02072}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac117a13cff0f470f7e9645e479301684}{02072}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02073}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1d1f4b63657f81d98c810fb981be8b2}{02073}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac72d70b2dafa3445301ce2907ba39b3}{02074}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARROKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e16757ed47e0ee03238f7ac41f54119}{02075}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e48c6d4270508030ddd5d92996452b}{02076}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647df93a691567bdda645f15e5dbf0b3}{02077}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_UPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f4fea67fb509ddc013229335c241211}{02078}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga943de8e961e0ec350de2fc45b9ca1eb5}{02079}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf0d38445df80d079702aae01174e30}{02080}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_DOWNIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{02081}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02082}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2644872cd08dc01c4e3f5a46a4e19fc3}{02082}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UEIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02083}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa60be28358e4e5781c578039d304f06e}{02083}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_UEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f62aecf16d3b190a9f168e8404b8d19}{02084}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_UEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1df9a886f8e83745ba1dd6121ed0285}{02085}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_REPOKIE\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02086}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga273792d663e2d4d3ef5c48d95bca804b}{02086}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_REPOKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_REPOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02087}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada52daaa972019bef4c9fade02739535}{02087}}\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_REPOKIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_REPOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02089}02089\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CFGR\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e4c4cf0fd7105b535892c7a10e1aa4}{02090}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f72372ea98b1648628c895894c613a2}{02091}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02092}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae51756ab9cdc0e908f6f272ccc3e221a}{02092}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93565f8804d86eb6b10c699241d543b1}{02094}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47dbd26a12c5443fd0955647b4d39a93}{02095}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02096}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b93ee347b6a137a97020e71fe2a44ff}{02096}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02097}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6779ec640b23cf833dd2105b8a220af5}{02097}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad084d831c97bad9c75bc5fb870f4c605}{02098}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe9732853338654f66fe51d6a6f9f837}{02100}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02101}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff87664b8380f74d415c408fac75d8ef}{02101}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02102}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967fdd5160e383d5740de6c393ae76a5}{02102}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02103}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d8880e8aa2748a1c125bb93711f764d}{02103}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02104}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafbe9abc3d0f44a37db62172a80afdb9}{02104}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1516877a8f950690f02d215362bb5b72}{02106}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{02107}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02108}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{02108}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02109}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{02109}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014ecb2c212432123a6ee2a01dfc4cce}{02110}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02112}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35291fd86def97e8c27c5749badfd91}{02112}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae330680ff9e06c3d69b55523ad85e5}{02113}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd72b0a5dbce113393e4d367b49f5d0c}{02114}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf54ff2bff54f5ff370979c5310f60c16}{02115}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02116}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{02116}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga703c870efbbe78646002653cf2333a74}{02117}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab31dace3620124a37078ccdc260f355a}{02119}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga206eab17762f56791b93d8c3ec9c5f15}{02120}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga519aa19bd79204f1eb94a1d378655634}{02121}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268e349e4278ec2f405603d1bc82eb2d}{02122}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8c3ef431ee899309d6a8b518fc8af88}{02123}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02124}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3470980d3523263818a124f1642fbbdc}{02124}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga160a914484592698b174ecb64b7c77bf}{02126}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{02127}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02128}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{02128}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02129}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{02129}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga533f47720800bf4619d3f576043b6ce9}{02130}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga672cd9c43d091c2db4781c6e9b2043e4}{02132}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9f05dd8291e7351c085cf9fc2549c76}{02133}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TIMOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{02134}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bf1bcfbb869bb8c12a6389cd678fdd}{02135}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacab9d7a59b17326ad6cedabb70c0faf3}{02136}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21d04d4b6c31e68728a6c515aa36571c}{02137}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98435524773e234e766a4fdbaf407e5}{02138}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{02139}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf953b0b77f31228a0ddac549eb0b470e}{02140}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5563d14ff71e36211e358a0eeda8a0b5}{02141}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77ab0c368193e5c00b8961d10f4c9e51}{02142}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5dc1fa00988177012c9cb933e50db5d}{02143}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e50d972d4a24782712301bf2d632ae0}{02144}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga347fd1dcb47397008e30d1c1f371361a}{02145}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_COUNTMODE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{02146}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\ \ \ \ \ \ \ \ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b057945543edba5a0b79df5fe9a583e}{02147}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02148}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27f19afb5440831244036ec045d842ab}{02148}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_ENC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02149}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd13a5203732ee6743bf9025ad9f9172}{02149}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02151}02151\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaade535c6c5758858bd51334fc8ab6a49}{02152}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bf077af8a00be1e670e37294915fd2a}{02153}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a1f4b2d79870055c5c7b622a301ad73}{02154}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac129e479d844619e29c2384fc33426}{02155}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02156}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9c4bdf05747cce9157336fa8399b7e8}{02156}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_SNGSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0c59145554d8bfa0d636f225a932514}{02157}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289cfd728541ed33acdb6e023b19f9ca}{02158}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa04b4aa158a5189ff3981bcccb9756e1}{02159}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_CNTSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8912f46b6f529d6c632ad2de408ff3}{02160}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8211ff979231ce43f2bbac46073602e}{02161}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871458d48beb71336cdf837c155169c8}{02162}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_COUNTRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga493e399b4f94654c27f1b5344797bf25}{02163}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_COUNTRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4c64a9cb32d2c81bb7534609c2ad195}{02164}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd49d0f65b1112db24a6271b76450378}{02165}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_RSTARE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15507e781b5f2c336ad57823c8b02a1f}{02166}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_RSTARE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02168}02168\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CMP\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada5643bfded457f91880778f7db67656}{02169}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d9327679862c756efafdbb860dcb394}{02170}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CMP\_CMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e0da614536f546b3420c0801d6df70f}{02171}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02173}02173\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ARR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad0ac8b37df965dd6402cca20fdd0bb}{02174}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c5a1383d56848f5030c2c2557f8621a}{02175}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac708b2613ec085499446b969b89e90eb}{02176}}\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02178}02178\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CNT\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02179}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad81cb635eb99877bdd13613c39ca4d50}{02179}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf423bd32750bf9bda6194a024f9815b8}{02180}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3b069fc9f9436dbc473cee09bb67aae}{02181}}\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02183}02183\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_OR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02184}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35232808a093600056fe6b6a54aefa54}{02184}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_OR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09277ff64d91eb2fdf28cbd8ebcc98e4}{02185}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_OR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_OR\_OR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga124f0c6d21ae7a3be7d9db1d8b22676d}{02186}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_OR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_OR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9be41dfe8310f51f1db3554b438adff}{02187}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_OR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_OR\_OR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga686096d3d97e19825b09f8804d9aae99}{02188}}\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_OR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_OR\_OR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02190}02190\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_RCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3df2842471a284a1ab7dc60e657a449}{02191}}\ \textcolor{preprocessor}{\#define\ LPTIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02192}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55a8c97e536de705d0a094f4e6985a8b}{02192}}\ \textcolor{preprocessor}{\#define\ LPTIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ LPTIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02193}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f8e5aa4165a297971eded8dfc3ea27}{02193}}\ \textcolor{preprocessor}{\#define\ LPTIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02195}02195\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02196}02196\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02197}02197\ \textcolor{comment}{/*\ \ \ \ \ \ Universal\ Synchronous\ Asynchronous\ Receiver\ Transmitter\ (USART)\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02198}02198\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02199}02199\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02200}02200\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64f40c78bbc597ada96c2ec828722eeb}{02201}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8b32c050e6d9482a819e0107ceb9f83}{02202}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bb650676aaae4a5203f372d497d5947}{02203}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga099541a7c10ddc409196eb14e87897a0}{02204}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{02205}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UESM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bf035f3a6674183945975fdda9e5d3a}{02206}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga678b98c07ad61dec17131716d1ddfa58}{02207}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625927bbfd40ce911de7183cae92e682}{02208}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02209}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada0d5d407a22264de847bc1b40a17aeb}{02209}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53df187761bfed354686b47e0a691564}{02210}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02211}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{02211}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02212}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade7f090b04fd78b755b43357ecaa9622}{02212}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{02213}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{02214}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5221d09eebd12445a20f221bf98066f8}{02215}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae752d24efb55514807e122dd0ba63bdc}{02216}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Pos\ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{02217}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Msk\ \ \ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_RXFNEIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8342cbdabe2a5ae03ee73452a9ebf935}{02218}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\ \ \ \ \ \ \ USART\_CR1\_RXNEIE\_RXFNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee92ad658865410023fc8508325024a}{02219}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{02220}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17130690a1ca95b972429eb64d4254e}{02221}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b3a5a839e841d7f468aa7a71d042e24}{02222}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Pos\ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6dab3533476c5c6e30d8316963053b4}{02223}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Msk\ \ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_TXFNFIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91ad128d8b96d94461290e19164bbfc3}{02224}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\ \ \ \ \ \ \ USART\_CR1\_TXEIE\_TXFNFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46a693e8924defd8e57b0b08323afa0b}{02225}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{02226}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27405d413b6d355ccdb076d52fef6875}{02227}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e65e62ab989658fec2bdaad7892c16}{02228}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08638afebc30caad3337f1faac6d904e}{02229}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{02230}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1029c679b6ce540fc8343e074387fa5b}{02231}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60894c2937928b5ca83fe73e60e1c9c1}{02232}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60f8fcf084f9a8514efafb617c70b074}{02233}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86cc2060fef5dc3ce6820e31f0156492}{02234}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0bc41f3a11fced743f19684211eacd6}{02235}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_WAKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad831dfc169fcf14b7284984dbecf322d}{02236}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b16c1bf94dba8a889397c5933322308}{02237}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b5f5bc798207f9cc9e54ab080637634}{02238}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10001UL\ <<\ USART\_CR1\_M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{02239}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45131329617759787a4866ce988d35e3}{02240}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50313a1d273a0fdbeea56839fb97996d}{02241}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{02242}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68a0428a58ed317ba2baf6362123930f}{02243}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02244}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1337df7835fb7605f567f8c23336510}{02244}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_MME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{02245}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac313f7deb7198a2c0d53446c418e434b}{02246}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b5174025558ca07302b4cbd4c3a3c93}{02247}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_CMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac6e25c121fc78142f8866809bc98aaa}{02248}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f51c380de00d417c76712183070ff01}{02249}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac009e53008167c20955efe87a147ea02}{02250}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_OVER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{02251}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30bbaacca54d128b14fc80293a3fb9}{02252}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9847feffa692f728663f3c612cbf4f2e}{02253}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2d95af966e08146e1172c4b828bda38}{02254}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01b664114104da4e943d96b59ba37142}{02255}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9691b8bc3d8dcc892379bf7d920b6396}{02256}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{02257}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe2670a86aa9a616ff375b6930ffa70b}{02258}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa005f970098bde194883b57529b0d306}{02259}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7640a539139354f68939dd6c4213eeda}{02260}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf428b58fe78a921cec6d585556253c7}{02261}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bdc2e80e4545996ecb5901915d13e28}{02262}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c5a5427a9d6f31a4dff944079379c3}{02263}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga915c67729309721386a3211e7ef9c097}{02264}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37334305484b5177eb2b0c0fbd38f333}{02265}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad9044f6093b026dae8651416935dd2a}{02266}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21679d47bc5412b3ff3821da03d3695e}{02267}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a808309c2809d8b08f0782fb321ae8}{02268}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1575795973e3e34e3fe4bb420a8d58}{02269}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RTOIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe55005a97f8ea7ca8e630e6c08912d}{02270}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d4b4a174a7e19ee43b94891582b703}{02271}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{02272}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_EOBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae527749fded038f642974711b1d53ba3}{02273}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747b341323db9d1a6f4f6524ff93725e}{02274}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02275}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c47c9950e9e8727dfc74abaf4be164}{02275}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02276}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae19a4c9577dfb1569cf6f564fe6c4949}{02276}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef8242d8c82a9e6336950cb794030238}{02277}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Pos\ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{02278}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_FIFOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb5e9fc4111b0159c65811f6a206c192}{02279}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15d19ba8a8a33699eb7ffe986dca1d9f}{02280}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034591062f99513ae1cc055e4d1c6364}{02281}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXFEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80e139b33533a335a75c58ef2e3ca3c}{02282}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99c0f08f5e8aaab9c18589e358a7cfaf}{02283}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39a93d3dee1458add2e7d2dd694128cd}{02284}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXFFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d438200ec45e5fe92171128fcf48437}{02285}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02287}02287\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f5f66329b69f4fbb9ff10a952801c4}{02288}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf899752e02436dbe09822a53ec11fcf}{02289}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SLVEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga134485f9d7bc55e1e42ed5b9ad2aa63c}{02290}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4c4f3661a5d26ca5b6d604b6d2a640}{02291}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750047210c68047fa0f47ed4a229185a}{02292}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DIS\_NSS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2def80ad9addd71c47ae109056bd19b}{02293}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6c518cae1eaa9ae594ebff5b7a1bf9c}{02294}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d874b6e6c6b5631df3733e355ed295a}{02295}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ADDM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d8588feb26d8b36054a060d6b691823}{02296}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{02297}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8d54a2e633ef8dda121c9d5670a5de5}{02298}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02299}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f9bc41700717fd93548e0e95b6072ed}{02299}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9af36362bd69d0008e46a7ea7633b0f}{02300}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad55383a0b8d928fd50c18c62faf44a7b}{02301}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa02ef5d22553f028ea48e5d9f08192b4}{02302}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0262849ac25bc43d23d46945c85851b0}{02303}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d515f33359c44365712bfbcf34c7e94}{02304}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a62e93ae7864e89622bdd92508b615e}{02305}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4188976dbf7f6455ba79d1afd830cf7a}{02306}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65c8198c5780edaa8ef67706d7d1ea34}{02307}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga362976ce813e58310399d113d2cf09cb}{02308}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110f164794e57c70b9d7b0b26577e86a}{02309}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182e2b837ab775c53868a37a1e4eb05a}{02310}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{02311}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff740ebbb84ac8db332d177cd6cc9235}{02312}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{02313}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42a396cde02ffa0c4d3fd9817b6af853}{02314}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{02315}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf73b228efa85f04a6b9a42e01b7f916c}{02316}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf993e483318ebcecffd18649de766dc6}{02317}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee6ee01c6e5325b378b2209ef20d0a61}{02318}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{02319}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{02320}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga500c59de0f57986002b962dc9bccfbe8}{02321}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8931efa62c29d92f5c0ec5a05f907ef}{02322}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga222983c0ec62822a37a0da9d114fb75e}{02323}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4501114beca5a00c44cd2182a979eb}{02324}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SWAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aecba5721df1c1adb6d0264625accad}{02325}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8bba63d44a14e161f561a5a3591dff4}{02326}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4be966e1261f1182e90a9727ae00fed8}{02327}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff10115e1adb07c00f42627cedf01e5}{02328}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e85095255df25708af3998bfbc0f840}{02329}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bdf6d30f688b739455d262344d9145d}{02330}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_TXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc2ad93cdc6d8f138f455a2fb671a211}{02331}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabedc64f34c6631efb738a4c3146d4717}{02332}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{02333}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DATAINV\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f743bbd3df209bd1d434b17e08a78fe}{02334}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9bbd90c0d8c06613b8babdf7a1f2b08}{02335}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{02336}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_MSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7342ab16574cebf157aa885a79986812}{02337}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd50e8338e173588e3e228cd36fea49b}{02338}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{02339}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa290a89959d43fecf43f89d66123a0a}{02340}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aec992473cfdf90375f5156816361e7}{02341}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07277ae996d117d7ad0dd6039b550bee}{02342}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b0a61926b32b1bbe136944c4133d2be}{02343}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a9e3740bd087f5170c58b85bc4e689}{02344}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac439d0281ee2e6f20261076a50314cff}{02345}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c059ff69b8b03c14958fb24a214192}{02346}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca386418170bcbfd458e6976c29deed3}{02347}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RTOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab89524eda63950f55bc47208a66b7dca}{02348}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02349}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d1320f17e2f61e21a867e538c737ac3}{02349}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{02350}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_CR2\_ADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee77fac25142271ad56d49685e518b3}{02351}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02353}02353\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{02354}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac0414669386ae8dd26b993ddf96d7b0}{02355}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaed1a39c551b1641128f81893ff558d0}{02356}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ce6319d8acdb4a57215aeb933c7a57}{02357}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02358}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3c0575491453dbd478d5a3413ac759c}{02358}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c66373bfbae7724c836ac63b8411dd}{02359}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73290a1bb7594fc2016662ba4b927dd5}{02360}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67262b96751aebc3a04d3a6d46213633}{02361}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IRLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22af8d399f1adda62e31186f0309af80}{02362}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7df0071641a9cc2d70e4957c28f923c9}{02363}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5553c10996ceb918244202407347848d}{02364}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_HDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac71129810fab0b46d91161a39e3f8d01}{02365}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818bd165232f86477503e8f9bc9de049}{02366}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga214ed21d5354e7a14f013fd4954e4d3a}{02367}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{02368}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae269fb759007c1043534a3794f7b98d}{02369}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02370}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff592b0d891ba78201de2e08cd9305b8}{02370}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9180b9249a26988f71d4bb2b0c3eec27}{02371}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{02372}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd0232a385ce9760635c92556c3eadf}{02373}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff130f15493c765353ec2fd605667c5a}{02374}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00afc87870cbe74aabf127179dedca3f}{02375}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga114a52251ccd0dae87055bbd336add29}{02376}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bb515d3814d448f84e2c98bf44f3993}{02377}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga790491b1c83dd6a84a6f86945cf74563}{02378}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae20cda51a847495ad5f32c5f5c252152}{02379}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{02380}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3bfa28091d9c8781aeb03fcb371dd01}{02381}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97e4c254d292233d827a898bda170fa4}{02382}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265}{02383}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{02384}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ca77aa980a93f5b35bf318c20f500cc}{02385}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga636d5ec2e9556949fc68d13ad45a1e90}{02386}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d9eb170fd3fa98254e243f588e5a068}{02387}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{02388}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_ONEBIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a96fb1a7beab602cbc8cb0393593826}{02389}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga102a294cf149c9a0ef423a5c5178f51e}{02390}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{02391}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_OVRDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33d63c7953788124179cd18a8890a91a}{02392}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga315eff6532631e01c4b46241b8203120}{02393}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508139f92a04e0324a84c6173b5afbc7}{02394}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DDRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1f1b53b09336e82958755747853a753}{02395}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502aaea0f34e2ab34624ff66f1c8b101}{02396}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a24555d522b37f1bef42cb08539ff6f}{02397}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd65f9fd10ee8e99db1118828deb0441}{02398}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35291bee983f8af47b6ad7193a06cc7}{02399}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf5c087ecc921b7b5c18b5682b12245}{02400}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2000c42015289291da1c58fe27800d64}{02401}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4008eaf6e81fd47fdde1570d040a9383}{02402}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b0f17cc3f0bad54811dd313232e3afc}{02403}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac63401e737dd8c4ac061a67e092fbece}{02404}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{02405}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga236904fec78373f4fa02948bbf1db56a}{02406}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81fd59d184128d73b8b82d249614cb27}{02407}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce25836b875af6532f3f25463c4665e}{02408}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4b2294e603dc3950aa2615678db8d17}{02409}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76d102b464f15cbe18b0d83b61150293}{02410}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{02411}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3187bcba3c2e213f8a0523aa02837b32}{02412}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c}{02413}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690139593d7b232c96b0427fcc088d15}{02414}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8006ca5d160f9805977f2c77f146a75c}{02415}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed54d58380c1de4d248bfb8080d58c7}{02416}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac924ee84c84daaa8b58a438a528b8c03}{02417}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55ca97ca5a14b5dfd06424324a35550f}{02418}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139127c6694c96da27db678db86e65fa}{02419}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da055779e9c573b7de6d88df4d74b36}{02420}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TCBGTIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f4eac3d2b24fce9c627825571823ec4}{02421}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6491228522aa7eb6e74591a4a6be9144}{02422}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fa20a31b23fbcb8e47ba4526562212c}{02423}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab90e1ecd73a2286ea1e5f056fb2b51d3}{02424}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8b113e8d794dc256745b970cc2e4704}{02425}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga216b1b9afd21e8e4ba132605aacf7534}{02426}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24cb2175b76382753462bed1d36d518c}{02427}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e18844a00d5f53de9a808d3412c7ff9}{02428}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19090b545d3531a914151d215b7b3b92}{02429}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49fc035fafb880dadb6a60fdf2ba8795}{02430}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a8212466a19ac9c5e967d17f86f6bb}{02431}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{02432}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fcfeb5d260242461009770e93fe5d63}{02433}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cc91bacf5659188d4ef8d13fc48b5c3}{02434}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4651a05997c8bef8485185f7c8874142}{02435}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2683f01784119560144bd0c7fd8d85e}{02436}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02438}02438\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_BRR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd8873778bab3ffdb6117712f0b08429}{02439}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0xFFFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02441}02441\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_GTPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab09117d544d70ca803eb3831fc86b4a2}{02442}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga742100366bd139204afb3402a052a588}{02443}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0b423f0f4baf7d510ea70477e5c9203}{02444}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga219c2c6c797f288ff792f0b6c792070b}{02445}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddc06fc01cf5031610706007672f2780}{02446}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_GT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e927fad0bfa430f54007e158e01f43b}{02447}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02449}02449\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RTOR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8121420c036e48c9ec89bba961aef3ec}{02450}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab37e9b1afb41db79336ba8c3878df0ac}{02451}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ USART\_RTOR\_RTO\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{02452}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb201e32d29f6b998571d687448139e6}{02453}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{02454}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_RTOR\_BLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f65309076ce671d0efac5265eb276d}{02455}}\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02457}02457\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RQR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad261e1474dfb5329b5520e22790b026b}{02458}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0001)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{02459}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0002)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{02460}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b148ee7c697bbcf836648063613612a}{02461}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0008)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa40d2e52b5955b30c9399eb3dec769e8}{02462}}\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\ \ \ \ \ \ \ \ ((uint16\_t)0x0010)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02464}02464\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55ce53d1486d4ca5a13183e4d78418d}{02465}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7b9eb35da82f39c93d867ef97354973}{02466}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa10e69d231b67d698ab59db3d338baa6}{02467}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4876c9c39ec5710f92c15328d11af9e}{02468}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{02469}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{02470}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f6dcfb6db7c74a338ec1d3eec9dbaa}{02471}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga015a59198487b53f88535babb98ae0a3}{02472}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{02473}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade7ac40cfc963f125654ba13d8ac6baf}{02474}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3251573623cdc120a509cc5bb7a8f542}{02475}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ORE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e5b4a08e3655bed8ec3022947cfc542}{02476}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04b64bc708038630eaf4f5ecf83d468b}{02477}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab963ebe456544ea82d31400edd16f1f1}{02478}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_IDLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacee745b19e0a6073280d234fdc96e627}{02479}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0af2fcdf9b5d3c84955a63018401dca3}{02480}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26f637db52d8f73b1bcd9c74b224924}{02481}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Msk\ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXNE\_RXFNE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe52544cefa3642d3d1b3db7473bdbf2}{02482}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\_RXFNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c0b0f21e1afde54bf44f4188f20bb72}{02483}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga544469a72f23eb8f779ba88a1340b0db}{02484}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa41e8667b30453a6b966aded9f5e8cbb}{02485}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga556a214f57d8111f89fd66ee6c85e224}{02486}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6548a56e2956bbd19ed65b52bff4d4db}{02487}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXE\_TXFNF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18793a28000fe6bf23a08265951eb3e5}{02488}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\_TXFNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbcca0fdb67c0c3094eb73142bd4d4fd}{02489}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac29c9402e7e831f8133c378ce663801e}{02490}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_LBDF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf00a820cca1d3bb31f9f4f602f070c44}{02491}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11421aa78a5d3f93b40b96a43170b128}{02492}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62f1e26361131f3e1be62de88e1c06d1}{02493}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTSIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fb259765d41183dc3c5fd36831358d1}{02494}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02495}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6}{02495}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac402a118b5a829c25754df846ab7b492}{02496}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89131b07184422c83fda07ca20d4ce4c}{02497}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74ca11e1c042b629896dfcfb7032a53}{02498}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa529be006a377dfbafebe935763db981}{02499}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RTOF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09f8a368294fb6a5c47de1193484f3b8}{02500}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99892796221d4d032b270b42e2a1b085}{02501}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac041e9e09aa899892e8173dc61d40c0c}{02502}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_EOBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{02503}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02504}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12eca251f6a10d2176ac51152fb598f3}{02504}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02505}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{02505}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef5b4369d11e4acaf9a672947102534c}{02506}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6146e8fb3e393dce355eeda7757b8a6}{02507}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac97cda0ddd3329946d67b46214d96cac}{02508}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae762a0bed3b7ecde26377eccd40d1e10}{02509}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1543863e600874b79a1892e0074bd0c}{02510}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{02511}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbbfac6c1ba908d265572184b02daed2}{02512}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga008b5798e4bfb597a04f07a614145620}{02513}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{02514}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb7fb858e7f0dec99740570ecfb922cc}{02515}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c3a66fe3b38311ff9c23d8b20331b0e}{02516}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e6c248ec80835fb56ee72dfced7e405}{02517}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8199e4dab14311318c87b77ef758c2f9}{02518}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c66fcd9f462060dd82dd252f69b45bf}{02519}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adfc9ed603cc7747ba2613a25429b1c}{02520}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_SBKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{02521}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4755fb0a6f9532f17cfe1346feb80bf}{02522}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{02523}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0df19201dd47f3bd43954621c88ef4a3}{02524}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed75b8d511abd83bb3ff1a0ed150abd5}{02525}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad628ee3720d183f191e3c1d677b4bcd4}{02526}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{02527}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39b2fb8a12f5e7e470d7d5d685cb167d}{02528}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43418a8f527a186c95e5ceda1768ac59}{02529}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TEACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1433ae77d20ec6da645117cde536f81}{02530}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b4830253f0b83aa34e8945ec1f2b990}{02531}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47d1c2dde620b507955a50a0a3c57cda}{02532}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_REACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa513c61dd111de0945d8dd0778e70ad5}{02533}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef13bae85c990e8deceff60dfc4d0452}{02534}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02535}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b7932194cd92ea8ae66308167428f0c}{02535}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02536}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf322143841cafcdbc2f46b0a99c8c7c5}{02536}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff38419cb8f396d9f9bdbfd6e8ea1eb5}{02537}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{02538}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02539}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf5a3b29c38098274947c0b8782997f}{02539}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02af1bee3602af5feeb3bef1bede411d}{02540}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{02541}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TCBGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c861daca1188e562fc2cda3a434e15}{02542}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55681f71d16befacc38abd310a37bfce}{02543}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02544}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbcdf696b394c0c4b071d5776626f50}{02544}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ab0ae314fb7a4b72f5cfa9ea870673}{02545}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga704c556716afe17569a66b6e6a8c993b}{02546}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c008bc69d6a4074c114ec7254374e08}{02547}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19599526bda646dd6a990dad29458285}{02548}}\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02550}02550\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ICR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa925c201b665549469a6858d1040638}{02551}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae5c3629d557d5168f585cf9283f87d}{02552}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_PECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga404185136eb68f679e82e0187d66e411}{02553}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga565b3f9f5a5afd87a14435aec128a4af}{02554}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02555}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1db0b71d6de4f3f03923402ea0663c}{02555}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_FECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02556}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8400b4500c41800e5f18fc7291a64c9f}{02556}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa84ad55d359bf3027fb053bb9e985bfd}{02557}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02558}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bab7991f51b57e8357676d684564cf7}{02558}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_NECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02559}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac93fffe176d75c707e6bef9d15406331}{02559}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd88555415ddcd62e99f62175c4157f}{02560}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa973cb1d530a801f5ddbce2bb08f6500}{02561}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_ORECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375f76b0670ffeb5d2691592d9e7c422}{02562}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02563}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bf8e10f0165224f11b0349044d4aea5}{02563}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02564}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{02564}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_IDLECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d4d7675c0d36ce4347c3509d27c0760}{02565}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91b04d05cd86b7cc54a1789e44df92e3}{02566}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe92add7206cf84b0646ba159a6e1d57}{02567}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TXFECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga482ed578140c2eb9d647195dba6c0e9c}{02568}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78258e16838bdce42ad7fedce636127a}{02569}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5af980293332522d448518b1b900b410}{02570}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf92ea54425a962dde662b10b61d0250}{02571}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8d85c61ba2c31407e68210b25ef7bb}{02572}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{02573}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCBGTCF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e672683bf5d8ab04639694086dad96}{02574}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d30a95fd19badc0897ca81f40793283}{02575}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1537d0f3d76831a93415c9c8a423240}{02576}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_LBDCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02577}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7d1bc407d9e4168d7059043fe8e50f}{02577}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02578}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd73e9063595dc3781c6b23a52672ae}{02578}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{02579}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CTSCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{02580}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31f7558be732121ccde59529915144e0}{02581}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{02582}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_RTOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{02583}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30e50712646964e9dede476adfa73278}{02584}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887888dd86afede52295a519069de826}{02585}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_EOBCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42bb71b7141c9fe56a06377a0071b616}{02586}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f8815a119f997baf603bb4c4da0046d}{02587}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f391c71125d52192444bf0dc9742680}{02588}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_UDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2bf63e682e013f87e611d458e22d699}{02589}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ca9109c65632fd5615eab3c1364a744}{02590}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02591}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec57e194646688f2e0c948d9a67746ff}{02591}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5478360c2639166c4d645b64cbf371be}{02592}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3118346ef1a57410585d7e005f94aa1}{02593}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbcdc69e2f8586917570a36557be4483}{02594}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_WUCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0526db5696016ae784e46b80027044fa}{02595}}\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02597}02597\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RDR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69a6f5a3b7ec5d7942edb63c33eb31d4}{02598}}\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{02599}}\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_RDR\_RDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec1e63e26cd15479d01a5f13991e1184}{02600}}\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02602}02602\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_TDR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b9e3f8c33baf080e823b37be46e396}{02603}}\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada03ee92e9e0d55959dbd64f19c5c43d}{02604}}\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_TDR\_TDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab55732f51dc738c19c3d5b6d6d9d081}{02605}}\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02607}02607\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_PRESC\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b891061982a5842b2e022ce72518679}{02608}}\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ba8b45b959ea26453d47c869c03edad}{02609}}\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ (0xFUL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga232a983aab5682e588622a06c176ebfa}{02610}}\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab40c13d13f0b171a0f661ac74845595}{02611}}\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_0\ \ \ \ \ \ (0x1UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4798668508050868b73be18d4185a0cf}{02612}}\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_1\ \ \ \ \ \ (0x2UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eaad2f889bf5259e597222955c7701d}{02613}}\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_2\ \ \ \ \ \ (0x4UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fd9abaaab7effd11c082608e3b603bf}{02614}}\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_3\ \ \ \ \ \ (0x8UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02616}02616\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02617}02617\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02618}02618\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02619}02619\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02620}02620\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02621}02621\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_DR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3deebcf1cf5fae1957476154502b1fb5}{02622}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd43c14689d281daa4e9a32bf8ec89e1}{02623}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf4701d3b15924e657942ce3caa4105}{02624}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02626}02626\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_IDR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab63759809b1cd1cfdf46d92becc60f85}{02627}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306789258d5416a44e545aa2ad6b2f7a}{02628}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_IDR\_IDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{02629}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02631}02631\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CRC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a12ab5306d6320069e08e63cd9a56f1}{02632}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d46dadb6b31660c4ef0af2b00053f5}{02633}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d57481fb891a0964b40f721354c56d7}{02634}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29fa2eebbf573932af772c709cf89841}{02635}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac936837464e128d0a454320353e96857}{02636}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa59a490e24d6d3775e71cf03e347ff03}{02637}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\ \ \ \ \ \ \ \ \ \ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga684388729236be158fa8d084003d92ce}{02638}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375d58bc44bffc8aac3da25e6f7287e5}{02639}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95ec504b3e14150346370aa1c1c691a8}{02640}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{02641}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{02642}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{02643}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{02644}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea775e87da619d420bfde9d7eb54e22}{02645}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af78df77ce172d08e399e34c5ded959}{02646}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_OUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62d72fcad54fe50ab75d2895d6e155f7}{02647}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02649}02649\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_INIT\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d94ab2c2c2e91e49d8a1bed2c64f070}{02650}}\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02651}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{02651}}\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_INIT\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{02652}}\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\ \ \ \ \ \ \ \ \ \ \ \ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02654}02654\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_POL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6ff396de342974b7bd130abce1ae5d0}{02655}}\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{02656}}\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_POL\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{02657}}\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02659}02659\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02660}02660\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02661}02661\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Advanced\ Encryption\ Standard\ (AES)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02662}02662\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02663}02663\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02664}02664\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_CR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02665}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94239ebfdefe520d8fddac30ee24bf76}{02665}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad512a8ff3fabf73a51052cc85c23f26}{02666}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793f677a6e13b096fb17d916bed37cef}{02667}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf6a9fbfcf3dd9860eec46d26688dbe}{02668}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DATATYPE\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61d2ab5c0d364ab4d1493454ffbae54a}{02669}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DATATYPE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ AES\_CR\_DATATYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c80e8d81c50c097af9cf7de557df110}{02670}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DATATYPE\ \ \ \ \ \ \ \ \ \ AES\_CR\_DATATYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02671}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2764073cf0c876f608f91f8c14663e61}{02671}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DATATYPE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_DATATYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02672}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga613f4a6783fc4eafef1ad142554ed74d}{02672}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DATATYPE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ AES\_CR\_DATATYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37d6bd08769df176d2b35ce57f612369}{02674}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga927fb726654f5bb80f4d5501aa374dcb}{02675}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ AES\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa6d9390051e249621eb513c23d12cb8}{02676}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02677}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa9dc6317e5abb4231933795c5a6462f}{02677}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2afbd18da49cf395ad0ed8d75dbc107d}{02678}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ AES\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4366ad20bcb35a8ec607b658fecbf47b}{02680}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CHMOD\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62723ad0402ac5e6198b14bdd03c4a8d}{02681}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CHMOD\_Msk\ \ \ \ \ \ \ \ \ (0x803UL\ <<\ AES\_CR\_CHMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02682}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0480c556742416e139d9323edabfb0f}{02682}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CHMOD\ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_CHMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc6e7f7797482bf5033109516c6896db}{02683}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CHMOD\_0\ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ AES\_CR\_CHMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4b9147f8228e54a153df8d8c64bf028}{02684}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CHMOD\_1\ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ AES\_CR\_CHMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2507f8594f65fa82a7f160d1e324e48}{02685}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CHMOD\_2\ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ AES\_CR\_CHMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44a75feeda4f8aa88b4118770c1af5ea}{02687}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CCFC\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3a108321bf0cbafe318ed3f2fa9d564}{02688}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CCFC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_CCFC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba058729353aa9497c4373feb991c188}{02689}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CCFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_CCFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1857bb5aab63895b512a11695f4cec2c}{02690}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_ERRC\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae53e7a4e56b306df363fdd1dc42642ef}{02691}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_ERRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb4462b7998b9fb644294b1f7fa9cf5}{02692}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_ERRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74e2a45fc25abb4b0a95adba27add70}{02693}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CCFIE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga189138525a481b4dd1c92903211e4c4c}{02694}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CCFIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_CCFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1964170b5e6c6cea56075ed03170a9e7}{02695}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_CCFIE\ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_CCFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa87f8d6a9af00fa07e90de7c2ade7c4c}{02696}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e6669ca44e2fb94381e443b0ea20642}{02697}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e2c884de8c44e1389d50a592c212ddb}{02698}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga396bbb0eb2a80b71264aa6c0be97b84b}{02699}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DMAINEN\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e7caa0efe3831012ab6521dc3f87012}{02700}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DMAINEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_DMAINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga831cd81165de195754932cab9d09c98f}{02701}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DMAINEN\ \ \ \ \ \ \ \ \ \ \ AES\_CR\_DMAINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9f2b2ed7b802e5b3834911a81cd340}{02702}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DMAOUTEN\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c3bf5807272dbb426069113ace85967}{02703}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DMAOUTEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_DMAOUTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac31e5c71bed1ead58994864562f62d1b}{02704}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_DMAOUTEN\ \ \ \ \ \ \ \ \ \ AES\_CR\_DMAOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18780366b85205168353975326f7aa95}{02706}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_GCMPH\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga282405a3bbfd18c04f1d92855eeada7c}{02707}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_GCMPH\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ AES\_CR\_GCMPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba99762b85d96a8d5f43a74675a9225d}{02708}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_GCMPH\ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_GCMPH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabc70ca8d8010e536ca4273ed7e4da51}{02709}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_GCMPH\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_GCMPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45cabdbc27cff36d9a9b077c32f44525}{02710}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_GCMPH\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ AES\_CR\_GCMPH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30b5c315bf5ab93da7ef8fbe440dfd5f}{02712}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_KEYSIZE\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad672acf907ab21aaba9cd9376cf38842}{02713}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_KEYSIZE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_KEYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga201e9110c065cd5b9f06dad4a8ec0de4}{02714}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_KEYSIZE\ \ \ \ \ \ \ \ \ \ \ AES\_CR\_KEYSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff69bebc8f442ed67424fe1dcf63b44}{02716}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_NPBLB\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2bd19b216bb196f15e8819f334cd1c2}{02717}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_NPBLB\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ AES\_CR\_NPBLB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97e7287c45c779c40b7f46abbb3f572e}{02718}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_NPBLB\ \ \ \ \ \ \ \ \ \ \ \ \ AES\_CR\_NPBLB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga714169c7c2aaa02c77235c65943c923b}{02719}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_NPBLB\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_CR\_NPBLB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7c6f6bfcafe67b41ce50e341ca39b6f}{02720}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_NPBLB\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ AES\_CR\_NPBLB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafaf340ddb2ffd0476ec665607bda9c3f}{02721}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_NPBLB\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ AES\_CR\_NPBLB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02722}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eca6f4416f1361f0012bcb0d132343d}{02722}}\ \textcolor{preprocessor}{\#define\ AES\_CR\_NPBLB\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ AES\_CR\_NPBLB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02724}02724\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8858ec890fc54283cd2d67d2451f18ed}{02725}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_CCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75306009f778e6d2c165568ba6c4519f}{02726}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_CCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_SR\_CCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2098ac19aa512efe6337d589236a92ff}{02727}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_CCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SR\_CCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04372f279dacafb905eeee983eb4af8c}{02728}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_RDERR\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99e8fd82bab00f9e1925204d5efd7fd5}{02729}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_SR\_RDERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf00798a1b7171a2900332651f419cf45}{02730}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed271411cac9a6a95cae88a7aa300044}{02731}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_WRERR\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8ebf4453603a17940b720064bcf59ec}{02732}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_WRERR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_SR\_WRERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96bb31bb44f18978b4dd9e2aee509ee3}{02733}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_WRERR\ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SR\_WRERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga512211f4f132b2ff5466b96592ce3248}{02734}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab056555a048ef3bb2c415b62e34e9740}{02735}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ AES\_SR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa296510b90277ca72a3dc0a609409ed}{02736}}\ \textcolor{preprocessor}{\#define\ AES\_SR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02738}02738\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_DINR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d9e5475115ddf3ebb026df515c4e86}{02739}}\ \textcolor{preprocessor}{\#define\ AES\_DINR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4985deabe5bff2712646e0a32f514391}{02740}}\ \textcolor{preprocessor}{\#define\ AES\_DINR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_DINR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab505bcce9a627fb2e2306722c128f2a6}{02741}}\ \textcolor{preprocessor}{\#define\ AES\_DINR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_DINR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02743}02743\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_DOUTR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e291fb9aaf202140868b535108633af}{02744}}\ \textcolor{preprocessor}{\#define\ AES\_DOUTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70fe34bf16372a07117fc461af033335}{02745}}\ \textcolor{preprocessor}{\#define\ AES\_DOUTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_DOUTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562572001c9530f0f9c6ff42ec5ae77c}{02746}}\ \textcolor{preprocessor}{\#define\ AES\_DOUTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_DOUTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02748}02748\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR0\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48a7d0589434e447d24b3b54884e59a8}{02749}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747e256f57ef8f6184663f0f9326390c}{02750}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2553ad2e32ce799b3aa87eef6c35edb1}{02751}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02753}02753\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02754}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a773b96e2a7de229188c25537812c38}{02754}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02755}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0114b6585c8a39b231d43263637159}{02755}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe9406c2ad70ead61411fae9b3e88884}{02756}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02758}02758\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cc4479b19208ffe0903c633691a5f41}{02759}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2359bcb70b0c122e91c47ce20f2d1f51}{02760}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga157c8025e6b04affd7f1a4158fb813c6}{02761}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02763}02763\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR3\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c5897f1f2f16779cf5c4d71433f2f9}{02764}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2be1309589c497f4854e87405d46f4c}{02765}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e084a1c01cdc48b94c0ccbf05c49519}{02766}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02768}02768\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR4\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6ff29e85fbb2ce2cb7f8e621423616f}{02769}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf623139576e21937e685e144ea8526dc}{02770}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e394c1a865d0c0e7ac7f103b87971c7}{02771}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02773}02773\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR5\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb6b0fc92ee5d431263c3e06cdc7ed5}{02774}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02775}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff870b247e3c81c25e38da3ff19b9ffd}{02775}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0002f9d13be730171a65f82959380759}{02776}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02778}02778\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR6\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02779}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b3c4d8cba52d0689d9a7312bfe01dd7}{02779}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf761e1cc6492495e2a9502aa33f92f03}{02780}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02781}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf07caf3cfc4a83f499c0a91e097107}{02781}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02783}02783\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_KEYR7\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga864bf6aea1a9e68cf95d69580f940801}{02784}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66162a76e6a4b1c91f9ead627545d342}{02785}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_KEYR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad830b5800644b43bca99b8865e2c6ace}{02786}}\ \textcolor{preprocessor}{\#define\ AES\_KEYR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_KEYR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02788}02788\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_IVR0\ register\ \ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02789}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e51d14e3cd1e59df02edd853afa4f1}{02789}}\ \textcolor{preprocessor}{\#define\ AES\_IVR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f57236bddf74c5c3fb5f7275f4dcae6}{02790}}\ \textcolor{preprocessor}{\#define\ AES\_IVR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_IVR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb856812f6947714e6d59bccae0e3b1}{02791}}\ \textcolor{preprocessor}{\#define\ AES\_IVR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_IVR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02793}02793\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_IVR1\ register\ \ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga652079b58bfd4445deb17e1ed15c8324}{02794}}\ \textcolor{preprocessor}{\#define\ AES\_IVR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6ffd42277570eccb19361c7353d82f}{02795}}\ \textcolor{preprocessor}{\#define\ AES\_IVR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_IVR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83f2314b5d62989b83ca083854e34aa7}{02796}}\ \textcolor{preprocessor}{\#define\ AES\_IVR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_IVR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02798}02798\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_IVR2\ register\ \ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab585d44e0efc0585b78b2aa1e9b256a0}{02799}}\ \textcolor{preprocessor}{\#define\ AES\_IVR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02800}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab59e51a2c5600cf192b596c9aceaf028}{02800}}\ \textcolor{preprocessor}{\#define\ AES\_IVR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_IVR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02801}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ab213c20b767f9d2e9aa7156288c697}{02801}}\ \textcolor{preprocessor}{\#define\ AES\_IVR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_IVR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02803}02803\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_IVR3\ register\ \ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab83cceca7359637eaf25698f27ffd906}{02804}}\ \textcolor{preprocessor}{\#define\ AES\_IVR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8ae18942f619e1023b284f01960158e}{02805}}\ \textcolor{preprocessor}{\#define\ AES\_IVR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_IVR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9a4b4c613ced92f8c5c057d93704674}{02806}}\ \textcolor{preprocessor}{\#define\ AES\_IVR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_IVR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02808}02808\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP0R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeda4ff9910644bbf279ae1ed2b83afc}{02809}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e77b6e335d05d0efbbb87a8c8414cd}{02810}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP0R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f10b19ff8ef8013d8931c99592e2a2}{02811}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02813}02813\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf1fa12b6ef4ebe585efeac16fb85128}{02814}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02815}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab983ad58636b0df4e2b958551f6ced58}{02815}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga104c8a252ed0914b07c6baad9d586883}{02816}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02818}02818\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP2R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2688b01c6337b941895cd26f3eba6cc0}{02819}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9e1a286a423b2884c07e89a9a850863}{02820}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga652980df5ad4fbb08a01048bd701be91}{02821}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02823}02823\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP3R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga450113f7a942b04e4cc5e2a76ca6fcd8}{02824}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02825}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61450c05dccb1a035c7db430c0366315}{02825}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02826}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99351f9bc7c6ea43d9fb25e82017135}{02826}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02828}02828\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP4R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ae9b33c5dd14a83e9a9160014700a3}{02829}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02830}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e63bcb16d831fefe665e1c36aad2fa5}{02830}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab65da0c7644ba9af82291b573b1d6fb}{02831}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02833}02833\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP5R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e9c52701676cd4e041b2ad4d1058522}{02834}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP5R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8556849e6307f3b054385fbdc390d1e8}{02835}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP5R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP5R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02836}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28d8416f7de233ab736ac6b210b733b1}{02836}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP5R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02838}02838\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP6R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga568689d1d8b33d16b27f22429c9228c3}{02839}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP6R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d450ab9b58a7af1bd03499344fc740}{02840}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP6R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP6R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d7084db0441a273e9ce485cd506a08e}{02841}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP6R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02843}02843\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ AES\_SUSP7R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5dcef4432ba206e948459269f264abd}{02844}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP7R\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2a08a27142033901ba6ba702fefbdae}{02845}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP7R\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ AES\_SUSP7R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e4d9a089bd14072817656e76a723a89}{02846}}\ \textcolor{preprocessor}{\#define\ AES\_SUSP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ AES\_SUSP7R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02848}02848\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02849}02849\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02850}02850\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\ Controller\ (DMA)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02851}02851\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02852}02852\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02853}02853\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02854}02854\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087ec211a08c8241dad366d1785cda52}{02855}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{02856}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3475228c998897d0f408a4c5da066186}{02857}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac085bfd33abd74b8fea8fdb2c0d50281}{02858}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29314e2049064fc12ddbd114b0f2cbcb}{02859}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1522414af27c7fff2cc27edac1d680}{02860}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadca211fa8d7b7129ebee6385bfe3c74b}{02861}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31cf7d467ec0d235311f50e8d8162295}{02862}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f83359698adf05854b55705f78d8a5c}{02863}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b01017e80e2ef95bf33e48cd5f1c464}{02864}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{02865}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26bfd55e965445ae253a5c5fa8f1769a}{02866}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0012c596aa1189cfe65548fe251335ed}{02867}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{02868}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fa823dbb15b829621961efc60d6a95}{02869}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02870}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab069ba1399d2868037f766a08dbe1e4a}{02870}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02871}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{02871}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02872}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631741eb4843eda3578808a3d8b527b2}{02872}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad85456b2273dd7dfbb08fe92ac61b1e4}{02873}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02874}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c9ae1424366d705993a2de8cdbf3400}{02874}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02875}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee1947aef188f437f37d3ff444f8646}{02875}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02876}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cdbf8d2aa171d79890a087f1c43dbd6}{02876}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa50a2f5189928f8033af127152c40bd2}{02877}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcd07efcadd5fef598edec1cca70e38}{02878}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54fef9be564548137ad7c2445b20c335}{02879}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888129f3fae78a9763597f14b7a48a71}{02880}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0bd8fb0e580688c5cf617b618bbc17}{02881}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1479bcdda36f67b6337b034b920fc6d}{02882}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga434871909597255878953a0e27b1a432}{02883}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02884}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28664595df654d9d8052fb6f9cc48495}{02884}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga126264bff9e43ab1e8f833762fe83c1d}{02885}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{02886}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53bb9a00737c52faffaaa91ff08b34a1}{02887}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga248a455a5f3c5fee0cc45ab365d7b516}{02888}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{02889}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa624379143a2535d7a60d87d59834d10}{02890}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a333a9204a12b733075b76fe405e073}{02891}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{02892}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02893}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f69823d44810c353af1f0a89eaf180}{02893}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29c55dfd31b2060f1fb68338588a859e}{02894}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542e49d2553c1157e974dea31e518512}{02895}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d4e46949a35cf037a303bd65a0c87a}{02896}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa14ca3e688cfacb5f01b8e236b2dc8}{02897}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa109d5a133cd65d183be685a163647d6}{02898}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga684cf326c770f1ab21c604a5f62907ad}{02899}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5a506abd056cdecd143aa6b453a3c0}{02900}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e569fd8008285c7aa126ddf890c54f4}{02901}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12fcc1471918f3e7b293b2d825177253}{02902}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf2a17e91ebc38899d49756cb90bf4ad}{02903}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169d06cc9417604632ffa031928f358c}{02904}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d4d9cba635d1e33e3477b773379cfd}{02905}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3df7a4b5b5522c858efb983e147e521}{02906}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02907}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga473fad688ae2575d0b4ab15264175f8e}{02907}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02908}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{02908}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9052b436400d7e915f8f5bfff90f90e1}{02909}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{02910}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{02911}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c21cfd99b9042aae0c09646f194400d}{02912}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab126644e992e1bef28e92be896ed1fa1}{02913}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{02914}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf4eabd1be5d69031f89e738b5c74b67}{02915}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf020c2884b4b0cdb989a03444bfc73e}{02916}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02917}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{02917}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a0e94ffea3d92ae1dc0eb5747cecc1}{02918}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{02919}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d76395cf6c6ef50e05c96d7ae723058}{02920}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae04cbdca367113e9af5ded68c90e8523}{02921}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{02922}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6d9787aeff76a51581d9488b4604f}{02923}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga963d5205894b028565a3845600f4ffd6}{02924}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadddb0950434096cb39a761f9cc2f1f1e}{02925}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae47d914969922381708ae06c1c71123a}{02926}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02927}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8c37f4c5e50c523965acdd6fb68407}{02927}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02928}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddf1e2d659efe7036b98c32743da70fb}{02928}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86f178e879b2d8ceeea351e4750272dd}{02929}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf045c89aa989b77cd4a81d5995a35350}{02930}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16a70e344cc5c4ef3973c0aabec11a02}{02931}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4528af54928542c09502c01827418732}{02932}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02933}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797a964a31272c1fcab6b10f248f01b2}{02933}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02934}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea5b77f87a8292a16891e424759e92da}{02934}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{02935}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga206b3332efbd7d8fdd094e791de94812}{02936}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02937}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf0c9b3644d220947be34de82ae99cde}{02937}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{02938}}\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF7\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02940}02940\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_IFCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga384a232196033f388924f3f598f63777}{02941}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02942}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafca81339ca59945af094e77a64b662a}{02942}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75ad797334d9fb70750ace14b16e0122}{02943}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4602952d83692098965c92eb075ba8f2}{02944}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad220bbe162cb8ddb8e73cbb535546893}{02945}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60085fa798cf77f80365839e7d88c8f1}{02946}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga429ea8f924228f3c9c769a1dd10fccd2}{02947}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93362ac1d0ec5c893aa665656f3833c4}{02948}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66e9aa2475130fbf63db304ceea019eb}{02949}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae398bd469325b42df8d631c2c7648c03}{02950}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02951}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f46e33af7bcd81267658ad0887f2b5}{02951}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989699cace2fa87efa867b825c1deb29}{02952}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02953}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a87eeb6e68e40c01607eb3055b2c802}{02953}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71192de2619477e600004737575fdadd}{02954}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{02955}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfd856f903bc2bb83b5e33bdcfbb72a8}{02956}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{02957}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8505b947a04834750e164dc320dfae09}{02958}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ae42f9ec920fc45409fca256fc1c094}{02959}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2526b7323a7b8b1e57b0a2d421ade04}{02960}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e769c78024a22b4d1f528ce03ccc760}{02961}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c81071e0ad5e28ca23e87a3bef63f78}{02962}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4739de2a7cb002b64c620a8c96fac104}{02963}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4abb0afb7dbe362c150bf80c4c751a67}{02964}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8abc8c7851622f66870e25e698befa2}{02965}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629d1c4d7f7168ce1f41f76461033705}{02966}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d98e88c334091e20e931372646a6b0d}{02967}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02968}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa340e56f4bfd8bf669b3cb636940a21}{02968}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02969}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2127474579593af9d87b1407265d2fe0}{02969}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{02970}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9188b1e168f052779be66773b2132d6}{02971}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02972}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3e461cfd535f48d2d99f0c824966d6f}{02972}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02973}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{02973}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02974}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57eb58cc21d13c4e954049cffe43853a}{02974}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28803defcca6317abbaeccc5605cf8b3}{02975}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59bad79f1ae37b69b048834808e8d067}{02976}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02977}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4c91830b4d46fcd53d414a91735273}{02977}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga559688e76f9ea0d0097398dfc1675e87}{02978}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d22139e4567c89e2afcb4aef71104c}{02979}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44f092ea2c52ba0b5137c06702776f95}{02980}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{02981}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b431fd4e034f8333e44594712f75eb}{02982}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8373c904a0574577398d22fe2d1872}{02983}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f626bff6ed0977787a137db9e5bf8f3}{02984}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga950664b81ec2d4d843f89ef102107d7b}{02985}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30cfe132853ae9bea3b745104f6c6bf7}{02986}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02987}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4822afffc3effe5915ef34bd2b63a544}{02987}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{02988}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02989}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3885a548a01240f4b093215c9940ef70}{02989}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbcd140135e230eb7269bc76765d382a}{02990}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga943245d2a8300854d53fd07bb957a6fc}{02991}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02992}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacccd6618430fcc0515973f1335ea1cd7}{02992}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02993}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f172003a70896fc632ee13e577bc684}{02993}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae4c7d1d10beb535aec39de9a8bdc327}{02994}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4ff720ba13ea5f68b85d13cf881798a}{02995}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ead1ae728d11546c609a4b3258a43cd}{02996}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02997}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c23c727a4dbbc45a356c8418299275d}{02997}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02998}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f212a62195d09ebbdfcdf2811a3798a}{02998}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l02999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f2c3111dd90e84f62722510e32697e4}{02999}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ec6326d337a773b4ced9d8a680c05a9}{03000}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03001}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65947a2b4d94e4d611a087a9a9d26069}{03001}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03002}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f1c47744a404b385329674a94579b4d}{03002}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{03003}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94e93900522ede13863a0419ebedc67e}{03004}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a0a844b994d2de4e44b2666d3ee4020}{03005}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3dca486df2f235aac8f3975f5f4ab75}{03006}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03007}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93f0d87ce3ac10330dc041aba3a26476}{03007}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b1313e55a28937bdd073af20eb2d3cb}{03008}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{03009}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55707c4ab09e3bb7905a7ccd9e15cb02}{03010}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47f9c6315d0d006a4e8ea49508114c0}{03011}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03012}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e523c5cbf5594ffe8540c317bce6933}{03012}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03013}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga191c8a88496206410e22515c1dc8f726}{03013}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03014}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6efd58f74d49c8fa034d52a38f5649ed}{03014}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03015}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad9f01dfeb289156448f5a5a0ad54099}{03015}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF7\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00709a6aa2ad9e2a2bd93ecaea62a47b}{03016}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50594831aa1c987fae982c611a9e15fc}{03017}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{03018}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03149a3b9b879b9f8ad6ba03021df818}{03019}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394b27f69e703bd1dc9a9f33a37a990d}{03020}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7378f7a26730bfd5c950b7c7efb9272}{03021}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61cdda5706c58ca9294f1457576c3d87}{03022}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a126a30edb722263251fe5d0ceae6c}{03023}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{03024}}\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF7\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03026}03026\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03027}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f4112f52d39f2b8046af889c49c504c}{03027}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{03028}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababa3817d21a78079be76bc26b2c10f2}{03029}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03030}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe3b07726862ce6f3a0007de1553330a}{03030}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03031}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{03031}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba9cd82cab0cca23de038e946f81c6a}{03032}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5675e39ff8c23a18657c52281efc4c7e}{03033}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf0cff13434afd29515a971b42a37f6}{03034}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_HTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f0fae31377ab1d33e36cead97b1811b}{03035}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2744612a297431a80718a67c7c79f19}{03036}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72b604ae976f8a76fd8bec74cf8a740f}{03037}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dd2204c9046500140e3c720fb5a415f}{03038}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fcc441150b42892a6ae5a4ae784d85e}{03039}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03040}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e5dcfd5d097dbde187a6685bb211c26}{03040}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03041}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f1ece172cf3c3e696b86d401d7345a2}{03041}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66a4138896fef96641f9ad5eb269f4c4}{03042}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae193971f396ec153ee7b0548a3c48b43}{03043}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_CIRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03044}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga445471396e741418bcd6f63404f4052c}{03044}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03045}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga165bb032ce1148af49048daec69508e9}{03045}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b94c11e212ec0d02a1c318909033437}{03046}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga028cb96357bd24868a74ee1134a35b7e}{03047}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2f07a706a1a1b3b351151aff8b48be2}{03048}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03049}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb2ca356e4f635c16849392655d3b9dd}{03049}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa189138f534283d876f654ec9474987e}{03050}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73550e263e014a80ba68b9d44d335a83}{03052}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03053}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae59fa854e52290fc47acef7ddd6f8d}{03053}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a8d824b9bff520523fccfbe57b07516}{03054}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03055}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b3726c7d0fd3b00e33637f163c79128}{03055}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e8d8786f16dda2bef035ba2df15b69d}{03056}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03058}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd0ff14a5994586ebdeba33fde4a2c36}{03058}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03059}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3c808385ecd238b095a02d85298c9f6}{03059}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03060}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{03060}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03061}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{03061}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60b9958fbde96f69160ca7edf92d4c27}{03062}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03064}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f49ebf3f4035ea2357b791da026846b}{03064}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03065}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{03065}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03066}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97726688157629243aa59bb60e33c284}{03066}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03067}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa935d7f115297c5e9e10a62efd065247}{03067}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82819927445c9617409bb08e09dc4cd8}{03068}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5d87d39e76e413ecfd4135d1d069aa2}{03070}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03071}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97140fa074f33a93bcbd77519b5eb383}{03071}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MEM2MEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03072}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c87a41026384e25fe2312d03af76215}{03072}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\ \ \ \ \ \ \ \ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f7a54c6896011a8226d98999bc5146}{03074}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_SECM\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1222bbd454244b0d5f40111cd0a70ce7}{03075}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_SECM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_SECM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa73595c8299a35188251213dddb261b5}{03076}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_SECM\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_SECM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6534bbf6086a8101291e9eb030604705}{03077}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_SSEC\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59967da7eea4cb6e8b706053056d7ae}{03078}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_SSEC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_SSEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ff558426966e8f3581f5ff53735f4f}{03079}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_SSEC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_SSEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c7d0193c0c8e5075fd6a4a6208d921}{03080}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DSEC\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fe54ae7fa64f3e9c650cdc59b5e04f9}{03081}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DSEC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_DSEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03082}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaede73edbc55c257ee62052c5ce0bb580}{03082}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DSEC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_DSEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03083}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae950f5cf6433a6eb0f951d6c4bcd5e9c}{03083}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PRIV\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga715cd6b1a8ff9398333833009fba1352}{03084}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PRIV\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PRIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac522679169831df558bf1c30a1fa27d}{03085}}\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PRIV\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PRIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03087}03087\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CNDTR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03088}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96337334b23e814de339a9697b8cfe52}{03088}}\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40fb27883d05db94d55f910f05d5c430}{03089}}\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ DMA\_CNDTR\_NDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad42c0abbace3b816e7669e27b3676d2a}{03090}}\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\ \ \ \ \ \ \ \ \ \ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03092}03092\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CPAR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03093}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbe38bfd0952b6490a0517143030eb0}{03093}}\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac27c56cf129fefefab11773b3f40100a}{03094}}\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CPAR\_PA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{03095}}\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03097}03097\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CMAR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8680eed5bbb2c59ececcacbdb9cdd5b}{03098}}\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03099}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586545e18a7bb57d01798ae3376cf6af}{03099}}\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CMAR\_MA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacd9100e19b17a0641359cd158ea0cb7}{03100}}\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03102}03102\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03103}03103\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03104}03104\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03105}03105\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03106}03106\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03107}03107\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CxCR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03108}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{03108}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03109}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{03109}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga429e04913f0ea2ec973e5e82c0264766}{03110}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03111}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6126943f2f3748939bb349412d3f03b}{03111}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03112}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa32452d1f2a7d91e4c4218a1610c667}{03112}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2831ce899f332f8da4f1d254263b3bc}{03113}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb52dc4b53c9a66f609e8caf59cd6b44}{03114}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7a3fff34272749e272f72aeb7fa1cc}{03115}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03116}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db91cb8138352e96739f824a83532be}{03116}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92e544e1b59d38ed2058e118bef967fe}{03117}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03118}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada366ca555c297eafd90e68c02d02044}{03118}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d12b80048691d428a6f4401992c043e}{03119}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SOIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15775843ac0ed584bf9a1cfffd8f38b8}{03120}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01c0f39653ddcd626ff87df03cb6611d}{03121}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72adb92599bab89ba940ea2047fcc23b}{03122}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_EGE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc99ef1ca19c4c307bf9b432150a59fc}{03123}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_EGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03124}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a64292fb2e083d9e656cf6ba117284d}{03124}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03125}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f0c68ee551da1062288a80a6fe0e12}{03125}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeedb99c6edfa679f95441003a4fa184d}{03126}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5deff6a141ed349bc33529851de2346}{03127}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03128}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057f0d2e2dc4faccf8675ef9120185de}{03128}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03129}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4d57f6e7b5585e040d495f45b0f9eb}{03129}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac078458a819c5c33e03264f172470826}{03130}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159a8b56ab4ad4d28cd1de9e4c6302b1}{03131}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb7f89e2c1a386244906df90ac15e2b}{03132}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga401deeb3df6e797e58eaa7957c209b01}{03133}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb24fe594a98ab3c48ab93f1ab8a26ab}{03134}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_NBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63bf7d7cb745db1ed6bb2714839b24ac}{03135}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1e3320cc81ab30ec0093882462062dd}{03136}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2033b6545b982157ab9688e6d325938}{03137}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5999cb7324e7b2a9185c5d8a77eb23e}{03138}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8457b740a73ff1a0686d29a2b0a743d4}{03139}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{03140}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga172f63fee79a62bb437097de54112040}{03141}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03842cdf2e83bfd10cb18ccb9950294c}{03142}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SYNC\_ID\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae34a255277050f889accff6296d4d2c4}{03143}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac46140d9ab832b7fc0abbb61b5443769}{03144}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d6d195feffdc8e198cb1b81973827cf}{03145}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga668b6c82bb519b3368d0d07fce1ff400}{03146}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c3d2f8548523521c0f29bac302e62fb}{03147}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03149}03149\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ DMAMUX\_CSR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c410a8e8b7faf498cdd3d359370b57e}{03150}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0763cd9ce57e8bd27b63d4674f434043}{03151}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF0\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0670ce82c5515dbd0fa7ffb30c5e310f}{03152}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a8626aed7e6283cae9c5e822eca6530}{03153}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9221c044ab6847851ce304f70c49917}{03154}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF1\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f62e6a76515c51c49b69c065493474}{03155}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03156}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2253152dfd4a7763bf392ef62d4a4978}{03156}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26af52307a3f438cc6bbd4a45644246d}{03157}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF2\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga897d89e7184b94eb0afbca21cb8750db}{03158}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8820bb392d3c91706bf2886847c2d606}{03159}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0d3037907966123fd00327981a64f6e}{03160}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF3\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b0ed04270f1d02833c7dc9a7b0c312f}{03161}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7b8d8b6ca900db74bb766d955f565c4}{03162}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{03163}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF4\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66e851a768425793ea5420c35b4829b0}{03164}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae00df667fd758d6ebf4e3b076e9e400b}{03165}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8437f502cf16f6b389d25f7890fa9d3a}{03166}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF5\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03167}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeee06709196b4ba722e7ce237b27ef1}{03167}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae375a912ddb7187a20584c7793230773}{03168}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8188e38943bb3fd566bf39adeb747f7d}{03169}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF6\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf916a041d2e0a1d335dd88c59a3164f4}{03170}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fe067d45f3f14d30ec0fccb6994c883}{03171}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03172}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1bd57709b34bd8b3699b6dcd7f044a}{03172}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF7\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f52b9e34e9124f38f9311e484cee5af}{03173}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b2d36ad690341b147bb9822886cc275}{03174}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0d79e60be74a73ac9891425c9cac7a}{03175}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF8\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd5cf65ac4cc733e2f2f28c42d6304ce}{03176}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03177}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f44ad437b3aac50d90ce3922288fe6}{03177}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03178}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31fff6526801e61e220e97d71116eeab}{03178}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF9\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03179}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ac517220adb10b0cd416319fc78fb15}{03179}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5379df9cdc98331aa96dd0b636210f1}{03180}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf965882c32ac908262cd24454297902}{03181}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF10\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03182}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b857b97158e3f07fdf977cbb10a762c}{03182}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03183}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b8835cfcf82c572a1ef1c36c34abdf9}{03183}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03184}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga434b548462af61383416edd2dcb56ea0}{03184}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF11\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd5405eaf145a04194b23e656bddd55c}{03185}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e3b729f03e6be3efefdfa7b3de4aeba}{03186}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14b6ca7e1eadf016f1f744a1279eb22b}{03187}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF12\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70c490a57226b0cf65670ef0862bc570}{03188}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03189}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4ebbde9a62ee95a6338626d646ec2c8}{03189}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga369ca15d681f53437c73151de70133fc}{03190}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF13\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa50538fa1251d21a8d8acb939467500b}{03191}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03193}03193\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CFR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedbfe54d3cc58a6944aa2976e01d1094}{03194}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0332555e968d2c2e45a98c8f9dd94f56}{03195}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF0\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03196}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeef7c29bdda17ad3b1bed01644b1ab33}{03196}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03197}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eb45386fe58e41a6247cf6ccb5a0d2d}{03197}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03198}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e7322eb0483c792ebfbbad8707247a2}{03198}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF1\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef484190cb68042bf4e9e8a50644f754}{03199}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03200}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e0879515484911a03231910b6d7fab6}{03200}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d8138a94bf419813181476a47fd0e96}{03201}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83b3e64ad19bc75863f33f52a03fd75a}{03202}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10c2fcab2b56ff07dd5e112f913e9619}{03203}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4607f5dc625da9d32548237fe430220}{03204}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF3\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68b9cdd5ab4cf0a2fb0887b5db4e0a58}{03205}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16578f3755866ab90caa2d3d2f51a00a}{03206}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{03207}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF4\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga026bccb90d1300c53d8700e25942d144}{03208}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03209}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d40156b9f560992a041b20d21c3c1f}{03209}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga767e0e2082ff697051cf234be671c943}{03210}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF5\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03211}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae176fa2b8832da594c6a130d5892c779}{03211}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03212}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga645cc01eb7d8735c3dcc76cd175e5fc6}{03212}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac28b0d75436d1b4650299f306ac118}{03213}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF6\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga695c26af87b7d7d2d727742d6f726f99}{03214}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64bb59e540fee4c2469120ebe659e3b8}{03215}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d38c3cc61f59a572982a1633985eb17}{03216}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF7\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8870fbbcb14d04590dac916982dc69ba}{03217}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1be936bda6d631eafb2d9403574817}{03218}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7643650f40e11cdfdab3eaa2ac1e3964}{03219}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF8\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa645515a75688d7cc1cde84bfd7fcdf6}{03220}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae84d36fec2ad069da641979bab0f9f41}{03221}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a9f96565c290abfb07e84cc4a2cff90}{03222}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF9\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4902a905a36690cd3fd0fe4cfdaf7af8}{03223}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga919ca55b990ed6caed069364f7a6b92b}{03224}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a2f15b5f2338fa594fcd31c09035bd8}{03225}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF10\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c5230346bdb333bdf91a14f98a1a199}{03226}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fc15e40b12967facfae75abc5cf5180}{03227}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87426cd1a6ec3bad9143cd81e797928b}{03228}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF11\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81458488d3ad3181de0d73fe76baa1bd}{03229}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48ae6f5836ce97eddcc4af031211565d}{03230}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1371744ce4933f402351abee02d4f1a}{03231}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF12\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2611d87d605fdb5a10fb3293d6078fd1}{03232}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF12\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5af0df7bfeeb422793f94d96390c1ff8}{03233}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c2cb971dfd7602d179eb1c9a4d3e1d}{03234}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF13\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ed900828509efd93205b1a78f0547d}{03235}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF13\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03237}03237\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGxCR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{03238}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{03239}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae252cb4694b6419a79b635fefc75cec7}{03240}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_SIG\_ID\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe866ac0f185f80c5f63d130a5ab43e5}{03241}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d2b00613808bc96bbcfdb5fb99cc4b9}{03242}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaede9164c5524bb32bd3364831ee4cbd1}{03243}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03244}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9901f2590a2ef1f6d894d8d0900caa92}{03244}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb6949bac9495233060504023ec0df09}{03245}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab57011d2af947b8deb25f68f1572869a}{03246}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga666576f5471915561509b88d6b6c80bf}{03247}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_OIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fde828ebf2591bf66b85b962d55f7c1}{03248}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_OIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae01448914a08863ca8b1532f6989091c}{03249}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6be3a3796cbe9207a25e6c883548b011}{03250}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ff9c72476bf78b81d0adc19400d23c6}{03251}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88df9679ea591328168a060f367dab77}{03252}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b439cbfdea61a790210b9c88575cdce}{03253}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad386b0f74797327dd7af2fa02fe9244e}{03254}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9abc26b26211e3547274989a76ca069a}{03255}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139d5a1a65dff14d03c3182f7285e9a6}{03256}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f95f62dde3f931d583d743ad65360e}{03257}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad68febad455a225ae802095f97daa753}{03258}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2d8df4b352776aac7f8f87d7df10d2b}{03259}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GNBREQ\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4902672594a2aaaa9902056a1b070eb1}{03260}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae410cf5723fc84651b2427b4af497ae0}{03261}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8afa54f4f18a85ca4533964795951b46}{03262}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3e11aa6548eb6798968d8f5e74914d6}{03263}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9ed954bd6544f5705b4eeb8ddb5cf4e}{03264}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03266}03266\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGSR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c1cd27caf63f11126df9fbe04dbc632}{03267}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8dc6cfe24104f05c72599c81defa78e}{03268}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF0\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7b3f4937e86d1fb056c2967506e1111}{03269}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76c2af51c202efa6047e8059c670adbf}{03270}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d937dfb789ada982229e5e936ab462}{03271}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF1\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0542871f3fbe583003090bab8268818}{03272}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9236153885a617861ba2f9792bbaca1f}{03273}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c54f5154f088b079379a6c56f5e4d49}{03274}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF2\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03275}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8edd203deac52aadb99a89719a574e6}{03275}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03276}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09130c7c775dfaf6485304f3f149ba0}{03276}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b028e72ffd4cd9f34404f82e6826fe}{03277}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF3\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a380f3cd5a179e1a66f972bc45d712a}{03278}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03280}03280\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGCFR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf8cffec104c5dfb43b42e007c4cd59}{03281}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61ae8f45f2ac5155eed09239adace032}{03282}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF0\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d433cf4d3caaaf83e777a62555b15f}{03283}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF0\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e0a228ec6329bb7fe3144fc746ed760}{03284}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d815ee54a4e4a1eabea390538bc074d}{03285}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF1\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0848b4198324d163f3fe65c47c37493c}{03286}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF1\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96505a59a693293476ab460911d49b07}{03287}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{03288}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF2\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21bff5e11e62fb6e2fd401aa645acda0}{03289}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF2\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2482c1dd3a40a81942d36fbc551aab4b}{03290}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb1214184bf53b805794f0588734a94}{03291}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF3\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc921ca625490acde916416c413ac115}{03292}}\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF3\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03294}03294\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03295}03295\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03296}03296\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Asynchronous\ Interrupt/Event\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03297}03297\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03298}03298\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03299}03299\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03300}03300\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b462add4180763c4e01668a4260ebea}{03301}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f056e8145a1820697f5fca602b6fe6c}{03302}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bff21e548722b17199668dec68acf2}{03303}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac09504ddcd216f9dd23230c83bc49563}{03304}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{03305}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6dc675bd41bb0a76b878624663c21a7e}{03306}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da31c13fdfe809796cd07045e8c8991}{03307}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dbec6fc8f14f968da630271973bb6d6}{03308}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0782791f56d09bb8e274d769afdb3c8}{03309}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8ca8bbd0d41110cd7e9564d5e5dcc36}{03310}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29a3b171faaadbac744fc82528182073}{03311}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4974072d53fc9bd190763935e60f8a7e}{03312}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77a537a7dd20ab85d40299581518c9ed}{03313}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{03314}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0bdaec8755d6d4269dd64324ab6c07}{03315}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff0f0152598cc40642f4efafa5edb31d}{03316}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3951b511294cc7eb2e78867517077f6c}{03317}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a1abd80aa759bb8050a387960f7c495}{03318}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2db7b610f39a799b774e6d21dcda34f8}{03319}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3095350dcf21464fea9359475a17cdb}{03320}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39de90819a3d912de47f4f843709d789}{03321}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1e8dc498b2412fcd1d26d202363041}{03322}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{03323}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae77ba5dcf668a513ef5b84533e45e919}{03324}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90715bf6f63242c2567d1544678d1293}{03325}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{03326}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff997b170ecbe5557cde1fd6f03fc9df}{03327}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac79fbdc88062b9408087fce4413b0021}{03328}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{03329}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a502af1250a5dfa7af888160e74e6f7}{03330}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aff72956a096625aaf3bbb734fc943b}{03331}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97711fc12146b3ea9db1ed74b032a66b}{03332}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b34fb6c6d11203cba1e7a904cfc1868}{03333}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19fd884fdcae8882ed4b168b99e3df3f}{03334}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6bb17971dc44db19715e2da5ed7ae45}{03335}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e16b30acaa8c4c2bb547baf3ec9b3a}{03336}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b0323935c8f32508513dad6ceed6e0e}{03337}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fcfd6f193368b54f873b94f97c0de4}{03338}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fc1748eecd4bfceaa36dd1d79b94d36}{03339}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabcf4feb3061a446814e00f8debdeabe}{03340}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{03341}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bf9a6dbd973e8e9202c1d3c3d4eb040}{03342}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52c9960845715b8349dc3381aa01078a}{03343}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed62b0987df41cb626d75348898f7e3}{03344}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53737548b255936ed026b36048a0732f}{03345}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa6dc897bab56600792ca94283e3aeb3}{03346}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0062425d59c225405b2d5cafa76d10f4}{03347}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed959bca0fc5892a10e066ccd2dd7bf}{03348}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03349}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4a540bda7c3992238858d1a06520852}{03349}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26ae52a0d0f2711e4972f1b1728f3466}{03350}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97869a710206ddbd450690296e103466}{03351}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6b33766040e6f7892db0d032a6b1af4}{03352}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9797bae407294939871ceb00afc80beb}{03353}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2248e0a7413a0ed28784ef8752628639}{03354}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd6b345b4cf9bacfd2b4c745ab7d15a}{03355}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad95adf212da62cac2f4a0af0a0cf26fb}{03356}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8132bb47cc6f36482abe82d01e147149}{03357}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03359}03359\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga042fdebea1b7876406f032cc37d1e490}{03360}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed26148136ad51468b9d0a66ea5f12e2}{03361}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209889f21ba08ebf88d6c9457beb77cf}{03362}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacde35087aad9127a0b4f161eaca86e}{03363}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5300a230371896b925e5a2f3fb4be480}{03364}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ecbb9c921eda4885e3cf81a458ab45}{03365}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30059d7d746c4d017d1b10a88143004d}{03366}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{03367}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga213cb9c3578baa0cacf9927eed8863f9}{03368}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a162a89049b223bbf9068ca05b3a03b}{03369}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03370}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec2b117f32b307b167c7592d4624b9b9}{03370}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga255fe73433e37c6fe1615dd0098c6260}{03371}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27cabbd107d34007d9ac2aa9dcf981e7}{03372}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{03373}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb954d551c600e8b9e08c22c310d9e03}{03374}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d212225e0915ae0d91bae73fcd8d0af}{03375}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d3992ed0d850f814be539aabb91eda}{03376}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99872e576c9227a5aae6872743d0d8c3}{03377}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6a7509f26a42c07e812b118409c160b}{03378}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe0c32b25c265a1efa448733d276221}{03379}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7da46f6c3212ad6ac7db4b447f6ff01}{03380}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77ed0721433f25c5f5057027b9e95e6b}{03381}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga930ed7defb8024ee51badba8f3342d51}{03382}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81471817661fc0b1b2b7d77a69c419e7}{03383}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c28473b2dc9e15adac89c916aed12c2}{03384}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15115f5a34273b2f0790db563915bd20}{03385}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea7326e04f8a9ab9459ba7685ed86b9}{03386}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1568e86a12a6cfd5d9c9f5f69b819e27}{03387}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89c06b57f23683c733ad316f46cd9f06}{03388}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadff1452aaa80ba824f1c9512d153b8dc}{03389}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab98a41f294b875c0cc265c544cb535f5}{03390}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{03391}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa77ab895851c3c41f0723b0c72bc5fab}{03392}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee21639f24959459480012cd9bad641a}{03393}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94450fe67ed7859ca7456ec83ca7beeb}{03394}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab12f3c98bbbc82aaacd33e26cd2789ba}{03395}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga257f1ae311d2c2d8415481cfa9581a3a}{03396}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9514ff56f15b6392dbbd5239f099dba6}{03397}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f6ba9c06451ebc2fcba3639a6a779a0}{03398}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d99fd7f61651fa0e533c572cde03d8f}{03399}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga853424f0e742b96897995c6edab65a0f}{03400}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f9accd948d854fdba6493d8e03744bb}{03401}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37645a2c3788ce244e0544031c2e49e2}{03402}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{03403}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45b0f0ea270f54aa0ecd3af4023a9858}{03404}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1885f7599fc62c86b7f5e397b8c75569}{03405}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a39999e90335f31f19f34b90f0e5ac2}{03406}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ef0426c67b6dafbf4aae002847ac2ce}{03407}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5daaebb02819f7d9a3a1af9b8dec2326}{03408}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c0ef9eae39e592af4f7d31f484fbaaa}{03409}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff41d474247f6b2c8b76f793988fa6a6}{03410}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19502973c11563ccad8eb51673723740}{03411}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfb2318fd101bbb4599df74ecbb11680}{03412}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga103caad0cc333cff4d3c75045969fd0b}{03413}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a246c22f0f03d34f3d109c1476f08cb}{03414}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99cb3667b8d0c4f20cebfe641abb3984}{03415}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8949e3c06562ffd37295d68793cf3d77}{03416}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03418}03418\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER1\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8d23f07d962f34ac900159cce0faafe}{03419}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga822c499ef4b35cd172e18a35f64bd8a8}{03420}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac05b5a8cb63bf02e4134aa189fae34ab}{03421}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73eda7e54f80e40a0ec0fb9af1bbaa4a}{03422}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe229858cdcebcc40011241fae18f65}{03423}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52fb19b1afc008d8d7b6ad0926acdcd2}{03424}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59dd774e8cbcba437212a13a86be11e1}{03425}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga756c35db86e88dacc2b1ec76c47fabac}{03426}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa12ac7e4e39988eab687da8f3debf40b}{03427}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga529a325616c7faf903af912ba0c2da3d}{03428}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac38e309327428244171bc6d2351b25d}{03429}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d1e997989e38c8e9debdd12c145e6f0}{03430}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d894a668fc4baea03f8cce61412f7d7}{03431}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443d31484bc70ffce21cc1f2c935b8ab}{03432}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b506b5e6e42bda664de59d131df87da}{03433}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e356ac4960f3af7079cd804d80d623}{03434}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99647953e08cc233a35934f50563d103}{03435}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f3f0e59ced76a37ab7dd308f20ad14d}{03436}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ff962ee70ec720397fe18531a6dad4e}{03437}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae218d06e25cfcdf95cf018eb7b9a17}{03438}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9df63e324e9549e08ee2a16eed32983}{03439}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2735f37abc7aca8855f87ac5c316d501}{03440}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{03441}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b3a565bf8039395ee1018fbc96b9ee2}{03442}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad96bb4c82db94f5090643c81d0b7be40}{03443}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{03444}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9c2ad6d4d483c3a0477fce1df67d3e}{03445}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga479be9443fdc18f7f4fa2012cafada5a}{03446}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2e4fca258d49450f0e8be423e8a32da}{03447}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73a5bcb04aefed10128844fa296e7a1a}{03448}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ff027ca3cc1aae42e0d3e14c2b6432}{03449}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga286a63af757f3e1bbeccd5c00ad5615a}{03450}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d129999fcb4318b0df6b84438866235}{03451}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ae1de813f7896ca82ae0211c0438b0}{03452}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc2dc9b212e328572900472d2dcf455a}{03453}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa43fa9277109423f6baed6a423916cab}{03454}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53f976e6ef04e1458e8798066c933a3d}{03455}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6239a825b527ba1ebc321bdc741768d5}{03456}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf501ac61fc9bd206a1ed05af5034a7cc}{03457}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86c47057c661d09bbb7ef4b4be343d9e}{03458}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{03459}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac18cc42ba779ebbad2328ba1e2f6506b}{03460}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6e72365de06d3d055b9b6e3ccbfcc}{03461}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fca442fcaa6ba70488fd0653d61139c}{03462}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e1b93e6892ced86e4831a4a8b170c17}{03463}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed7f9ddefff57267d96feced518c459d}{03464}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff260e44c114c2edae69ddbd0c377b58}{03465}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46560400f33953bf74d67444f648edae}{03466}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9cf367bf69ff5724aa1adad193ba673}{03467}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea54f1e542f9fe029f8149098ab18bd8}{03468}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5c1e56adfd1b75170f0439a3b2b179f}{03469}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29317a3494d798e523559ff1095bffc7}{03470}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac2e74a2213778c2e959f5f5f589330}{03471}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf664b5aed998eaa5aed9ad58c676d70}{03472}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77787e5532394bfd1bff249c3f36328b}{03473}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36e430f985250afc82f6ac62f8790a6b}{03474}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690f9e84c454e329196a6e82483a9213}{03475}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03477}03477\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cab11fe26bc766ee4bf19a755eb4bc1}{03478}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10457635259f8079c4ff5777ba1071e8}{03479}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a15d5ce3274be23c659744a1b7fd25f}{03480}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37dce655ff01e026eba46858067811bb}{03481}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac156a121bbef00120d29a85ad7f2c1b2}{03482}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga739e136817f54771016f77daea08102d}{03483}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e5f30139739cff30d31ee389ddf01bf}{03484}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93f45a4b8b7bd41194a9ff25e68f520}{03485}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga828ad2828782a115cab34700499b330e}{03486}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a8998c3795ef96705dd4150c06e6c90}{03487}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab327a738c5979868e4bea255cd5763f3}{03488}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cf380cffdf5d4eab1c881df0e00686f}{03489}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98846759da895e01a65aa757835425c8}{03490}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga122d977807478936fc7406c3f139bcf6}{03491}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291bcd9c3bb8aa3b878dcdffbc72822d}{03492}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2519f71daf76d8fee3d376a0f8c39218}{03493}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga461e9ea65e9764cf18be791ca5a1a8a9}{03494}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03495}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0659bc32e4cc2c7f9f188c9fce67746e}{03495}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8e07268cf0c2d06a2dbeb4781824224}{03496}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e90ad8230427fdd2a7e9fe644666fe}{03497}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4410b8a994cbb681fd1652a21087b7f5}{03498}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da81870393e124f99bead53350046b5}{03499}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad66dbcfe3233eb2d0e650fde3bc14ef7}{03500}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e81851f1c71d274c3da1891f60be30c}{03501}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac77277ed4e5424be358b908c559f4855}{03502}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa919b977684430cc30236169d4425d6b}{03503}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03504}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga509be357198911032a9135076f95033e}{03504}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03505}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67a9338b90ae40b6e97501accf50c6f9}{03505}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab08c06e9b632cefb95e0de83d8f9f61a}{03506}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c9e6983c2c35d089467e1814bd6c1ad}{03507}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac49d543cdfd26af76625246ed1fe26ca}{03508}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga481579973729f68fca32cb2dd26cdb7b}{03509}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89a542c450c3297062e07456b5700fec}{03510}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99beed2e2f326f18c48a8b7f773fba4d}{03511}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef1380de67a96cad335c1863c19f9798}{03512}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325b8aea6b33a7b14d6f2171069d95ca}{03513}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ace2821fc593af5765173c750b89c31}{03514}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88671277972e4a3579b7f70877646f6d}{03515}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaecc60519bff381ae5e449a5fc630c2a}{03516}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c99ad0e1fd3746e3874456b5c74a8b}{03517}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e5be5f2a26fa3d2d26827a0375b7d1c}{03518}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818df633e6c3320a2de6297774185197}{03519}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9e517b325fd5a8fdbb9ebaae6b946de}{03520}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadc1bc8d5831e5d2ebfd04eb9e62ecc1}{03521}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01ceef88b2ddd4555020a8b2784cca4f}{03522}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142747c6a4480c8fed9885d83314de6a}{03523}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad73bdb9aad3c12bbe2cecc3745004f5d}{03524}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f98978924a53ccdb77fcc03d7174fde}{03525}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b55add3dcff6805e5c94b9786df4083}{03526}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08cf49821914f84ab220fa8b91451674}{03527}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c511277c9965314d6c2c6355e14d3e4}{03528}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga609b92b2732484dac795b28a3f9f5d39}{03529}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60236251e550e233db4b7851a75f0e38}{03530}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82fd747315627c7acd8a870c8d743930}{03531}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e0dc113c0e9a49cd91c5cac04561eaf}{03532}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6764a4e5b37f0049282640e2403f087b}{03533}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38d3b54143cc4f9f82d2f6ee80b8a298}{03534}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03536}03536\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4987bb8e452ef4fdb062262baf33351f}{03537}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT34\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9dd68e6113d1ba6a62b0042046d6d03}{03538}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT34\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03539}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ecc30b00cbe4908e83d4d76ea3a29c}{03539}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT34\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga980c6791937daaa18fde58e8f92e4952}{03540}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac66c157adabcaa8b3880dff46d41161}{03541}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga099ea918f2bc38cb6501ee204517b4f9}{03542}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e87511b8f1f56767756d0edb4f07f52}{03543}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03544}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6b8c08560df1d8ee17f0ea17f071398}{03544}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba08351a3fbaeef8524d222029577741}{03545}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga390ffcaccefa78f6e2e74a712e808fc6}{03546}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT45\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f5405bfa293798a15cdd34643f780c2}{03547}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT45\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT45\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86afb5fee78a7b54c5860acac2b9bd99}{03548}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT45\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT45\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03550}03550\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d40cd6f869edac7f3e0cbdf42401071}{03551}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT34\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab85ff4bf0d99dcb91f3949a5f13bcbb8}{03552}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT34\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6f2cd7eb34a1d8ee3873f7b365c988e}{03553}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT34\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdba3bb91b50178a55b54b6b3324818d}{03554}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03555}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32d0219507e06f14f69d33e98d7094e}{03555}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03556}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga567c3d8c911042f9d04898c2fe64a9a7}{03556}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae14d6d5392cb48cec1c2e9cdd24ffcc0}{03557}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03558}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec101b7c7a560dd36a3b589decab121e}{03558}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03559}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb19ad0a720676ed1d5d58350b377c42}{03559}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6be50bd324f22e514507fc20ed2b5d3}{03560}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT45\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71d4339c8e56f2729215be0ac3431dee}{03561}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT45\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT45\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0604966b745d4b492d0e7afaf7e1852a}{03562}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT45\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT45\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03564}03564\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER2\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30ca5d1caa6ed4ea227a2851df820327}{03565}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI34\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab14a70bfb7b956b2973ff387c0d7a61}{03566}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI34\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa346f2c41ce88e4e3dbb14803cd85387}{03567}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI34\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a844c9c1d19a02efc75213d0af00d2}{03568}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b1b897227d23703208fda757052a4d3}{03569}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9734bb4989a9f9a42240f6cd6fe3eeca}{03570}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0742e0782fc1ee49117740578de5b841}{03571}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84e9a5c8cc00bf3e483b25f5494b8bcd}{03572}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c00468d7aaca62c9c0175c7ff954c41}{03573}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb8df7ba040c71231b3a61ec64f56d0a}{03574}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI45\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41cee6d70f5c48302285a4e9df6b31f}{03575}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI45\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI45\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab95a4b0c5589fcece6399f7ce9601cf6}{03576}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI45\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI45\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03578}03578\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6874e859119a6db0b1cca624df181ba7}{03579}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF34\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af60bcca2a845b1d3bd004d7e323271}{03580}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF34\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga758b51097cabdb5e54eeee699ce03174}{03581}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF34\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad53e58ce00481a1b8c5e0a9e9e372b8c}{03582}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6840ae47ead7b0ff5ab9bfe5bc6c3df8}{03583}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe89983ca5f785f8a6cd0350b1043733}{03584}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga485332f6d7297b81cf7f1e3e60d02a8c}{03585}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c18d43ecfc2fef3e98e0ff11bb5551}{03586}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a67f04de66f18824a79d22b62e4bc3a}{03587}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga458a5a01524c91ba384417ed35fb984f}{03588}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF45\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acb296963d43a5d5d6e596bd65cb467}{03589}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF45\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF45\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d748d07b65be91fd6edbd4d94cf58d}{03590}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF45\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF45\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03592}03592\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_IMR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga671c8c0c00399207b70a1efc8c62a8a8}{03593}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74f42b06020fcd7ff375a0ead3f85db0}{03594}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa272f68e9e26fdbfa4c7f54d23bd8ae1}{03595}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacbd11e155480aeb0ce2fec7569626cc}{03596}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03597}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08d0f559fdac46d60a21522da41a863c}{03597}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02c3931dfef9b112e4ea9417d6f5d2aa}{03598}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c919c599a076c075513d73401b03c28}{03599}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92306287f95d4950e4bd1568d1951a6}{03600}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03601}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bb98616b792bfc0c7b298129a6a3673}{03601}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393298c43ddd64996cf5d25d824dd81b}{03602}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658f5141d6d71b5fb352e99f44ee6938}{03603}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ef33d1cc58c973df7c4e36ec3174cf}{03604}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b45b0939175299b6c1b5f44be44a24a}{03605}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{03606}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a37b70f0864c9f66856da5cf66d245}{03607}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921ecae350e236e667c90e43c2c33f84}{03608}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f31f2c17f0304f194e3804c919548c}{03609}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae26c5e58b2239d0868c92046dc0e05f1}{03610}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119e5c4b29e239bf82cea0f2dc8f42d2}{03611}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga025f4616ee47a1f79910fcf3c65d5672}{03612}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b985aee183566ac4ed97eda517234dd}{03613}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0379673284a1c66cfbdb7a6c62021f26}{03614}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03615}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga906e5935713dcdd32cccfea7536ec547}{03615}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03616}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb28e642123c5651492ece188bced09b}{03616}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c4fd2a61cf772a7f793f371c7eee11b}{03617}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7853c80efeb994f31ae59dcbf5b832e7}{03618}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaded3e1e03ee9568073fe43e55b2da0}{03619}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb637bb49a9c82073440cb9980b74d00}{03620}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e81862a1dad239df8b9afa8cfcf484}{03621}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab18193265978bd173dedfb912e2e5c1d}{03622}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aed9a0e6c0c59b9e29b57b2d89d6488}{03623}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014dfa194dac37af3ebddbe7efb54b72}{03624}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03625}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8153cb7b84f435c263bdbb4c9f1602e}{03625}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39742f95325bf74638906b7efb156c9}{03626}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab20090ec310bbc616f438a4207f7dd8f}{03627}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db66607c1039a11a8e49393d7093697}{03628}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga706fa77f4d6b18eec622928ee10e92f9}{03629}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{03630}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadafb7b965518887a3e3098c12f73c3c7}{03631}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d59e203edbf057f2902392b17f4813d}{03632}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{03633}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4962c2025662416f8dfd486f294dfd7e}{03634}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0893b14f754043eccfa17cb25c8c8f5}{03635}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19b4d5142a2d53010d20087b63e91d33}{03636}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1563fa3b791a788e15ae48c8408d3f06}{03637}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c29a888c7d5f860a18dbac2cd4eeda}{03638}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga694e7e09df7b5b2a942b88335913e4f0}{03639}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b89e1052116258842b0cc0935d72fc6}{03640}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94957ed408e9705d5e02d17232a063c8}{03641}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{03642}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bac4551decbfbbb98e8a5e19f526a39}{03643}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bc4ec9a5f3c64969c0ea28ae7b3643a}{03644}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7adf120051dcc543abdb29c008694b}{03645}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga279a6b8fad429681c2d78085cb0c6f5a}{03646}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae39b617c105dae53272053318462a081}{03647}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20817f14762d0f47d94d2fee7e19980c}{03648}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03649}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga226e1af2518349964010b359a27dea2e}{03649}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ed1476b3f1d2fefbcda13efb4a4bfbe}{03650}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03651}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adb626e8129960e971bd2a07790dfe5}{03651}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1f64187c69e561662e99b8d1cac3ac4}{03652}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70dc171e97384363d1c2e7963e0ad2aa}{03653}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43c5dbf4d08dbd8344aca850f46851b3}{03654}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c906952cfd83d59c5db12a50f0cd8d1}{03655}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66c5dce173af30ddd8836b8000373ab8}{03656}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{03657}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dcc1164a7c9628817e0be18db178a2e}{03658}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80c5f672dce74848255a788486e80211}{03659}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa1468a68343da3412682e012ba69ba}{03660}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a588942e7cd5fe77afcb0d8d43b8c5}{03661}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b30caffc8ec7047f18456fdeceda5a9}{03662}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9b5b078ed53b1f76c105398c9d33180}{03663}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4d3c64cb86bad3f7f1f43f614ef34f}{03664}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03665}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9c4d64cb1fad733bf3ad7b11d81da97}{03665}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031caa7c15af0ae0d54b3e69de1623e5}{03666}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25f38f19a139df71bfe597f649c96f08}{03667}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga734d6ae0de0d65bc1243614985c63fb4}{03668}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27b09d02d1e543e201b563cbf1f1182}{03669}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaad02bd55120cd25badd4cb3785b152f}{03670}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03671}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a1ef21cc205591aa4b29b8faada4bfc}{03671}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03672}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b08af846b714a4ab718336ea6c5fb9}{03672}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03673}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga317909c5bf2a6ef54fd2d5e6fb1fbfa6}{03673}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga864700105590f7c56502c31956475ad2}{03674}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f1d81584fc0834f4b6d0af327be12b6}{03675}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3983785743d35d1cab919a25de1a583}{03676}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03677}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce9d3ccde1e51678171200f6a422b54}{03677}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbef0da2107e184320bdfb70f183088c}{03678}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga045dfba3673ba30828bcf63b03c768f7}{03679}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd0e29b4a4961c43cf40b66f396398d}{03680}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19d3e280cd1e68a1be511612f21ac1da}{03681}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03682}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690d2335a127df0dd20e52921ac5466c}{03682}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa808736a13fef0379b254d7d999336ee}{03683}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d21792be40efe0bb448a8f08a7f31a9}{03684}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga007ffdff3550d9bccfabea1d2f27b206}{03685}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03686}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a04521e6853d9de0273912699c2d7fa}{03686}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7307fd01ac2d3123bd4de805330a89aa}{03687}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae587966adfea396ebe0b1ef5e1f683f4}{03688}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM31\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03690}03690\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_EMR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37880a4049c51d17e5259a41c6c01bc0}{03691}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53e11b6b839fe35d1970a3b691afdd26}{03692}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2afd48d09cfb87d68809c58a95472fb6}{03693}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04f7d9975dbad33ad26c3258fdac004b}{03694}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb79c5f6557919ba0fb37687f4694f5f}{03695}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae06a6a531ec53ff20dde0456ca5c638c}{03696}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbc885252b14aa2a38b46339e4c47b7e}{03697}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga531e4ba6d4d5bf294324ac7307ab363a}{03698}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f7253dc04390084158db4ac4cf55aa0}{03699}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0937aa2030d0dbab175e877c62f4113b}{03700}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3164d6ea1aefb1e92a742cbb027e1497}{03701}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05bbdaa2b221154fd847f5d857a17080}{03702}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48bcd796f115f6ca56b1bf811d01ec87}{03703}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2672f92c8e414edd6ae0d628a6956db}{03704}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46368343defa0387fb67a748eae20dfb}{03705}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd6ccb9da460754343959e8554b9f17f}{03706}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga988b22dd34c206f4ed7e1854c3d02262}{03707}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71acf82905a434d12cb76dc2338ace66}{03708}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa157fa69d55169c1d0413015046aa8e2}{03709}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace57a3c3958d21af417d242760bdfd5a}{03710}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1b1a2278ad2235095804912fb1a45b7}{03711}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabed6e5bcc0befb03e1af90068fffcd42}{03712}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8769ae0218c535263164bab3b623346}{03713}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352600168d2da5960124d01fc404f15d}{03714}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga961082a9f108bfde0a5d0738f9ba9dca}{03715}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8642b695914cbf948298e1afa4cba891}{03716}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6d7e479303396cc59c0f5e46a3ec205}{03717}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3b5f7d9d1ef92014a1bfd666db726ca}{03718}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77194467df298b0692e14f6ca06c7ca3}{03719}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64bf4417d17ee6dbe04fd23746281014}{03720}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2564e9d6e468e17f1e12b32c33a2cf0f}{03721}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03722}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4998699f2707182f3ebad67b9745c4e5}{03722}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03723}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc7bfe67d1747aa934a035766d75b3c9}{03723}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03724}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga123b291eb4bdefc75fe3e8867e7f103c}{03724}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76d4b20b706b12ec6df472db1d377b88}{03725}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6fe632805ed87a13ceead43312a3f47}{03726}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga861387326c6db78de356104b36f8ed0b}{03727}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac45a400878cfb23979b72c48a268f3}{03728}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90d7d8f172638887e1cbe8b45675ac6a}{03729}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a24d7c75b589933296a145f5080879d}{03730}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e9686157418e65ec2c03108aff803ff}{03731}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e767c6892865a0ec12b89b254a8bc3}{03732}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32b085fa2b7edd97e2d2cd0c17b290da}{03733}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{03734}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17bea6be6d7a32d2460c36a7d524c1b7}{03735}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6dcd183fae91af4abc18351112a4708d}{03736}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cab17bc35637455413f3025f1b41acc}{03737}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga590b66e93724f03d4d07ab1ae3842934}{03738}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga798b1d8cc4d172fcb8120012b105263a}{03739}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{03740}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47aed69544022d8e5c09446e16fccacf}{03741}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03742}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ecce1d669209a32557f0ffcc523e90d}{03742}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03743}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3968a578a56b157d4da68e8654b55d0f}{03743}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga315bd5207cd3292266d1218fa39b9bf5}{03744}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2450568c6c226b8d4a0b84d88201e48b}{03745}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f0aeb59f234122592d381155d31a92c}{03746}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dec367d98c133c3f6902f3716c67dbb}{03747}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a2c22ffb9ac88094f0555aa222089c}{03748}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac802bfea19ceb03059c8fbf330d042c3}{03749}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29f4e00086202963c7c1bf226efaea1c}{03750}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7658a13fcdcedde5fefc6739c59b32c5}{03751}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03752}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a7ca91266eba269dbc8469c1e0b92a}{03752}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03753}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e72400d7177abb5fa53ea0335fcf6ae}{03753}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03755}03755\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_IMR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacc5b88204dc246ace7952f8a120186}{03756}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeca63ef9908faf98055e62f00ae63e69}{03757}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc35e911e950e87830b0ce7696168204}{03758}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98397cc631a6b7423efef9a13abf403}{03759}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2905395fde4979edbdb70ade62ad7007}{03760}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM36\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff7a2fb9c4f2232f5603f45091a7031f}{03761}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM36\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe801f147d50a37e121ab666bd63d875}{03762}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd53ce59460d42263711b46c0113e8aa}{03763}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM37\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee539b1022ffcdc64430836c8102952f}{03764}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM37\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa33337e0abddba114c2f650751db7f54}{03765}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde171be889b878c3c36daddb0b609e4}{03766}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8c7613cc983adec4e575946d914be50}{03767}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03768}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b0352972e04743b5ee6d858b153532e}{03768}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb01f1bba74aa64b4917a33766af2f16}{03769}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4371e2b61ed9855d2734bd776ab51d11}{03770}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf9eda990626538d405943c60b1b08f}{03771}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadde7db2e9d42166c0cf70adb925fdf1}{03772}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06b744cf5e04782ac8db717beb36ab29}{03773}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599b14f41eebb3331038e8bd9a07c057}{03774}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03775}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9813ab957489edca6c820fcf5578fc4}{03775}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1a51012414cd624d994e865812f41d}{03776}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabac65e77325ffae1a78ea254ac02e617}{03777}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM42\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03778}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1273d25d90703ebdd1fc7a69aaf9edf6}{03778}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM42\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM42\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03779}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad31a05f853e119cbe46098f24b4e3356}{03779}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM42\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM42\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21677aceef43bd6a14e6cf4958a4348f}{03780}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM43\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03781}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga794fe49391da627cf1c03aeb1125550d}{03781}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM43\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM43\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03782}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cea2f96dc164c6cfbbebd17bae032ea}{03782}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM43\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM43\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae880575c69779630590b0087c5815f24}{03783}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM44\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3672e96178f13748fbb395bdf80bfc9a}{03784}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM44\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM44\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf13e45b48fe450be96c7440f494405cc}{03785}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM44\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM44\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43f24f8a746ce5ef56dd2f3d584060e0}{03786}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM45\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b1e4e236773e9af88b3b8687ffa747}{03787}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM45\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM45\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03788}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff10bbae3c8f5053743030eb10e7a5c}{03788}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM45\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM45\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03789}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7c97fdbd58a3e93b48f4cb03105aed3}{03789}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM46\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71955bcebde5ecd27152d811a232886b}{03790}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM46\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM46\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63b0fec1c26f1a49fbbcbc09a6d0b50b}{03791}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM46\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM46\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03793}03793\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_EMR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b3b884f256a15cd2c5d8d8df3f2d4a}{03794}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5baa73acf603fd591509eed18071119}{03795}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga958a4f93f24776530a4080d0d7c25506}{03796}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03797}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga598c22636f7eff5993d924f720c7ebdc}{03797}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03798}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga946543a8d574b49990b80de7df079e3f}{03798}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cfc7d5abb44a46100dce82cfba0b8d8}{03799}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03801}03801\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_C2IMR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52a05ff095a24c88c18a82db104f8c20}{03802}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03803}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga045311e7be03eca81a28b29e6f981a33}{03803}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad84c1683d78611cb9f553421021717d0}{03804}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM0\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7be18e03e04f36b04c4e4b62a01fe479}{03805}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga056ec15bff61bf44853aa4f282e43724}{03806}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c718b5318118e4ac491a2d1793d0724}{03807}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM1\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04e18bc64fbbdeec4d041d6b41456c3c}{03808}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c69b9a2b1017febccfefe4311857b28}{03809}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80cc6b635da5152165dc3d18ed98a8d0}{03810}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM2\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab827db6527495e52b84cbc90e92fbdd5}{03811}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a09cbb5d419ea32eb1a467d9a34b29}{03812}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03813}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad112e455f04950aa0496fcfdd51d9170}{03813}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM3\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a555bd248a2c8c64dfb56e51f4dd77c}{03814}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03815}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga764df14e54ff32d957056005eb0725f6}{03815}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga450c3defbdd8f98dcfeb01bad40e0ad2}{03816}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM4\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3ae73dbaf1306bd3aed046c27a49815}{03817}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae074883b97abfc40c15a9fa108d235af}{03818}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc6f128e63927ca8e0fe10cfd1e7c16}{03819}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM5\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae849b1af640989b116367a37bde6eced}{03820}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae30b93fed7232fb7f11e9dd912025a72}{03821}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6813498877864d126458e0e4248d5a11}{03822}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM6\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7c6860b78ff84e5873f69212f0610f}{03823}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5625fb9b9caa1bba16e474ad9e3f81e}{03824}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03825}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad94dc1415065eeac9678daf51b4845f7}{03825}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM7\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03826}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada3346ad60708b766f8f8adb49cbc6b9}{03826}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03827}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24766f10afcd1e9baf6444078205ee29}{03827}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba98be467afd51ec2fb2750a0ad6f84}{03828}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM8\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e855f6a52c5dcb12234c5d498b67da}{03829}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03830}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914f7c56d079b7c058830b38e751e8b1}{03830}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa28f0240395f2c9f8efc1d893a02ddd}{03831}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM9\ \ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaab976966b2abafc08c453ac6cbf613f}{03832}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e085cf6b0ce7885e0cad64143706e0b}{03833}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM10\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad31765c4a929224eadf958284c1fc65e}{03834}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM10\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga359a1de464c64b099c7fd369ba5d93e7}{03835}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03836}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga916ebd8a72057c95fac63a8a601d94a5}{03836}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM11\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4ad0f9bec7f462800661c70ad384aab}{03837}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM11\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227d72e61d5b240dd24bbb1d0dcf8f0d}{03838}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddb10ef021a95445cbdb4146d507ea4a}{03839}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM12\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade5c773f405afcf08c0b8e414f7904f3}{03840}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM12\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88dc234ef41e8dad0244b91dfa985e07}{03841}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a212717f4e32794c34695448969348c}{03842}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM13\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga127577920749a189348bd52ea5045fa6}{03843}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM13\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83e266d1d00bfaa4fbdd6779b2d99ab3}{03844}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96471356b31f8a1547c8dd110fadc2eb}{03845}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM14\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga024080b4224d92a47383ebee033ea874}{03846}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM14\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03847}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1e1fd2f75bc47a201ed3f3404d3448b}{03847}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a961af778fe87f7465ee5fb6116d05c}{03848}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM15\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03849}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4472fae6a73004edc07c405f0bdac45b}{03849}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM15\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03850}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad507288465b6108927bfca26f91ae6f6}{03850}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e91f930b8284e113c8771f990db26c5}{03851}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM16\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b5b1d1b8f61d7367d3f588df9629c80}{03852}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM16\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab48e92010e042442e9e15f9fbd97c1d2}{03853}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d087413c35c697e0cdb2bb2dde836b0}{03854}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM17\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3eaba018f3fac62c20b0ecd32e83184}{03855}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM17\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1898d57d69a60c1eb5ed103dacc01361}{03856}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c05669f63e8c0c932ebb5c6f004ed9}{03857}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM18\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fdbd64f83355bd89ddc131d63c3fdce}{03858}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM18\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65ad66f1132da7690279e2cf476eb9f7}{03859}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcc7082e4e419cf9a797cdb65180927c}{03860}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM19\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ea43532f2426621c8fc17545afcf59}{03861}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM19\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae95c840b8d9fd3768a97865032dbe0}{03862}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fbc61409d1a389d912b49dfb2e16944}{03863}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM20\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb3dd51e8d647340a5f38d69170ce0ca}{03864}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM20\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafafab0cd997062a908f2b59f12d6af48}{03865}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ed039b514135cac7968d200f42a4996}{03866}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM21\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18ad720fe5dd4e1cbeef06653b571b7}{03867}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM21\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga999bd947e7e9d2876c81a5f54b071330}{03868}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2b8a6ebb85c52cadcdc6ec763c16a5}{03869}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM22\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03870}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga885dae868353d83306adb438432b4163}{03870}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM22\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03871}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafbc446048e73511cef1068021e2c6a8}{03871}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03872}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad96dd924e0dbad5fab6517124ada492a}{03872}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM23\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b902d118ed51c77fe65b5f5ebad94cc}{03873}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM23\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03874}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga942a5652bb7de89ec6b0b28040c739e9}{03874}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03875}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fd89f14daffd08257d491944f562be}{03875}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM24\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03876}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7baacd998b67c25871c7414c541a2fb7}{03876}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM24\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fc6841fb1e46d53912b7fadbd03c199}{03877}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b02c16180a2b275a60fbf82dc785c6d}{03878}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM25\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga540c9993b55e5c9c0208946ca8f949d6}{03879}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM25\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1bf479c0b4d128a7200c892e4964a5}{03880}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd63dbdc4f14ffdcfbc76466ca266728}{03881}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM26\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5ec44a1d3bde9db2c69534d271454f8}{03882}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM26\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33976511118a22c7c757fef3bb7720ad}{03883}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03884}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafecb53512741beec867e2c32a8185d23}{03884}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM27\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95da7b4c350cf99202cae068a0fb2a92}{03885}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM27\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5930e85daa4e4f911884b676a440488c}{03886}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d777f21cc5f5c7e75838ec53c0485f}{03887}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM28\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11afc75fee7d7a60717f4f43ec580766}{03888}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM28\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262b6b546d673d8e94aebb2c6aa71971}{03889}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577554fee6ef4f4726cc329e3bbd6979}{03890}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM29\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga566cd5718ab14644fec71bd74166ce61}{03891}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM29\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fe1367b4558e4b4cf27e1e0db528ad6}{03892}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03893}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae517fd9f0975c5b2c0a34b30887d7f8a}{03893}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM30\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d64bbe5930cd0e4a2bcaf672a03b59d}{03894}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM30\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22f42f004886af14aa7f8e42d58d34f}{03895}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga580c0da7669029d0b3d16a875bff8b8c}{03896}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM31\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR1\_IM31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7665aab2566358c572925b2d0b3b70c4}{03897}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR1\_IM31\ \ \ \ \ \ \ \ \ EXTI\_C2IMR1\_IM31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03899}03899\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_C2EMR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b3035282b0aa77b16eb9a033c18fc4a}{03900}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e05d33e09f4b9eda81313f806f2a9d4}{03901}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabaa3a1d40e2201b6ddfa436518fc876}{03902}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM0\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc3be37d103953bbd208d6d62b11c3a1}{03903}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5e21112246f52c132d42f913e4b51a}{03904}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacefe45cc6cdac8e7aee37058e93cccc4}{03905}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM1\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5934d0d75e2999b5ae19e88990346f}{03906}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03907}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f316977e0f2b8e5206cfa5cbbfb3e55}{03907}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03908}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40d0990b9956cbb43804e6db05ab0fcf}{03908}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM2\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae43cc21c709ed24447dd3fa92cf65b2c}{03909}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga891666836d848255e0e1a72b213bb3cc}{03910}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8ef8202698df41f09316ef4e0762719}{03911}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM3\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f9ee911d0059c2446aa30f9f45f87b1}{03912}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014feefefaedcd7cca9fad9887b7c5ac}{03913}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac18f853c473712efba87b44e5a105ee9}{03914}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM4\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeca06a1713d78abfc8c0acea257493de}{03915}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ba677a822312268d1890b15c91ee43}{03916}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03917}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fdec1b83d394806ca904748f9042f9e}{03917}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM5\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf80d51838a7d296110d1b10929a9476}{03918}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf1ee79473ccde1c04c4061b14d762d5}{03919}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989a16e3814f48a25a53e60c7bd58244}{03920}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM6\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0623232349caf9a80b46e4329ec6258}{03921}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabacb79b100821ff7d00f9fdece8cc403}{03922}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7deab58f9482aec387cad75779749af}{03923}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM7\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33def29d1c0345abe8d75a9eef1f8bba}{03924}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f1f2f8ba11c0c797110a7d2cc99482f}{03925}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga780fd83a131afdae140d8a8fab9a6992}{03926}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM8\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03927}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fc7538f5bfa7084dbd2fe9c876ed231}{03927}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03928}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74f21eb763efb52bd31c17cb5381b2ee}{03928}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d5d58255789e4c6a123fe98b9df4901}{03929}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM9\ \ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e4331beb2e99bbae984e47f607e3a8}{03930}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51966d2ccb61bbf7bfe81053a3aed682}{03931}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM10\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga945d2dfec4c3913d0e36ba3e04b3238d}{03932}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM10\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03933}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf330c90aaff3460aa91d79affe9a001b}{03933}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03934}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17634349b045d52a4c750f79310e5aee}{03934}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM11\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa415df3cb54071c6d4617b1224c628c5}{03935}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM11\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577076ac1576c01b74f169725d8e2c12}{03936}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03937}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50370e55cddd09e97ee0981c33e2a8f8}{03937}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM12\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35ff1bcf825e82864ae32c97650b726e}{03938}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM12\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85d092352f8b40caa5b955d0b780e58f}{03939}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03940}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d49fba06c9b2cb0a01237fc1b00f340}{03940}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM13\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57f30fcf94827c90aeddf0fcba9a0aab}{03941}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM13\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03942}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33019e91cf8764029d94207e13b209a}{03942}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8ac6229b195c83e0a99b3d65b589b74}{03943}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM14\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18d228d9861e2e6b7031a0f823a756ad}{03944}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM14\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1222a08f955ff14d116439985690edab}{03945}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c1240b58da4fc023476fad08611c7fa}{03946}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM15\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d712a5273392927e88d48e39fd14944}{03947}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM15\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16cf347079abb574a3b4b322ae1ad8ed}{03948}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd3ae9a560886d42378446f19554358}{03949}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM17\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga792ff0da92d96b4a6841b041dad43c22}{03950}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM17\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03951}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga789f7c6943e5b4dca875794436a3ace4}{03951}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba7dc8fcaff2f6a2e2358204813a28b}{03952}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM19\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03953}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42aad815c783e7bc4b67d2338523acc1}{03953}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM19\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93185e4a69f3e6f79ce091576870a5e}{03954}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9ef881c18a4d601de1ed969e828556b}{03955}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM20\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5ae76b1fdd93c070dfd52ef8f2785ad}{03956}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM20\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e67bb39572231a6594b119ead367a11}{03957}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5077895143b662d2a1527efa81abb937}{03958}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM21\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga966ea966a186db5c234b54998dbe85f8}{03959}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM21\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5be74e9aea4dbb1b43b6c21bea2c4a}{03960}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e70e20b18433e635509303a1ab3548a}{03961}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM22\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR1\_EM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49ae03788368d5bebb6c5db13167be29}{03962}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR1\_EM22\ \ \ \ \ \ \ \ \ EXTI\_C2EMR1\_EM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03964}03964\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_C2IMR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga561be60875632dccb00d0236065a5ff3}{03965}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM34\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967efa44e1c1070ac8d67fa52de897a3}{03966}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM34\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b3565edda63e5b7f0c3f4ccc3baac25}{03967}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM34\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03968}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29f402f1cb26a61faec45480ed545286}{03968}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM36\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03969}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabbc038243841cf8b5ed46eaf80c491c}{03969}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM36\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM36\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93ac7e8b13e443110cd95ce128ec02a}{03970}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM36\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM36\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga739342617f086a54b9e07a3a49259b0b}{03971}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM37\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03972}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bc8bbf1038a5a396afb1ab2092272bf}{03972}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM37\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM37\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03973}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fe1baf62acbe4f66696d237f905e464}{03973}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM37\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM37\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03974}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b2bf94d9d4e8e3aa293709c4c7d0b4d}{03974}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM38\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56701432aa86dcc652dc35b92e409899}{03975}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM38\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eb3fd748f8b381e2d8ab901cdc6c550}{03976}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM38\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03977}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefd40f1e5ce68e8d2174e2442683fc9e}{03977}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM39\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65591d56943a35e8ca41ba1af2f23c3d}{03978}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM39\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab390167e98f92487a1eb07a21003e637}{03979}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM39\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96d03cb6a11a2a8d7b39d1b88a8c97e0}{03980}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM40\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga280518d8b0148e114ddcf2512dd9bc6b}{03981}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM40\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa758b3eaad8c3f7685db1161fd5169bd}{03982}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM40\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23ab87dd5c94c78ed047d07957e16c0}{03983}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM41\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd23389b01a2ce943ff93bd347bd7efb}{03984}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM41\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee86cd68fd5ec9b97a0a8a300cdd28b1}{03985}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM41\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf610b04346e9cf5dccdc4d5cef04ec16}{03986}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM42\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03987}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac582d6e30bf934cad51e149e5883e6c3}{03987}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM42\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM42\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61db4d6f289d07b752ddfbdad6649f4a}{03988}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM42\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM42\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03989}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57b87df506a5768db45ffd5c0dcfaa38}{03989}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM43\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07c7b4ed75eb881e00c23cd5686b5b9b}{03990}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM43\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM43\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab06385509619c0f711649a3a34b81cde}{03991}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM43\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM43\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03992}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga655f1b042cdacba5f37052e4480aac7b}{03992}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM44\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03993}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88d541042e73c2ccb96eee9ec5a14730}{03993}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM44\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM44\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1aab3127daa28ca11e14663bdbf7adb}{03994}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM44\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM44\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31295ab77d4d3dfa105ab3946b430420}{03995}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM45\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c17783f3a4c087c9e86c66c56a071b6}{03996}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM45\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM45\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03997}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29fd860f4805a6af45b94c0479d27f38}{03997}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM45\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM45\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03998}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa145f5a7ef3e4c3238757d418cd825d}{03998}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM46\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l03999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d9aca0f000227a7b9ef0ecc9526f3e}{03999}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM46\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2IMR2\_IM46\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2176f1d3f145ee78a933c5a96c849a72}{04000}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2IMR2\_IM46\ \ \ \ \ \ \ \ \ EXTI\_C2IMR2\_IM46\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04002}04002\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ EXTI\_C2EMR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga237b7c607b03c27bb94cabb01236603e}{04003}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR2\_EM40\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a7df954137fd3d4567d416ca1efb806}{04004}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR2\_EM40\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR2\_EM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ff54bd3d6cc880dae4d3a8a5c1155a4}{04005}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR2\_EM40\ \ \ \ \ \ \ \ \ EXTI\_C2EMR2\_EM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab312789244e8e42a73c321378edc2875}{04006}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR2\_EM41\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04007}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfcde6f27970978af092828fe54cfc26}{04007}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR2\_EM41\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_C2EMR2\_EM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab77f909aee513380cabb7f6b61a26f58}{04008}}\ \textcolor{preprocessor}{\#define\ EXTI\_C2EMR2\_EM41\ \ \ \ \ \ \ \ \ EXTI\_C2EMR2\_EM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04010}04010\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04011}04011\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04012}04012\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Global\ Security\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04013}04013\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04014}04014\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04015}04015\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ registers\ x\ =\ 0\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75f5a3c6dccce5603791c87ce5b22b1}{04016}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_TZIC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92a69d08a5459809b45e4f9cead095df}{04017}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_TZIC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_TZIC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7eeda0f6f32e0318f9efdba1bbc0c49}{04018}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_TZSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba0ce316fcee92829c99edc10644ae4b}{04019}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_TZSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_TZSC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa994e606cfc24e2a84d706c524f24b12}{04020}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_AES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga057377f18149ab52122727d37fcd2e4c}{04021}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_AES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_AES\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdf7490a865dac2ec59b6391465cd549}{04022}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_RNG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abc54510271050e89065f9cbe332f94}{04023}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_RNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_RNG\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99f9a20206caa8f5cd96855959e28c2}{04024}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_SUBGHZSPI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35b4b6343384d9f82af768e4379f2b20}{04025}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_SUBGHZSPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_SUBGHZSPI\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04026}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d7a1256668745172a29c8c578e62a5f}{04026}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_PWR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04027}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7818306de3eca6bc55818448ebd9b3}{04027}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_PWR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_PWR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf996209bc0016be098d2f660ae317c}{04028}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_FLASHIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae4143c4237e7d5dcdd5c014e487d82}{04029}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_FLASHIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_FLASHIF\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04030}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2e3bb2e499dc0c273d6dae21d05934b}{04030}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_DMA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04031}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785eb7a8bee367a20ae000b99ade294}{04031}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_DMA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_DMA1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7c7fb74b01dbb056c7e1d8101ebe7a5}{04032}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_DMA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae69bc42abb5dfc5e4ae039308be5fa82}{04033}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_DMA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_DMA2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bad73c94dd9944c37e684b6a1b0a212}{04034}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_DMAMUX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079f05e7e9335b5eabfcaeef034341a}{04035}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_DMAMUX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_DMAMUX\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c7f4fb0bf3ec0e9399b931403aa30c4}{04036}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_FLASH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbe71a4d054398c1c70d537712f3437}{04037}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_FLASH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_FLASH\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac10d018ce042188216646852e3522c5f}{04038}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_SRAM1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5f6c3c99363da2b48b6e71664d81d3}{04039}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_SRAM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_SRAM1\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04040}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0774ed4c8c147367c781698d3324e483}{04040}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_SRAM2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04041}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab90a265e00de6884fe137e2376b9e2f3}{04041}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_SRAM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_SRAM2\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb577385427296f9ef6c60f13edac5ba}{04042}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_PKA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed467f420d089bed16131a0de582b94}{04043}}\ \textcolor{preprocessor}{\#define\ GTZC\_CFGR1\_PKA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ GTZC\_CFGR1\_PKA\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04045}04045\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZSC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394fc0062fbde128d71952cb5e0600a4}{04046}}\ \textcolor{preprocessor}{\#define\ TZSC\_CR\_LCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa32c4d9e69615a88f9339ec72baeec16}{04047}}\ \textcolor{preprocessor}{\#define\ TZSC\_CR\_LCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TZSC\_CR\_LCK\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04049}04049\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZSC\_SECCFGR1\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe5a1d5df8d1072f8f63a34cdcfb521}{04050}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_ALL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04051}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0966c7484629f5dc4d17973684785fab}{04051}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_ALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000200CU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b41404d47b6c8c4fa2980a1612df2c4}{04052}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_AESSEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04053}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf882811b2b2967e0a4977f5d292f4ca5}{04053}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_AESSEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb74ddf34bdc81b4568f4e2142e67c04}{04054}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_RNGSEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04055}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449b4ae190df7fcd5daaf737868badaf}{04055}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_RNGSEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9438d43aafa91898ea19a5651023be5}{04056}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_PKASEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04057}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8fbff39dfcc93707700e3ca3d46fe4b}{04057}}\ \textcolor{preprocessor}{\#define\ TZSC\_SECCFGR1\_PKASEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04059}04059\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZSC\_PRIVCFGR1\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04060}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93d997bdd4cbc9713676418bfbf46c8}{04060}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_ALL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04061}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeac229deb62ca2050a26b01e3100d03c}{04061}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_ALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000201CU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga249ad37795dc89a641ae2885b1e89e5f}{04062}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_AESPRIV\_Pos\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04063}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa7ac0f0150304669ff24e344d54877}{04063}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_AESPRIV\_Msk\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04064}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40efea2b792a878d9a90da21133d49f4}{04064}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_RNGPRIV\_Pos\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04065}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad86787daafa299b10142ace0132d3627}{04065}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_RNGPRIV\_Msk\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04066}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5cfd49e2352b58724000b26a7636c9d}{04066}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_SUBGHZSPIPRIV\_Pos\ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04067}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68650fcbb08b965e1e841af107127afc}{04067}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_SUBGHZSPIPRIV\_Msk\ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf937fc7a86ef58b6d6c92cd6269e2e4c}{04068}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_PKAPRIV\_Pos\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31520ccca09d98f6ad3f83ce0c153a2e}{04069}}\ \textcolor{preprocessor}{\#define\ TZSC\_PRIVCFGR1\_PKAPRIV\_Msk\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04071}04071\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZSC\_MPCWM1\_UPWMR\ register\ \ *********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04072}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3947db23adba053097f1288d88288fd9}{04072}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM1\_UPWMR\_LGTH\_Pos\ \ \ \ \ \ \ \ \ \ (16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04073}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90ed064e4f8e19a81907e0c11e8831cd}{04073}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM1\_UPWMR\_LGTH\_Msk\ \ \ \ \ \ \ \ \ \ (0x0FFFUL\ <<\ TZSC\_MPCWM1\_UPWMR\_LGTH\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04075}04075\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZSC\_MPCWM1\_UPWWMR\ register\ \ ********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga925bc8979cbec1057dc708267a98c103}{04076}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM1\_UPWWMR\_LGTH\_Pos\ \ \ \ \ \ \ \ \ (16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b327aa983d47dcb419942129614ff9c}{04077}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM1\_UPWWMR\_LGTH\_Msk\ \ \ \ \ \ \ \ \ (0x0FFFUL\ <<\ TZSC\_MPCWM1\_UPWWMR\_LGTH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04079}04079\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZSC\_MPCWM2\_UPWMR\ register\ \ *********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe6a3c2d11876a009e7bf46bb6a76596}{04080}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM2\_UPWMR\_LGTH\_Pos\ \ \ \ \ \ \ \ \ \ (16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55a1e487b94c47aa123c6d7861304b6d}{04081}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM2\_UPWMR\_LGTH\_Msk\ \ \ \ \ \ \ \ \ \ (0x0FFFUL\ <<\ TZSC\_MPCWM2\_UPWMR\_LGTH\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04083}04083\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZSC\_MPCWM3\_UPWMR\ register\ \ *********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae03d3f22f8fabfb28d348554193d1506}{04084}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM3\_UPWMR\_LGTH\_Pos\ \ \ \ \ \ \ \ \ \ (16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f6b675d34c1bf1d10a149fe3bd4b9fb}{04085}}\ \textcolor{preprocessor}{\#define\ TZSC\_MPCWM3\_UPWMR\_LGTH\_Msk\ \ \ \ \ \ \ \ \ \ (0x0FFFUL\ <<\ TZSC\_MPCWM3\_UPWMR\_LGTH\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04088}04088\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZIC\_IMR0\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c00e6a9b9951537b3e6fb97fe0c5cb}{04089}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_ALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00003FFFu}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga732a6acbe3da785c2589eb7c72036dda}{04090}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_TZICIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZIC\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac04004cd670c9ee8dfee6d6d14a05533}{04091}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_TZICIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZIC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04092}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae02435014b261ba78791b72315a9f9f6}{04092}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_TZSCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZSC\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04093}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e08e20c1dfd60bc64cf05ec72191f6}{04093}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_TZSCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa427083f25a74a6a9302e63504461e6d}{04094}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_AESIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a0a987fb1639c078350fb01914195ea}{04095}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_AESIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04096}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d00c46921af4baa2b55bf9606ed32af}{04096}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_RNGIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04097}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3c30a8a99f66035cfb987131de96b11}{04097}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_RNGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd14df80c9f1be5e3b9911958d2502af}{04098}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_SUBGHZSPIIE\_Pos\ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04099}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga645b3b931c1a2711f7e7c0f16cb39168}{04099}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_SUBGHZSPIIE\_Msk\ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace86115cdeaf130e026a79204f007ae6}{04100}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_PWRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PWR\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04101}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab010d7498a6a94fd9cd9b3cc92399b18}{04101}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_PWRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PWR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04102}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e72d20031dd5a0e531baa5323ac3aba}{04102}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_FLASHIFIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASHIF\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04103}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d31846da7c27f295f279949f9e2306}{04103}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_FLASHIFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASHIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04104}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ea1400c9ccb9d4b33ef31df75cdc0db}{04104}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_DMA1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04105}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a807c9d9b6b67200a9479fe37b5a04b}{04105}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_DMA1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119eef3fee2392d71a1fa89f5316af29}{04106}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_DMA2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe7378c87031f6c3138f74f64076ab6}{04107}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_DMA2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04108}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e593b03e057edc825d7eecbcbc7692}{04108}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_DMAMUXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMAMUX\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04109}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ed4f9257d09bdc0ff82251c758b96c1}{04109}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_DMAMUXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMAMUX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f7395b5168fc047b5be1a78a2efd9b8}{04110}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_FLASHIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASH\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04111}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga491fdee2644a91bfce295f7cf70a8c2a}{04111}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_FLASHIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04112}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd4436f5d7c384c331f64a01e48a2805}{04112}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_SRAM1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ea63557fd2c8c0db0093a3986a779a7}{04113}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_SRAM1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337f47dafa5aae1aec2a8b26fa50f1d7}{04114}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_SRAM2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaf6e7ed6338a06e827e11981f783dee}{04115}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_SRAM2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04116}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a4c16d26dbe7992ce3b53c90abce024}{04116}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_PKAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6d541631c7bc51c7889e00be546732f}{04117}}\ \textcolor{preprocessor}{\#define\ TZIC\_IER1\_PKAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04119}04119\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZIC\_MISR1\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc4fd002205ef07895f796d8ff4ecc90}{04120}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_TZICMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZIC\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ff5c7dfb297ea83653cc06d285f065b}{04121}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_TZICMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZIC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01f1aa542bfd588a1422041bac5806c8}{04122}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_TZSCMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZSC\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd662987a466f2a398ae62ccdbea98e}{04123}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_TZSCMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04124}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe1e9d7c2b352478f65ba0e62d36393}{04124}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_AESMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04125}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7a169f40f3f8481e5eb57d5d4ac1590}{04125}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_AESMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6a16709e9d5227812ca0af0e9df7f0d}{04126}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_RNGMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a40b2c0a33fdb719a21d4cee9d8b117}{04127}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_RNGMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04128}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5fdb6f2074f5c75d3a07128cd6da32}{04128}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_SUBGHZSPIMF\_Pos\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04129}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf84fb7b91db416079152ccd78db5bf3a}{04129}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_SUBGHZSPIMF\_Msk\ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38c16da48ab3a423b0c822605a8c9669}{04130}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_PWRMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PWR\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ea29a9e80506c1374f6ac229d4f60f}{04131}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_PWRMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PWR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47572959f04244c264c0ff7ecc45084f}{04132}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_FLASHIFMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASHIF\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29778b7df94f3a1c16937fb4f724fcab}{04133}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_FLASHIFMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASHIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb758c3112b0ff138b83409bb76acb92}{04134}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_DMA1MF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b83045a5d3fd57d1e5032222811b91}{04135}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_DMA1MF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga158428109eac94b7828ba77abeb3f248}{04136}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_DMA2MF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013db8e70ba3c7816f7ad1fe225352a2}{04137}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_DMA2MF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga273df88ed503e70e96b5b1b577868f31}{04138}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_DMAMUXMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMAMUX\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga664c921e840d6bbcf0bff5adff8347d3}{04139}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_DMAMUXMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMAMUX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4a6d58b64feb64d9cf9a290cc8f940c}{04140}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_FLASHMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASH\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6db0b832515a460ffcea2b4ab87ac41a}{04141}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_FLASHMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6df1f09ce88f58d99adae36ec8f5fd}{04142}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_SRAM1MF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e12c800a38f8aaa331f9fc592c3c468}{04143}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_SRAM1MF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72968f4efb48af9d79b48b8d675cbb8b}{04144}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_SRAM2MF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4826d39ab0cd6271c76838346f5955}{04145}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_SRAM2MF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a6cc875d9c16aba2052b38f9165ec58}{04146}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_PKAMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7939299361346152617b96d5484ac071}{04147}}\ \textcolor{preprocessor}{\#define\ TZIC\_MISR1\_PKAMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04149}04149\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ TZIC\_IFCR0\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8549e8a831fe5a6c509b375dbf106de}{04150}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_TZICCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZIC\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf58205c2f0816110b6939d33fe4c432}{04151}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_TZICCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZIC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga939919e2621dae45ec0b92ecd11d68f9}{04152}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_TZSCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZSC\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26c3cbc38cb7e4ce891c2f037b598be2}{04153}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_TZSCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_TZSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7ca29540924f5e62e517f1b4f1ae1ed}{04154}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_AESCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f6e4dd500518ccd1de9e47d69548231}{04155}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_AESCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_AES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04156}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad57221b0db43aa822abd8e735fe01cc9}{04156}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_RNGCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a6e082546e3d151c30f390d090f741b}{04157}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_RNGCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_RNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47831098bc6e9f82edec4532e3feaf66}{04158}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_SUBGHZSPICF\_Pos\ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68a21c3df4ac3d9886add865bc0e0532}{04159}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_SUBGHZSPICF\_Msk\ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SUBGHZSPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4546fd6d35ba0a61259f581ab57d93f6}{04160}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_PWRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PWR\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66669cbdda5ff0ad172a29257f21ad81}{04161}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_PWRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PWR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41ff6b46963ae6cb6f8b0db8f2b3a13e}{04162}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_FLASHIFCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASHIF\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2f7a22b7f5c6617f8f50058b91fed4b}{04163}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_FLASHIFCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASHIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2229caf076af6abe615c32b9056cb9f9}{04164}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_DMA1CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeeca32c107e8c82d53d4a3c13e1dab09}{04165}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_DMA1CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf42982a273dce3cc312f23880e4dff00}{04166}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_DMA2CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04167}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25e6a27010e565644003212ed0da3db}{04167}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_DMA2CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadaec7734547308cc6c090d53571d52f5}{04168}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_DMAMUXCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMAMUX\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d74fb37f704aa4510570f03a35e854c}{04169}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_DMAMUXCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_DMAMUX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab172d69b80ab0ad4d8b521c6bec65b4f}{04170}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_FLASHCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASH\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2516e03b0632a92554cf3ba28b400eec}{04171}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_FLASHCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_FLASH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04172}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99d1b735ee62cb785dce261be40ca0d1}{04172}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_SRAM1CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eb06e9b6f1f82954660467bf73887f1}{04173}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_SRAM1CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga742a9df8ca6a8c9805d3ff2c1055d28b}{04174}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_SRAM2CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92dd0cbcdc7804d68d3d2c8b5a7a5fe}{04175}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_SRAM2CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_SRAM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga591ae1e68b16fae0a058a5a932af2ae6}{04176}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_PKACF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04177}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0884d867a602597c41fb68052d03ef3}{04177}}\ \textcolor{preprocessor}{\#define\ TZIC\_ICR1\_PKACF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GTZC\_CFGR1\_PKA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04179}04179\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04180}04180\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04181}04181\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04182}04182\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04183}04183\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04184}04184\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ACR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{04185}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{04186}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef5e44cbb084160a6004ca9951ec7318}{04187}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6560c1d58df18c8740d70591bf7bc1ad}{04188}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04189}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85155f5d3f34ebe83989513793498c72}{04189}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf1b922e6400999bfabcde78d1c6f59b}{04190}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga727504c465ce30a499631159bc419179}{04191}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04192}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga082e7e91fffee86db39676396d01a8e0}{04192}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04193}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2045375967b3774ee2a00f3f3de10ad}{04193}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b43999203bce2ccdea6eba1f9925b9}{04194}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51d8b1dd2c46942d377c579a38dce711}{04195}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04196}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga168563c4043c04251fc1524f6780a18e}{04196}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04197}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4d8386ca0c38a2a5546714a068e63d5}{04197}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04198}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a9a5cc3aa05dc62264addab1008c896}{04198}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a8676f7e028638743d0097921be11e5}{04199}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04200}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga009d7ec202f2ec4e6322d6051731dcea}{04200}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICRST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga923ff88475799eea9285f77f5383ced5}{04201}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab97b6c3668fe60543b9d5a4f14e18f06}{04202}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab292276bf617270acde9e91828cbaede}{04203}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCRST\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac53d7c85551a9829014d6027d67ce6c7}{04204}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23ae731b0c9128fb7795d0c197882da}{04205}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee932b007fc8abf958cde144b9341f12}{04206}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PES\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8afd718190da19666b607ba06c116556}{04207}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bd3cded8b30577fcbb09119d5bd3ba5}{04208}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_EMPTY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04209}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50a9fdc0c90075b0322067e5430bdde0}{04209}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_EMPTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_EMPTY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ef510aed5b3fa267d41e8a07540bb7c}{04210}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_EMPTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04212}04212\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ACR2\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0e54c32f6838da8d0a3dccce76d6285}{04213}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_PRIVMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0c9cbad45c21cec04e189eacaff4e0d}{04214}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_PRIVMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR2\_PRIVMODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6933327cc2d59e1e5e601e2ddaedb9bf}{04215}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_PRIVMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR2\_PRIVMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c98d0bbd4ecb2fc70825f52940517c3}{04216}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_HDPADIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad6af6cee713670fbde69a048a4adc3d}{04217}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_HDPADIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR2\_HDPADIS\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3672bb973bd5d6a17f34fa6552a26cea}{04218}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_HDPADIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR2\_HDPADIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98085e9cdd57946b91e8779b2aa70324}{04219}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_C2SWDBGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44104eabc0033fd10a317037a5b14a30}{04220}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_C2SWDBGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR2\_C2SWDBGEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae82c0ed6ecd3c310cf225614bc62b42d}{04221}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR2\_C2SWDBGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR2\_C2SWDBGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04223}04223\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_SR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2013e875c4c210b820e502feea6c9fb1}{04224}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga386f68b5d2c3622b29811577932360ed}{04225}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_EOP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1301c6b487cfefa247c54a576a0c12b}{04226}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66326a667d2cae284b5cfcc54074c286}{04227}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dc6b83794dbfe429f2f2e78f3806962}{04228}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPERR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga572ae889294e816eb130362cdb6193b2}{04229}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68991e09c74ca049836a7a082941b46d}{04230}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{04231}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PROGERR\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94268613a9ded4f23d2f2ddfdcd64e52}{04232}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PROGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace591108151f52fd0f18273c00403b80}{04233}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65a2ec1cfe4fece014bacf2c1332e659}{04234}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_WRPERR\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf6f52f59b01530928d747cf32bd4d01}{04235}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{04236}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433ad5d791f6ffcb202165a0131d00de}{04237}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGAERR\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98c2458e114e7f419f3222673878ce0}{04238}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc7a92c0d6e0133bf9225a7c57464ff5}{04239}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db57d912111108537a3eaf9eb758ae7}{04240}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_SIZERR\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16d3e511fc0a438812ae9bb44e93e387}{04241}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_SIZERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa714dc154587b83701170e6795646f36}{04242}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf315476e1c4d69765908a72e0d1946be}{04243}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGSERR\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04244}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d76ad3629a288bee0136b8b34f274f4}{04244}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4db50373d858ad6e39867358ad433133}{04245}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83861ee6528a0e3a397b2f9e096fab29}{04246}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_MISERR\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb8f37b970a127db71bb4409ff276629}{04247}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_MISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169b636b4513c45bc86f1b5b6062cdf2}{04248}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{04249}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_FASTERR\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84c0ca5e45806c2b63b22b9d94f589b3}{04250}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_FASTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cbffad6cd3faabee229c4d8389e1604}{04251}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTNV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bbd9dbc7cdb40d2c0162fe8c98bcdd0}{04252}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTNV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPTNV\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38283ae8e7ef1ad5c3bcf5678ea62b1}{04253}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTNV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPTNV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f9df04f2a8711d3a14d2ce54c732a7}{04254}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{04255}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_RDERR\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaee278396daaec501ff5a98bb68bd01}{04256}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6021a832133d2e3a66409e463eeed484}{04257}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae279970931fdbe11b18608b0a58c83e7}{04258}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPTVERR\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c4f055b363ae642d291d73a68eb787d}{04259}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPTVERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fff488dcd0ba14694a05d8c061441e0}{04260}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3564806c8fbd6e0b6ddde539c3e37045}{04261}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{04262}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7df59c2bd3f5d68decf1fbb88d2a65d}{04263}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_CFGBSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga959c32ff4116216757e93ea2760466ad}{04264}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_CFGBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_CFGBSY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0affdd373e88f8af29b7a004c0224d1}{04265}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_CFGBSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_CFGBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2abb2585531b9945a7e37dcaffaecf}{04266}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PESD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga628411ebe0394829d2dbd2ce96c708ed}{04267}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PESD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PESD\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa40ac2d227412ce94e70af84422bed46}{04268}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PESD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PESD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04270}04270\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_CR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{04271}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{04272}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47754b39bd7a7c79c251d6376f97f661}{04273}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae43572c697cddd88e48b945828c526}{04274}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04275}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ebb9718882d5ced359b67417421da6b}{04275}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04276}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad845355ade49d56cf70ad0ff09595a23}{04276}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{04277}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1b8b67a6173c11f950347f09e63888}{04278}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a287aa5a625125301306a02fb69c53a}{04279}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7104fdc5d81ed68d2f4d80b2217a12}{04280}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1f55759d1dd1b685b59a59662aa4e47}{04281}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_CR\_PNB\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ffeae3a2b74fe82a637d22b904c193}{04282}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7925df36a4d15838d8cb457f671e7532}{04283}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ce773f84ec7782c408a8d9cef09f496}{04284}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_STRT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4dd28134f93f52b1d4ec5b36a99864}{04285}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfcf0f47c9aadf67131a0b7bffbff64a}{04286}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81b32caccb440e31387c7c668d4cffa7}{04287}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTSTRT\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18a9eedbfec08065066d34e0124fb20}{04288}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefa6dc4fdedf7e85eb99e8d32ecd0104}{04289}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{04290}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_FSTPG\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga612c895365dc78ab2b7d17584f435e9d}{04291}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_FSTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e162a7fa45cb85ba0df0942a2519478}{04292}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{04293}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_EOPIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e69856f654ec430a42791a34799db0}{04294}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab075c4eeff509cfe0f34040c29edfb05}{04295}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f1e535996ab89de1ca07a32a11e526}{04296}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_ERRIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga930897cecdaa9dbef8c640b84acbd8c2}{04297}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4f2684cfc9c4407e626767bf0434aa}{04298}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04299}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd3a080e6c25fb66b1521928a00c855}{04299}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_RDERRIE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3f54ae022dd6410180073c659c7807d}{04300}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_RDERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8231d4e01a380967de158db5eccbcb2c}{04301}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8d932ff27f0cdc1a36e8af25d369081}{04302}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OBL\_LAUNCH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae39d20c1cf47080881d5c054146e8863}{04303}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OBL\_LAUNCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga286cfb7f2be2593c768e7dfd50b0c965}{04304}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ffe81601a398cefe6f047f772a512a}{04305}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTLOCK\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d6b8d395266a214a18813f7d30ce56}{04306}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74509adc6db3db66803966b25423cae}{04307}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7954a2bc4dd25495e8c164454817a966}{04308}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_LOCK\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab25f1fa4127fa015361b61a6f3180784}{04309}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04311}04311\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ECCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga406f0ce6e1caa80033a43c659338d69f}{04312}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga608d6fad4d124cc2a92253ca121fa97f}{04313}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFFFUL\ <<\ FLASH\_ECCR\_ADDR\_ECC\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f22f7b7af3b8723095a60666ba536e1}{04314}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ADDR\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae97ce8ba189c1731611f7fe6ded4c422}{04315}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ee260455ce39ba4b855df6aa84f038c}{04316}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_SYSF\_ECC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2d811d62f6d66af5d70f2005581e212}{04317}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_SYSF\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f5d8ded8f1cfb89a4c023e516479b0}{04318}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb50b1423709eb924843459dc52e074}{04319}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCCIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc3ca02254723dd6add8656926983adc}{04320}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga755b4dfbfeea7a6da62420deb62b7fbe}{04321}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_CPUID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd3d1280b01917be3e192594cae9e8e}{04322}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_CPUID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_ECCR\_CPUID\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42b2c0b7f48690a0d42d1f6038eaad20}{04323}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_CPUID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_CPUID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada8c599defb92b97d3b22ad4d92d7dde}{04324}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905bed05e9ada2f968a4abc5a1f308f3}{04325}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCC\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40cab0c6a65c9922df7b4f62d844dfd8}{04326}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8aef3ce67e593729a6d587d8ac71bacd}{04327}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cbad1648ebc2138c85d3e4e3870f772}{04328}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCD\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75cd3feaaefc97caa91a79019ee68aaf}{04329}}\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04331}04331\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_OPTR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a8c118a435dad9d517da9f3f2f43b6}{04332}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaef7a914d7c984b49f310256f2917208}{04333}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OPTR\_RDP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83c63f5377cbfd3947a49a86a4590534}{04334}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37a8802b6e6c023338b55e4321294e34}{04335}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_ESE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3d19fef404956cf9d18233e0bf8940c}{04336}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_ESE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_ESE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga766b80fd247e587bfbce35ca86133bbf}{04337}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_ESE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_ESE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdd84a314467e93f9127d8011ff7109}{04338}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1bf0815f5a0ac875792a80d00d6b728}{04339}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a47af57fca3d6e4ec02ce1501c51860}{04340}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_BOR\_LEV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d4565fab0d7bc0d0d716f5cca2c74e5}{04341}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga363dcbb44b36b39793ffca4b853c7ab4}{04342}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf7343e5c2156b55af67e2f289583b5}{04343}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89ee79551163b624fef36ade9d54a3ca}{04344}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a661846fb85a87a54375078047f2330}{04345}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fe1d7d6e7eff66678a365e41d8bfa0a}{04346}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb42e1f235b48117e0097d794a810fa9}{04347}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab35c9de7bd3fdf80e8d19962b2636e87}{04348}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STDBY\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04349}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcdd563c7e71e0783c4ebd4a1d55187f}{04349}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21c165b3fa0ada3c7d48fc73ac48b74d}{04350}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f4b3af56ffe8d024b6fe158d0611e9}{04351}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_SHDW\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75d9c8c7eb8902f8b4c021da0b7ccccb}{04352}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_SHDW\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a82d7e1eaeb73157f1ee5803a866d1}{04353}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e00145c01a860a10b533c5509807696}{04354}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_SW\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c393c989958d4839a5085f93e9611dd}{04355}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85b7a5ee28f5eafe67b1df6869567be}{04356}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac608586327b23f907d92637d3a3b5b77}{04357}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04358}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b7e18ae68b0e19a4ebb84c208e5ef18}{04358}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f692bec37d8d549bd393d54eadf24b9}{04359}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c8c82333fc841a4b2d57c520e25c343}{04360}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STDBY\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05f51efadbac7ced5adc340325575386}{04361}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b10b1ae37f247aa3c49249c7752a45}{04362}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{04363}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_WWDG\_SW\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6293710a5145793a40d4ad7cd6071141}{04364}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_WWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga919fa31243267560270308e233a73ca5}{04365}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258f688bad4199c6aa053c9c4ad1bb43}{04366}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT1\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf943c30e99bf56e7949aecd3c9771d2}{04367}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2e1fbe88ddef81839a4951e705d8955}{04368}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM2\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a3afd40f028cc88b5bcd0a5e392882f}{04369}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM2\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_SRAM2\_PE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04370}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ce9e3e53450799d3e6dfd0af13755a}{04370}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM2\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_SRAM2\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e07193b64b81f42bcab37755d42ad0d}{04371}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f0f35d6f22e43d32649e9abbbb7f513}{04372}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_SRAM\_RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8271638892831031597535ac6cc66b9}{04373}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_SRAM\_RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a7c1a53ad1a092d6cfc6033903274d}{04374}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa34319f81d3b826640c71194ee3a8443}{04375}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nSWBOOT0\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629db36db96d94a33f3062e1d89391f8}{04376}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nSWBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c13291f5cf1e36535f1a8cf9b766d87}{04377}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf72274975956b76344041eec180b81a7}{04378}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT0\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa82520452ad7060939806e9f962891d8}{04379}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga119e7850f4885d4b995b56eac7d3720c}{04380}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOOT\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf12cfb5f45f3663e111321a5eaee0aa0}{04381}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOOT\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_BOOT\_LOCK\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26be47aeaf235b145214a0a6e135eec3}{04382}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOOT\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_BOOT\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga467d38627b256de96ab006ba2dbcee5b}{04383}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_C2BOOT\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70acedf8a2fe6091ad1df4c3b3815976}{04384}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_C2BOOT\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_C2BOOT\_LOCK\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0454dab96a9062a66c7a054a8f493376}{04385}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_C2BOOT\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_C2BOOT\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04387}04387\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1ASR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc3e097bad891747fff4073d79b165c3}{04388}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ASR\_PCROP1A\_STRT\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga400d5e3996f96311ac9d8f792d3086d6}{04389}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ASR\_PCROP1A\_STRT\_Msk\ \ \ \ (0xFFUL\ <<\ FLASH\_PCROP1ASR\_PCROP1A\_STRT\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga724adb6865e8bbed0ef8b1b70d0442a4}{04390}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ASR\_PCROP1A\_STRT\ \ \ \ \ \ \ \ FLASH\_PCROP1ASR\_PCROP1A\_STRT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04392}04392\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1AER\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf955609c26b3de30142b108358a7129f}{04393}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1AER\_PCROP1A\_END\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga772ff05b490490a81dd40080e967785c}{04394}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1AER\_PCROP1A\_END\_Msk\ \ \ \ \ (0xFFUL\ <<\ FLASH\_PCROP1AER\_PCROP1A\_END\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00324329099b045e4f1b7b98a65a9417}{04395}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1AER\_PCROP1A\_END\ \ \ \ \ \ \ \ \ FLASH\_PCROP1AER\_PCROP1A\_END\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a95693fafac6c6ea30110a44030d051}{04396}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1AER\_PCROP\_RDP\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8c88972b29c06ef9ab1797c5137287}{04397}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1AER\_PCROP\_RDP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_PCROP1AER\_PCROP\_RDP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4b75cb8ce558e14f5a5624639258f04}{04398}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1AER\_PCROP\_RDP\ \ \ \ \ \ \ \ \ \ \ FLASH\_PCROP1AER\_PCROP\_RDP\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04400}04400\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP1AR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf53fdf833646877da9d332249ed49da4}{04401}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1be90ea8d520502e62641dd0e834f096}{04402}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a291b58da1227fe829bece94e7fde5c}{04403}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadef6e7d7459fa195b76937f43c455cca}{04404}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a22ddd46eea1f85710528d5eb33bb4}{04405}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_END\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db176c75c7b7e274c9a50082fd87c42}{04406}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_END\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04408}04408\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP1BR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1067c3f08c22639e884e3bf634f29ec9}{04409}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576b462c86a539f578618f35b1c372ee}{04410}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa12398bf262d8bdb94c0d9e024f749c0}{04411}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dc8de976331655347b49159f9c46ec7}{04412}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{04413}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_END\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e134571f5ceef7888d88a7ee950df9e}{04414}}\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_END\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04416}04416\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1BSR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d8708df34b0c6b170ed49c370470f2d}{04417}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1BSR\_PCROP1B\_STRT\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ab3546ffc6328423cd41d9cd35b6485}{04418}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1BSR\_PCROP1B\_STRT\_Msk\ \ \ \ (0xFFUL\ <<\ FLASH\_PCROP1BSR\_PCROP1B\_STRT\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1c0db4eb7fba80bcf04115fc81495f}{04419}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1BSR\_PCROP1B\_STRT\ \ \ \ \ \ \ \ FLASH\_PCROP1BSR\_PCROP1B\_STRT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04421}04421\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1BER\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac460832ecef872658dcfc3b964663c62}{04422}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1BER\_PCROP1B\_END\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef1f5a6a35a5c55e4e3bc4b3cd9f5580}{04423}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1BER\_PCROP1B\_END\_Msk\ \ \ \ \ (0xFFUL\ <<\ FLASH\_PCROP1BER\_PCROP1B\_END\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga966f84fdfb228bd797419664a89fd9fd}{04424}}\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1BER\_PCROP1B\_END\ \ \ \ \ \ \ \ \ FLASH\_PCROP1BER\_PCROP1B\_END\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04426}04426\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_IPCCBR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39294cfd5baae28f9f852d1b1ca62330}{04427}}\ \textcolor{preprocessor}{\#define\ FLASH\_IPCCBR\_IPCCDBA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19941abe3d017263c512916a6edd823c}{04428}}\ \textcolor{preprocessor}{\#define\ FLASH\_IPCCBR\_IPCCDBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3FFFUL\ <<\ FLASH\_IPCCBR\_IPCCDBA\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c27d029b2f94bad13775ac253c65af2}{04429}}\ \textcolor{preprocessor}{\#define\ FLASH\_IPCCBR\_IPCCDBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_IPCCBR\_IPCCDBA\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04431}04431\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_C2ACR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375f15c7fa3f15c3369e3d777069457f}{04432}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_PRFTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdea3e40670f7158cd12bb7a9b73582c}{04433}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2ACR\_PRFTEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga938137d359b94952c40b09373d1ac470}{04434}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_PRFTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393306f200f2b5ccf4fcaec4a6578bd2}{04435}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_ICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3bf6478161c7689616062504fead719}{04436}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2ACR\_ICEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeadfcc32aa6f25e869d5c4350f85d094}{04437}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_ICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940fc6678dd2b50d0534317189a25cf5}{04438}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_ICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51dddf6259297f7b5a86db8c2d07abe8}{04439}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2ACR\_ICRST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9956c9500943f8865130cae61ea3dde}{04440}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_ICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbad1c81b4b92d9798f808f1b07cea2e}{04441}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_PES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1218bb544e8483a3d70ed3fe41b7b7c0}{04442}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_PES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2ACR\_PES\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4eb42863f567e98d4451d0f9a50c417f}{04443}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2ACR\_PES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2ACR\_PES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04445}04445\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_C2SR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9215aac480f1e296a5972821793d3ae2}{04446}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647ade226448240afe2b5b445c7338df}{04447}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_EOP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf3417e7c93e7cd6359a96d95507ceda}{04448}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga230f2a2ab97b11e6029707359b12f07d}{04449}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_OPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga416424da669c25cfe6f70667ac943026}{04450}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_OPERR\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0fba050ea869f53559b6563ccf71d4}{04451}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_OPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab259b84dddf6ac5be0de95417092adf6}{04452}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PROGERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada0dcb8e06fab6da6f1644160026002e}{04453}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PROGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_PROGERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29c46dd81ee27d0b19f8f93c1e943576}{04454}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PROGERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_PROGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1941178dd82b3c74b5c6b7b9b3942218}{04455}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_WRPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72df893202fb1885c317d0ba14a02748}{04456}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_WRPERR\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f85a50310aa3b35db2e1441c2bcdf11}{04457}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27d547607df92554eedced6b6df553b}{04458}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PGAERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4785fb93a0db4959ff27b6a778361a91}{04459}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_PGAERR\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga368ff07af5a71f8e4e971b55a73a6cc7}{04460}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PGAERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfe32f851db5b0343f985a59c0aef08c}{04461}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_SIZERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26455fe69aece77eca7f51132016694a}{04462}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_SIZERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_SIZERR\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3486232886aa25bfdc3ffcc61d56ae1}{04463}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_SIZERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_SIZERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60519e434b89ed67a09106395dafa8e0}{04464}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PGSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496f6219fa000f7abd4917d4c61bc322}{04465}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_PGSERR\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6021ff7a9a1c67aa5e36e0473a3f2341}{04466}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PGSERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf9555b00c5ffcc53672ed7d726fb5c2}{04467}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_MISERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d9586000844c66dda7b01875d174b0}{04468}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_MISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_MISERR\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48c55b2e7048609e60799d8f0a5fb536}{04469}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_MISERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_MISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a5c2ed1faf4a06fc2b46089da281c8}{04470}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_FASTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac8994a1b1f861f7ea45e7dc2dea6a56}{04471}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_FASTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_FASTERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4a28c611e9526798fd32833cfc2535f}{04472}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_FASTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_FASTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1981af96ed4eb021ee96bdbe8e2a7e}{04473}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_RDERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababa1ce5357e637807f58afdf173ea65}{04474}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_RDERR\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa493906ac9743e0f3e50e463f99f5cdb}{04475}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5f1a45e995d545945b0b47d6dd9854}{04476}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4d91f83bf161b2d878f9241aad87851}{04477}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_BSY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40885087db71693f9407ebece5731e6d}{04478}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab48139cb8ae50f94d9fbd29ac4041545}{04479}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_CFGBSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f4217214ad11e8dce3aa8d70d2544a1}{04480}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_CFGBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_CFGBSY\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga729beef1e726f34af6b2fe41f2f3365e}{04481}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_CFGBSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_CFGBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4404470d3c59ce5d7e3308d64ab533b5}{04482}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PESD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f72e1d6be46d8905d0752fb4916509}{04483}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PESD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2SR\_PESD\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4725869f213f97fbaf72ff15acad9894}{04484}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2SR\_PESD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2SR\_PESD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04486}04486\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_C2CR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4400aadf7cbea4419babf81e0b1843}{04487}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe0fa17c7c681bcf394916d4977d25dd}{04488}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_PG\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga948734be579e9c00a63c46ffa4ea0fab}{04489}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56dd36f79a636bf6795f9799f1519e10}{04490}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab626ec6ae94327dd802f693d3d3d6547}{04491}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_PER\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7592cfffb67ba1f5bf08483c2767afb}{04492}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ca7205ed8bc3269768eb13569c69e62}{04493}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_MER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81fc30e426cb785dda74752b64c8bf78}{04494}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_MER\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04495}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7d64b133fa4916f8da2d6ce09372990}{04495}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_MER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae444f17cac2a96ea3b15508a73d27342}{04496}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PNB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a5826e05d30c75cc33f75d04be254ba}{04497}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_C2CR\_PNB\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826421c3f3593735cab157ca4fe75f08}{04498}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_PNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_PNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9265605c13ef52aedf62d7bd2301e3bd}{04499}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3086fc6fb13769b95fa463cc47ccc291}{04500}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_STRT\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59de1571bf917ad7e6c799d825f05d84}{04501}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4271b668c76d9e1d084b751650294e06}{04502}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_FSTPG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc26b132fd42e6c39b1ef421b7ef85df}{04503}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_FSTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_FSTPG\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04504}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95a1670ef20ae751e4187b8edab6034d}{04504}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_FSTPG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_FSTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04505}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d85497439e5fba33c423b5ba566f76}{04505}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100fd14863d6693e3ece68b4d9d7c5c7}{04506}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_EOPIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de7f4979cb4ea0037d5ad660ba09623}{04507}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f2eb975be5799b3eb2b3a37b705950}{04508}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4482ed99374d8c84ba5bee6bfba96d8f}{04509}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_ERRIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68c5fc875c77317e56052a1707b3cb46}{04510}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e2ad815afe036aa10699583393b47b4}{04511}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_RDERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a29f860c6ec084b1b5d0cbd14bb48a3}{04512}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_RDERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_C2CR\_RDERRIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga983217bc30940623bef2380b1b00c9ab}{04513}}\ \textcolor{preprocessor}{\#define\ FLASH\_C2CR\_RDERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_C2CR\_RDERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04515}04515\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_SFR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03a30a94ce9fdf1067b6c9a3079161f7}{04516}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_SFSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39b07d108092aeaffd8e462672705622}{04517}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_SFSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_SFR\_SFSA\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga479ebaa776ac58101c4a928410e374c6}{04518}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_SFSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SFR\_SFSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Secure\ flash\ start\ address\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe1a83e7b51888829ca18ca6da3add37}{04519}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_FSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31fd2268fa9c7312f5cc7089bd24e57f}{04520}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_FSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SFR\_FSD\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38418ed70e5f950bcafb2a84f5ef1aef}{04521}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_FSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SFR\_FSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Flash\ mode\ secure\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga959eb5386f5d7f2ac33450fceb09757c}{04522}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_DDS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7d1abd076c5345ae79dc6026522e25}{04523}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SFR\_DDS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae87262d845058dc8b0efe7526267e7dc}{04524}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_DDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SFR\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enabling\ and\ disabling\ CPU2\ Debug\ access\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6b2a4f16d0cbae3488a7b53a22e09b1}{04525}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_HDPSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13ce774df6b0e40cc4d5c4d2fc060f3d}{04526}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_HDPSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_SFR\_HDPSA\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c8146c41fc1844dee858e97b8e26fbe}{04527}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_HDPSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SFR\_HDPSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74897afc1de958971d1c14ee0bf606ab}{04528}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_HDPAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf03de075234ff2354984a7a402b1f752}{04529}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_HDPAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SFR\_HDPAD\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec7b8677acd0e420a34bcf0de908576}{04530}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_HDPAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SFR\_HDPAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ User\ Flash\ Hide\ Protection\ Area\ disabled\ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8b612fac106cec05856b225c017977}{04531}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_SUBGHZSPISD\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb9fe435d7c1e67e2a015ba4dd24672f}{04532}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_SUBGHZSPISD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SFR\_SUBGHZSPISD\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacc4ebac62638040820ff917a4649a38}{04533}}\ \textcolor{preprocessor}{\#define\ FLASH\_SFR\_SUBGHZSPISD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SFR\_SUBGHZSPISD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Sub-\/GHz\ radio\ SPI\ security\ disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04534}04534\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04535}04535\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_SRRVR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04536}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8dea5084453795acee32ddb3226c8d5}{04536}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SBRV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad2f6ed423301743cc9d81bd07efa4b5}{04537}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SBRV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FLASH\_SRRVR\_SBRV\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b5decc41de55881ee3b95dc3b1c9af1}{04538}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SBRV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SRRVR\_SBRV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SCPU2\ boot\ reset\ vector\ memory\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04539}04539\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5772e432a0110414d77efcaee46bd5c}{04540}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SBRSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad972f835a648b0196d568137f35def99}{04541}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SBRSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_SRRVR\_SBRSA\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0cd43d86a37cd65475e73652da42bc8}{04542}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SBRSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SRRVR\_SBRSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Secure\ backup\ SRAM2\ start\ address\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9df6725b7c23bc24d5c9d075e699ebc3}{04543}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_BRSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04544}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161d70f4e58a74cb4f33636c35f51884}{04544}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_BRSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SRRVR\_BRSD\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46e51e6884d02c231920ecc5ecd485ab}{04545}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_BRSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SRRVR\_BRSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Backup\ SRAM2\ secure\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04546}04546\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bec562180900670ff1f6773175d55b6}{04547}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SNBRSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee267248b4d91099784e53b7b352efe6}{04548}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SNBRSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_SRRVR\_SNBRSA\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04549}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98d5ed7dc875f7da36016174d3fcd1f6}{04549}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_SNBRSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SRRVR\_SNBRSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Secure\ non-\/backup\ SRAM1\ start\ address\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57405687a4776c1f2a8b2a70e452a02d}{04550}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_NBRSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5361197ee217b65b0e59cea714b2995b}{04551}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_NBRSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SRRVR\_NBRSD\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036f3c0a80674998758df84262a6b8a3}{04552}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_NBRSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SRRVR\_NBRSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Non-\/backup\ SRAM1\ secure\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e34937cb2105214437604ed6753098}{04553}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_C2OPT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576748c0ad15f17d807c1599c7192bfa}{04554}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_C2OPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SRRVR\_C2OPT\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04555}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9132d0854093f6d43ceb1832066b3a76}{04555}}\ \textcolor{preprocessor}{\#define\ FLASH\_SRRVR\_C2OPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SRRVR\_C2OPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ SCPU2\ boot\ reset\ vector\ memory\ selection\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04556}04556\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04557}04557\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04558}04558\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04559}04559\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ General\ Purpose\ I/O\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04560}04560\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04561}04561\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04562}04562\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_MODER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04563}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{04563}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04564}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{04564}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad45500839e6f801c64ee9474e4da33}{04565}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac21859652224406f970f4c99d5198d16}{04566}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7a47a04b8e25a1de3250bd4921eeddc}{04567}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd114563c35dd9bc117884af80acda8}{04568}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d7601c96266dc29ab8d67804154b3f}{04569}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76d7c80c5afbf9bf5aada55d91d59ecb}{04570}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdd2690fbea56b2d7dd8af222370cc95}{04571}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a240f6f0b335fe9595019531b4607b9}{04572}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6405d97990f322ac711f5d50d69c41f}{04573}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a188e7809bffb5a963302debcc602bf}{04574}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90970df916fe323664322ecbe516993d}{04575}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66a90c798fa54047f30b83f3eec1821b}{04576}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04577}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae88847b33d3c78142f99e5d1753451e}{04577}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04578}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3d6572d265c72f92e2005c141202422}{04578}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{04579}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9062e2f2d10271c05e5f963be522db96}{04580}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{04581}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99db34fd563915c2fc4eb16ef2505c98}{04582}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14bbd003834724332b11c3a33eba1a6}{04583}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9b416b464e6bcd73aa11bf0ef734b47}{04584}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11faa17747d422f5d88ced879e09bb6}{04585}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2336f60fe03642339cbfd4e994812875}{04586}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae946375c36dfb3b3669864ee62002e62}{04587}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{04588}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ecdacbc580acb1d0045366bab0605a3}{04589}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b40ba8ed0964516f512bb55a7783425}{04590}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04591}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{04591}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85fd33570c7059e94708cb99a1d88e55}{04592}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1605f3cdb581e59663fd9fb0bab17d74}{04593}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga923f7562b497aa9e864872e6314aec8b}{04594}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad09b263a1b49cc5db86e5e6fe5d0d59c}{04595}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{04596}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04597}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{04597}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7bb459725ad9a92adb58341f64c5db}{04598}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395417bce21078a26c0930132c9853ee}{04599}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff70c209574ca7023aa0a853a341e2b}{04600}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04601}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac77ebcfb844a2b8893641ee9de058178}{04601}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f64e364157865520082d72aa98ab0ee}{04602}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962ec8cd96b449ed7cc142b491db4e0c}{04603}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7b281c031a88069e827a6ac710e0c5}{04604}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d7027e90da284883872b827f78fbc26}{04605}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac1715680209944bc7593cedf31f491b}{04606}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3197ca6a90d936e5a564d377bd4126fd}{04607}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{04608}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acba3f02fb730df350c2d938792fd74}{04609}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf81e4a6121d0fe0ee5bc3fbe0f245572}{04610}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga659899030e816750c2e4ecbf4250cc91}{04611}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a408c473d172282468a1fccad482bb}{04612}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga034f78f504f81a1ed9a3d457792f4197}{04613}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc0dafc52e2eb8562733153c8658e8f4}{04614}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04615}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10461308203bd8e510c3205e6a499c20}{04615}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04616}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa2a41e913180598b59b20ffafc4a47}{04616}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad59d8ec1da352c55b9cb65b751f193e1}{04617}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3c361d8935e5c043775a1dbf77b4530}{04618}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{04619}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4d968b108aa28b20cd40a7746004d2c}{04620}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb4ecb54a0dc7f304007367e112725d}{04621}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a7b954225f0a664d602cba0ed1e03d4}{04622}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8967fa759f57e187e4b87b9723a12e05}{04623}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bab0d5ff031fcff49dedb0c36073008}{04624}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04625}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac09cecc889ead7bc7a079d4889da0578}{04625}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{04626}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{04627}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4895814d5aa1829b1abfbd2d4df8b66}{04628}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02c48c21d983bab6115b056239d84217}{04629}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf38e8e70d58b97d462d45e6e116115be}{04630}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga575519f151a9dda7c8e24d7c9e625b0f}{04631}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad93a355f773bc67b68b0a665c5a15136}{04632}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab23c1a3d555305265fe00c4a2f25d705}{04633}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{04634}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e67512a90147ccad6991e5b16821811}{04635}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa664199b48953065ec3b16e7de90d9b}{04636}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e8638837bc4e6d69cd7635296a51730}{04637}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040b83bff88d237d447bfe658913f2e7}{04638}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbdbb728d5db2fb68bbedd6e4374827b}{04639}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8027405e42e74b5065861c067e0b9f77}{04640}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace9ec013afbf2e01286ca61726e92332}{04641}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{04642}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04644}04644\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OTYPER\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d59a7c3218b146d61516cabb81588d1}{04645}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dbf22f662367e7f4033c6ef85f69162}{04646}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2aebd85688999595239036bd63eac4a3}{04647}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga592defc7541ea5c2463d0a5c9566a337}{04648}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04649}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d6d2752a99a69a1ed6fde751477f65e}{04649}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c2e6db60417e319c9a8de701ab4d93d}{04650}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04651}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{04651}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{04652}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5478c1782217eec4b8d09fcc930a55c1}{04653}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad678ac2b9b55a718f1e81237ee4a5b30}{04654}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac467eaf271fc0abc674a0f1657b754b9}{04655}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52cbd557435c2173e390b534cc6a893b}{04656}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9104ccbb9f57282217df7a4af2fa149}{04657}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab826bfea8ea3e5500900e31d24603a3f}{04658}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedd72ae7a6ef61cb01d7b31e7ac3f02f}{04659}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffcd8be7000a751ac97b432e6f8febcd}{04660}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{04661}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfa602db904a1c4ac0bfe2f57e044f03}{04662}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5673f4acd1ca97723538455ce2ad8fa5}{04663}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04845f8e00f58279129c9d7cbc40340}{04664}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04665}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga872f2008be45e90a2663c31f5e3858ee}{04665}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5567f31bc7165b0a55e42a392306faf5}{04666}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c4371991d169bbce9043ef03eebc3e7}{04667}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac22a8999bf349459af4bd58fe319d03}{04668}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2df4811f95aae5d25c63d1e6645914e4}{04669}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88986ea0ef6829d98ea063355ed574bd}{04670}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04671}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b89d7c4cc8986895b4e4cbc8455f912}{04671}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04672}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a517c02253d8081d006ba12b939ddb7}{04672}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04673}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23374263ed146dfa55de5e09a9984520}{04673}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae53d4f666ee3410123ab941ee29fc886}{04674}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae2d866e0737d3b40919d877a321dbe}{04675}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga108993b457894e46ee48421cf847d6b6}{04676}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04677}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc9516ce236e7d3429066b16a7dfa9a}{04677}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72764b8f1eaca4407ddce7f3313d045d}{04678}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f833cf9e36cd48b282a838ee5d4d269}{04679}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d842d0b79b54cd990a819197a0ecc6f}{04680}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{04681}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04682}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac138e0a10703e6da87ff724a9e8314e6}{04682}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ab821f1edc7c879a34e51d85be89927}{04683}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25fc93b49714517d14b95c51496f4dde}{04684}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc65a535136ed14fbaba9d5557d766a9}{04685}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04686}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84f78f6726211e6183ec7fcd3a40d2a8}{04686}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed656d73e74d6e4dc451d61cdd4529f9}{04687}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a50883c2c1f5f71ffed16b182b4690}{04688}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1323319e1db0678046b6f77c45bfee8b}{04689}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{04690}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe5d4eaffe4617f72cc460127fc20cf5}{04691}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c309a7ab680e01fcb7d001ea0a98c70}{04692}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04693}04693\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04694}04694\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OSPEEDR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga129f816361ac723f130c2757ab606de2}{04695}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab411afa3d01185fcac7de1834855b03b}{04696}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d567c6d24df0adb6402498fd5eb582}{04697}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae999b23bc1e7f750599e3919db67bba7}{04698}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{04699}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253e839d2f456baf264cc3639876b25}{04700}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga788188c5bf4669f2b316aa0c6b723e9e}{04701}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8996628496af3a04fb060e7be6b4af6}{04702}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08097ab565c4771df00762e15e93642c}{04703}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{04704}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{04705}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a287b69df598692ea5425ac903ee934}{04706}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00c3e1150ff05598e93fdee8dd68936e}{04707}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e96818c186656af3af439dcfa16528b}{04708}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2548db9b2371c3502f92f75566344141}{04709}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b5205a128da01cee0bf8911e6deeba3}{04710}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1932d5de59094f3b77d1c38c3363e022}{04711}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70a77f985b46c258894f35dd089b0d20}{04712}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2d54448afbd578a80e745bf88141f15}{04713}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7445a434c85d73f0343f07e4b1abd2e}{04714}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8965c0a99fbe9052bf008a4da714b84b}{04715}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91182962d406df7459584b8cb9646e9e}{04716}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44b7462b3a8eac83a6190a9d4ed94733}{04717}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{04718}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1074b9afc9555d005eed1283990ee2e}{04719}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbca74e2ddaa85108e7326cd681c345}{04720}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fe5071dcf994ca5836756cd44c7df76}{04721}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04722}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39a76e505a04bac8df5b801bc759d9cf}{04722}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04723}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51db6938ff53112b1546ea2955c6bec8}{04723}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04724}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33507bcb6d4a5f11748cd0f81483e900}{04724}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2559ea5b8212d7799d95c5a67593826}{04725}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{04726}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga220c76017b851a0861252cdc19e5ad8e}{04727}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab28c483d24d4f8aefdf89578af2a66a5}{04728}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2d7d80ccb16466efc06dc08334539fe}{04729}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{04730}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab238b715009a8081e4299a04464f8fba}{04731}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada868726c50880ee3f5e3cf35bf7be07}{04732}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{04733}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55510fcf6f51a1badbd0507b0174ca82}{04734}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga752447edb6283f5ab3639ea160311702}{04735}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b220cadf1c6f35a7a5ee9141b353361}{04736}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48fc91b25c5e9b44cb2c5281e430b530}{04737}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9cc347eada649f592544fe46a60d61f}{04738}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga001e0393d3563dce9de7822581d99f74}{04739}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{04740}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf713561b3fe73574b8566e54dbb7da}{04741}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04742}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa18d29dd7797e82889241af2394d9bac}{04742}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04743}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3d503027ce61ba59f5362579c8c75}{04743}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{04744}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{04745}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa2187e9c9634216889077d878c85ae}{04746}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0d96748028e1d2c05fb5a12d6ec6148}{04747}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4af74162b730df90c198dd5375c93db}{04748}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac42c58e1c4f708bb1702b980d7335481}{04749}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab897b530b59c6f2f54305fb9db56fa9d}{04750}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc4df43b3ca66616ef75c75d828031f}{04751}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04752}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae71fee4a9fee0076207522f7b05d3e7b}{04752}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04753}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{04753}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04754}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad48d309936025096bfc6cb30fa37464c}{04754}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04755}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7326dbd78a260f065b3df743fbea3054}{04755}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga941e03858f17e677f54ee229faacdeaa}{04756}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91c0b6ceee5147b85871df78f1b7ae38}{04757}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{04758}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42e694529900596202d4cdd7ba188427}{04759}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8362c7b2a216297bbf58ea02b3df434d}{04760}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087816fdc310c1d74fa885b608c620c9}{04761}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec7c4b2c0464c31b94d819b458294bc}{04762}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27d214e42ae822601fe8469c5310337d}{04763}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2ce26af8af11b3592c5e70fddf24a1a}{04764}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542445998ee4d4e0a1ecc80f96415769}{04765}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fb875fe73210c3a4e1c269e030a357b}{04766}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27efa359dedf4559a0cae3b4ccbb866}{04767}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04768}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf32f167e31bfe8d231d99369cad3a932}{04768}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7a469a29270897c6a7f44e94fca1f2}{04769}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{04770}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c126130830699c993c2d790c31f5e6}{04771}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62066038e31f29b2d96a9c9756b47007}{04772}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4114c96c51d3cee45535ff5265b47b2}{04773}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{04774}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04776}04776\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_PUPDR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada27513a02562dc3e44c361eb96d8d60}{04777}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04778}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0be0e927e30b38360486e4d57854c20}{04778}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04779}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757af1d9f0ba5f4ed76320b6932e3741}{04779}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ecb6eae6b933d78446834bf320cc235}{04780}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04781}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d8177954b7806374d1cbba3bbbfe034}{04781}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04782}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dc73dd62120c9617e25ccbf4b038991}{04782}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac529eb9b34ed26a9fb436c230cbad882}{04783}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8da0bf95f1973c18a4a4b7c0aa3d1404}{04784}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6512d7fee2b400279ebd0843a5e481c}{04785}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb010cc75a60effd883969c35611f5c8}{04786}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga586d58e70155a838a7607fa1d209e367}{04787}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04788}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa71a5ea0b0b124a1af187ef2160b412a}{04788}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04789}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e8cc32256e605234ec8bfba9ebbe2d2}{04789}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga044bf572e114a7746127135a3f38caef}{04790}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06efd822240e0026cb83e661b88a9e3c}{04791}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16874909048265725250c4d8b3d1fe16}{04792}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04793}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{04793}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c6217b6d33bf54771323d7f55e6fa9c}{04794}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f885f83700f6710d75e8a23135e4449}{04795}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga713dc2ffd7e76239f05399299043538a}{04796}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04797}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffa6624f76681ba96183f8ea998da581}{04797}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04798}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f0de7c586465d6dfb0e50d1194271cf}{04798}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf02aa5885737e111d98770d67b858d8e}{04799}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04800}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa25af0133be08cc46bd64d19913f090c}{04800}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04801}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac699c89b1b15ad635a1a1109cbe2963e}{04801}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17c1aea5321b3308171bc9b813fccf02}{04802}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04803}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dca8d52990a63a4185d8185d3100222}{04803}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe54b8696e32251e874a821819d7c94d}{04804}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31e7a8da20fb184d4bca472726c98058}{04805}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{04806}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5cfdcc6b1779a517c19516429c6666b}{04807}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga841c8e128f84ac7451f431d24a222072}{04808}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa52d8b944af9bb59f52c2fd46559abdb}{04809}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{04810}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b5d490177e16ae30cd5264012feaa87}{04811}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3de6729553a81ba44a7d1b93378d9536}{04812}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04813}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268436f429d673b3b39ea443656997ad}{04813}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18557333a95ca1a26bcd1d7f9fe207be}{04814}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04815}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{04815}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb959dd401c4890303c5c7fd962bcc08}{04816}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{04817}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750db53344fb2cc3fb432ff0d7faa85c}{04818}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e71b61abf42a76033e458460793f940}{04819}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga430de706497b304d9821b50b3a51ac49}{04820}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{04821}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0e83ee550967747ec5a38f064031b3e}{04822}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae60c0e898107eed9a832cc445d00e8f8}{04823}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c7ece6fe1df8b61fd7f11f6751693a9}{04824}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04825}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b6a86ea34af6c236caa23893d34e6d2}{04825}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04826}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07fb1faf433996b633d49c8307ce9bb2}{04826}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04827}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{04827}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94f8b1bfa375b95aa586d4e657d810c1}{04828}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53f1c72b27ac3f18d6e8c7b366416ba6}{04829}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04830}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71dc18b0db03b06216a30e15bb08c81f}{04830}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga955fdb4da04d3702e3566d5068d9fd0a}{04831}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab55094695264b5c3342f623dec206815}{04832}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{04833}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85596aa60b034d0de6ecb98f94a8d036}{04834}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5acc6eda43958a03426815a0db4a494b}{04835}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04836}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{04836}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{04837}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{04838}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga834911368392a16ff6b7e051a7e7ae9c}{04839}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabac3dea5943de3917f93772936539e74}{04840}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{04841}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb87a27f5193bc33e7b553faa006086b}{04842}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadebe9101a2f2de81d563e9e982c186cd}{04843}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga746478979825dcad6323b002906581b9}{04844}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4f37903148418084e6059041ac2d3c8}{04845}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4dd950825a4c5bb9e89e44f4398f050}{04846}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04847}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4405ac26d78b02793fc695d410bd7b88}{04847}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{04848}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04849}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga398c010d45105e8e37b1995430a52a94}{04849}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04850}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2312d606bfcd3b62e9885d7d7b316b39}{04850}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f904affe99bf7a5045c1c3704d1146}{04851}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{04852}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{04853}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd5cdc50a6f6ee671aa1ac39c9048241}{04854}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{04855}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24352127803f5fbe718ff22e7a1062b4}{04856}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04858}04858\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_IDR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1069cfa20fb4680057c8f9b91826ebe1}{04859}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fe6424f42570902856737fb45f7d321}{04860}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64aa379a4bcfe84ae33383d689373096}{04861}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38320698cffb50138c8438a860030cb9}{04862}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00dbb77370754ad461600ed3cf418dba}{04863}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e44bbc1d39579b027765f259dc897ea}{04864}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1720532896734b3e5ffaccd76834fdef}{04865}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b48dad5247c404dda274ab5e5fde340}{04866}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2b06b287f35a0b048d8f5fbe4a06a9c}{04867}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9ea4291861a56bb8901653b2c148ccd}{04868}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ca640e7db8f27244ae9515a58910ae3}{04869}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04870}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c3adefa4cafaf0455139b4e80b70eb}{04870}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04871}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{04871}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04872}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1d6c2b8346744bc456ea65d4365c207}{04872}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7454dab87916ca6076b287a21c2e4cd7}{04873}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04874}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f45f4603706510827aa92d39fd4bb45}{04874}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04875}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b44907427286bcb72189dbef6fc0148}{04875}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04876}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cbfa2ff564030d912ce8f327850a3bf}{04876}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbd6ccece5d47d40c929af5cf9973203}{04877}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{04878}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac933b9235cae5f9fccbd2fc41f9a2dc4}{04879}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23669c60b1baa1d95dac788cff2a0eb8}{04880}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45c9835db5c12b661eae0c5a0a69af5a}{04881}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09ce75fcb48ac0db30f99ba312e8538a}{04882}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{04883}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04884}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08a268c98dea54059f48bbda7edd8e74}{04884}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa193633720d142ceca6c6b27c4e87f02}{04885}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{04886}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dad9a902a8200c53d60ba02de858315}{04887}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888325b6581f9ae181f3e4fe904b0c44}{04888}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6842601dbe73734e8058a6858fa7078}{04889}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa33d3d411ebb4a1009e148df02d2ac54}{04890}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cd53d2742d0ace30b835bd0f44f5ebf}{04891}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga117cc21fe4de69983c2444c7f8587687}{04892}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04893}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad068577edb9af03083fcd0f4de0f8758}{04893}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade5e087b267f95733cc4328522b7890d}{04894}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{04895}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04a2965de2040e7c131ca5ab24a6724c}{04896}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33564d1679db8201389f806595d000d9}{04897}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada649f077b81777a8ba7ae97160e9fe4}{04898}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38255de273b95c94e29c1bdaa637579e}{04899}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82e0ce0fca46443e3cbaf887a3a35713}{04900}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0921a37817bff3c30f5e4c019b6a4084}{04901}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacba67a5c308fb3b335dcd8979625b1b3}{04902}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac716fc8a3853431b69697ea5ee0aa8d2}{04903}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631021cf3bab4864fdc505ceee8a6c4f}{04904}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{04905}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae72c80e97c41b8143cf299c078459ea4}{04906}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04907}04907\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04908}04908\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_ODR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6bff88e55b2428269c90ebde121d31}{04909}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c08637123e42a30fbf4e9e49feb650f}{04910}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e7937b0a505e771361804a211c7656f}{04911}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60dfdab58aa53c6790eb545f50f92722}{04912}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284902fc92059f740dc599945071d767}{04913}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga104dff849ee2c6a0b58777a336912583}{04914}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ea388b190f9040a9657d9b395471596}{04915}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b7c3794b7948875eea27a4b09bac063}{04916}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04917}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff3ff4b6fa52aac52991053b26d8dd80}{04917}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a4ae35ae856330bc937251fd9ccf01c}{04918}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b3312000af1016c233b04590b8c054c}{04919}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba5790d50582befba7f91037df94b159}{04920}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91e0a70767add938306339ea3f3c8df5}{04921}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab27b415dc46e3832b021eb0d697f1b13}{04922}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd275e221a79cf7a3ac0c98ee15af3c5}{04923}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada7f2c3690272b52bde0c22223d39dff}{04924}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga530c4cdcbeb559b2f990a237b4765631}{04925}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4046ad484b858f3c49eb0449f45e3af5}{04926}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04927}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{04927}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04928}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga965661d93777219b16fee1d210831622}{04928}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34550e0c5098cf24a2ab86e2ecc67c14}{04929}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34bf70d7723a8e809a7ec2baba5583b1}{04930}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad697f4e743a67aad8ad37560a176ed25}{04931}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7559603648f95b76d128f0a637675c}{04932}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04933}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{04933}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04934}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{04934}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60a61ea7de95ccdcb674e8b972969a1f}{04935}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{04936}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04937}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871215a04902f7abbc8e4753aa523d87}{04937}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3bfdb1e3526890736b0c1238adda99c}{04938}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47f67a9087ba57c2144a8a19d597bf5}{04939}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04940}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5e3aca353a76254fd8d02debede2fae}{04940}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5c6ba137db2753434a1253e111ff6a2}{04941}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04942}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f6824376eb5f7f0185580a780d5ecf}{04942}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{04943}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7e487eb914e276c92534eab7b1efdc}{04944}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a3eca32e4b8eca5b984c371fc118c44}{04945}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae85ad24a6fcfac506e330e0f896b1e23}{04946}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac42a77f0ced79d51a5952d929a7e0528}{04947}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29598cda6568737ee82992f76d07c45c}{04948}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93481785eb62b6669b8aceb1907b8e13}{04949}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga582584ba2995b3b9993728b02a98f2c1}{04950}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04951}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd02d3bb351676e31027d8bad0c8eb70}{04951}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf028b3836cb425dab56d38dd1df17062}{04952}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04953}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c2ec83ded91512630244d2d1e1c300b}{04953}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{04954}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a07f39cf1e55d17f56df37cd875288}{04955}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e411f3d6f91e5218dc9ca1b6739f053}{04956}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04957}04957\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04958}04958\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BSRR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga409d8650af1aa0e1958cc1ed2f96acda}{04959}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga758aadb3c036759a162542216f98fcbc}{04960}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bdfbe2a618de42c420de923b2f8507d}{04961}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7457f610b20ffdd73c97d90724ed4d4e}{04962}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga875bc62855425da548fa2f68d3be0f49}{04963}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga316604d9223fee0c0591b58bd42b5f51}{04964}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af1acce0c96a515284b6f8bd12b8436}{04965}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d718587115b4b07190c9ade21789ac}{04966}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc89617a25217236b94eec1fd93891cb}{04967}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04968}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0837604e1baac4b8b86fc3e660b17ad}{04968}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04969}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d8114b4db83d01096d0337750d3099}{04969}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{04970}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae421b6676ce8b2865cbb6e15fc45d495}{04971}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04972}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0331d270ba3fe6bad1f3353ed09194bf}{04972}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04973}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga692f3966c5260fd55f3bb09829f69e75}{04973}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04974}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad686100d76807920229b49d233cbd96d}{04974}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{04975}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ea824455e136eee60ec17f42dabab0b}{04976}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04977}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91f4268de41bba2e411879d3fa900af7}{04977}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d6a22635cfd41987e341af34b87a63}{04978}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69b3333e39824fde00bc36b181de3929}{04979}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1dd4ddac06be768bb7727bcb657081}{04980}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga635b08b445669748e8fadbcb0d2481e6}{04981}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9836771d1c021b9b7350fd3c3d544b0}{04982}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{04983}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga765d016146d30e6112499598959a948a}{04984}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c295b6482aa91ef51198e570166f60f}{04985}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab415c303400428fa585419e57aa2513d}{04986}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04987}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{04987}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49258fbb201ec8e332b248bbd0370b07}{04988}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04989}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85195c9fb5642687151366b0f363441}{04989}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a8f9979581623c5ee8a3b16be563cd1}{04990}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbe42933da56edaa62f89d6fb5093b32}{04991}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04992}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{04992}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04993}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d224601eb9ec2476451efe136693769}{04993}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71b06aba868da67827335c823cde772c}{04994}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4302c8e25dd2711d37262b73865f3c19}{04995}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cc01661d2dec2e9dd4b02528e271393}{04996}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04997}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34dec3bc91096fccb3339f2d6d181846}{04997}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04998}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe11d923932261f904c089da78e7ebc}{04998}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l04999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed57c94725261a35387ef04c9675cdbe}{04999}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{05000}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05001}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c86de2a9b2e7394040a65bf114131bc}{05001}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05002}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeaaedec226989e8048f5cbde2de6c1c5}{05002}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{05003}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae93dccdbf7e8ef41da1b847975cf0eac}{05004}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{05005}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8427fb5c9074e51fbf27480a6a65a80}{05006}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05007}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b9e4440bb44a4ab919e9a0171af788b}{05007}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6ca69cbc7e23bf313dda10288ce21f5}{05008}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44316fb208a551d63550ab435a65faaf}{05009}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga075d239db694cea8f30c70534ddf7be9}{05010}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9890be2a151b0b31119eba03b36b9df}{05011}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05012}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{05012}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05013}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c5825e38ef02071bf0d888ab636d241}{05013}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05014}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{05014}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05015}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{05015}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ef6b53609ca5d188a6916d8574d6030}{05016}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7045c8361aeed94f72ed591c604d1f1}{05017}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf256a26094e33026f7f575f04d0e05c9}{05018}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{05019}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94341de3b04731a0df5c530c572dad7f}{05020}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac84f66118397bb661ad9edfdd50432f0}{05021}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa565b7acd495e70be1b68204ef2910db}{05022}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d366ba8f09d9211e25c5e76b56a91af}{05023}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09a777f006ef68641e80110f20117a8d}{05024}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce8dd4c2ed3764a234fc40ad192ae03}{05025}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05026}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga354a942cded8f779316613b5a73b71ad}{05026}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05027}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8695c8bfcc32bda2806805339db1e8ce}{05027}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34e114c3d131dbb2abc05837b9c20fff}{05028}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{05029}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05030}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba577e8f2650976f219ad7ad93244f8a}{05030}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05031}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{05031}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{05032}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaedbc146cc7659d51bc5f472d3a405ee}{05033}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13d98b977fc86581e566299bd363176d}{05034}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{05035}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3e0c779115c59cb98e021ede5605df3}{05036}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{05037}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{05038}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98581ac23be9f4fa003686d2ea523a81}{05039}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05040}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b421b338b145649e8937806472a59c6}{05040}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05041}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{05041}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacedacd6c3e840a8172269cac3dbb550b}{05042}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79f141572b1c065dcabbc7ddfe4092f2}{05043}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05044}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{05044}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05045}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4622e78de418b59cd4199928801b6958}{05045}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53a07a77a4bb0457b13abfee48ed3e39}{05046}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d000805bb6f4ad68ec73159df771422}{05047}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga292c1d0172620e0454ccc36f91f0c6ea}{05048}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05049}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{05049}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ad1816ec382b6ef6e952cef1408933f}{05050}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05051}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{05051}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d885f9a72889c6f1070b6da4d4d782}{05052}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05053}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8c00dff452eea9a285e36a81c5abd79}{05053}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{05054}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05055}05055\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05056}05056\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_LCKR\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05057}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{05057}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05058}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b01ced29f1324ec2711a784f35504dd}{05058}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05059}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{05059}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05060}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94100a3d7d43a5b8718aea76e31279a7}{05060}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05061}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4780ec15743062227ad0808efb16d633}{05061}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627d088ded79e6da761eaa880582372a}{05062}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05063}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96d48b0834c3898e74309980020f88a3}{05063}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05064}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc8315e9687b2a21a55a2abe39d42fdf}{05064}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05065}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{05065}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05066}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{05066}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05067}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2a02d88e51b603d4b80078ccf691e0}{05067}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1597c1b50d32ed0229c38811656ba402}{05068}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fd29e0757ed2bc8e3935d17960b68df}{05069}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{05070}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05071}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723577475747d2405d86b1ab28767cb5}{05071}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05072}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f73a37145ff6709a20081d329900c2}{05072}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05073}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc6ac7aca22480f300049102d2b1c4be}{05073}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2446bfe50cbd04617496c30eda6c18}{05074}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga456193c04a296b05ad87aa0f8e51c144}{05075}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga083a590c26723e38ae5d7fd77e23809c}{05076}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{05077}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9c741b163a1b1e23b05432f866544f4}{05078}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b322ee1833e0c7d369127406b5ea90e}{05079}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf998da536594af780718084cee0d22a4}{05080}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9a02f2ef3023a1c82f04391fcb79859}{05081}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05082}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{05082}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05083}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab00a81afcf4d92f6f5644724803b7404}{05083}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga821f9dc79420f84e79fe2697addf1d42}{05084}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga551c1ad8749c8ddb6785c06c1461338f}{05085}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05086}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9aa0442c88bc17eaf07c55dd84910ea}{05086}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05087}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eeb57953118508685e74055da9d6348}{05087}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05088}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1373c9d71b76f466fd817823e64e7aae}{05088}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae055f5848967c7929f47e848b2ed812}{05089}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a19305a39f7bd02815a39c998c34216}{05090}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{05091}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05092}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de971426a1248621733a9b78ef552ab}{05092}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05093}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e8901ea395cd0a1b56c4118670fa0e}{05093}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf21271b45020769396b2980a02a4c309}{05094}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38e8685790aea3fb09194683d1f58508}{05095}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05096}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dd0ccab863e23880863f0d431fdee11}{05096}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05097}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64171a6f566fed1f9ea7418d6a00871c}{05097}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0279fa554731160a9115c21d95312a5}{05098}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05099}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{05099}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac42b591ea761bd0ee23287ff8d508714}{05100}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05101}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bf290cecb54b6b68ac42a544b87dcee}{05101}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05102}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{05102}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05103}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3841ea86b5a8200485ab90c2c6511cec}{05103}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05104}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c3114c8cd603d8aee022d0b426bf04}{05104}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05105}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40eb2db1c2df544774f41995d029565d}{05105}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{05106}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCKK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{05107}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05108}05108\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05109}05109\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRL\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac06dd36e2c8c90fe9502bad271b2ee60}{05110}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05111}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga214860438ba3256833543e2f5018922f}{05111}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05112}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ec251e186471ae09aeb3cb0aa788594}{05112}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d64770b98ab6db5eee36068d6e0c45a}{05113}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabf16f4a3f9458d9576accc1695bed4a}{05114}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab872e44f9df01f18e4f78cee45d5cf43}{05115}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05116}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a83a0eb943535ea970419f7bb87fa52}{05116}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ba8093d5a511430908d9adc90dc6a}{05117}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05118}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5aac45598b88539da585e098fc93d68b}{05118}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fbd174222a013c9a0e222fdd0888de2}{05119}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{05120}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{05121}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac38c620ad920142f38db8ef78674df56}{05122}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{05123}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05124}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae132b28ab4f67a9e90e7d15302aad49b}{05124}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05125}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{05125}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bc63205b8a09bd2ae7fb066058f3da}{05126}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga566eef02569b14ba89745698e4c7f4cb}{05127}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05128}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99704f0bd6543a391b934faae9f86c0e}{05128}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05129}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e90655a95edd288bda4552137310e7c}{05129}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{05130}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9325a035cc3d6962d660d3f54a8df4}{05131}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf34ee7b30defbcad60d167a279a8c17d}{05132}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0fb36c07eac3809b6a5baaee74ee426}{05133}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0eb39bec095e2b4661141b20c1bd80d}{05134}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97101a6c182091257d9a86f38bbf8015}{05135}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{05136}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga640b17198ae3a4dca834c93941bb459e}{05137}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723fbe4b28093f1837001110d8d44d36}{05138}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{05139}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga728e20cadadaa3c5aa1c42c25356a9f4}{05140}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga958dcb0150574251c77490397469d443}{05141}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89f30587f699e9b28347b41b1752d846}{05142}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeb379dcb35516d7744e8a7467aa9ddf}{05143}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{05144}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf35270d71f53047d2a14d1047478c0ba}{05145}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{05146}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad158052aa17b4bf12f9ad20b6e0c6d0c}{05147}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05148}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fba4a0c264295148200fdbea3645efb}{05148}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05149}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf532421a6d6665eb9dd82752aa71bda6}{05149}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{05150}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cf281224f66730f522948ce2f16a9dc}{05151}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9943c5aeeb649ab6bf33fde0d844803}{05152}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb4e272e9b14944740fbe643542f0ade}{05153}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga893c83ab521d1bf15e71b20309d71503}{05154}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4eb2b4e77d1338ae80e889bb7f98159}{05155}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05156}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{05156}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace077c57cb72736ef5dca98052403b72}{05157}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b1fee857fd7d1b412ed64b1c6572280}{05158}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2836c1149e06b2497f1f53518f1151f2}{05159}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3248acbb1bea59926db7edb98a245b0}{05160}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0128026ab2c8ed18da456aaf82827e11}{05161}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35641566dd5e2c3483d8ac494ff9e50d}{05162}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a155fcc736492a694dac6b25c803f85}{05163}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31a4fdc80b155797db598779ae7a242f}{05164}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac11328845c720331b1d6a12003b3f4d3}{05165}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05167}05167\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRH\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cdfdbcb5332d98e0202f4f86480736f}{05168}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{05169}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ed3881740613378329271150088f1b2}{05170}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72cc5ca956395dbb409019f45601727d}{05171}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05172}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{05172}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d2ccbadd52c0de148593218c735ed3}{05173}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd9fc9adc13e5e90df54b8885522f98e}{05174}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{05175}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb779906c49372a9c0d7c8eaf7face71}{05176}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05177}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacff5a20b7c9f10be43364ff422bb40ef}{05177}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05178}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44f61f3cb607268196179fa0a28b051e}{05178}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05179}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6093967302f540000072f05d3e64bf6f}{05179}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{05180}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab68b3750a95f3627dea9867fb5cf4689}{05181}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05182}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334f2ca0e5684d230cb7788969997f07}{05182}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05183}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33b875b9713ed4640e400fcf126cf105}{05183}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05184}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c41926ac3fc6ec0fb8def28275bbe30}{05184}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d9771de8ec013027f8f26d799e7a3fe}{05185}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8f7170c263301f7b7c55dcdf1acb832}{05186}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{05187}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{05188}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05189}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f655e646b26d49e38053d9ee9cc064b}{05189}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76888c8d8080e47339e0fd2e69ab42d8}{05190}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47a97a35b9f12ef795aa1ebb3d85c3aa}{05191}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05192}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga711beadb293e4ef285bb813b2e9feb6d}{05192}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05193}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad64e530b4cf96c745f69ac97d23195}{05193}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ffb839fbc0a35b148f17363553f6647}{05194}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga570aa5e92e75568945191853f0196321}{05195}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05196}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{05196}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05197}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae162137694aa110fb89b9afeea1c648f}{05197}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05198}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c12c0939e7fcc354e37d55b74afb351}{05198}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{05199}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05200}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{05200}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{05201}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbd6cfac7c23742a6e1fe120adfe3183}{05202}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b195db19c1ca62ef95eed10c649180}{05203}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc533ac377beb113777896f0deb0ef91}{05204}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60e9a3a49cdad6cd65d377fb675185da}{05205}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab74ce92f856d5f687b069166f211ecaf}{05206}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d2985f042e79fb320b402a6e1c425f7}{05207}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{05208}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05209}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2ff66c2036fd651e7ae366db237b76c}{05209}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{05210}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05211}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae997df2b0bb50f310e7fd17df043e8e8}{05211}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05212}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d930c6c5ffa92e461a0190be4bff78}{05212}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{05213}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21985995f6f22d63ba1170ee629bcf02}{05214}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c98e75f198a3d84038029711c3f299f}{05215}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{05216}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{05217}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{05218}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46417b0da710ef512ac4ceb95b3ab44a}{05219}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga841bd65d5afd409fd7f2bf5f1e859348}{05220}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga233f1ae0a856a18e7b706093c80a6274}{05221}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadaae51ed82039c62ec075b42a192c861}{05222}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{05223}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05225}05225\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BRR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4adfe8c79c3cf7e0fb7e8714ae15adf}{05226}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8094099cbec15df24976405da11376f}{05227}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8acd11feb4223a7ca438effb3d926fc}{05228}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga483e475a913145601000fc57ef63afcd}{05229}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad742debac1d7e18afd61fda41eda1454}{05230}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68f94e96c502467ad528983494cb6645}{05231}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb13164bb973d1a4591ca626903e66b7}{05232}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91d9b343fe4038316557b5665ad90895}{05233}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeebe4dddede0f14e00885b70c09bbd09}{05234}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac814288cc968b01d3e7ee1b6d340a8dd}{05235}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b86cdd805087a6aa27886a1c8f3f64}{05236}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{05237}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f7fabe9e3187ac070c2ed6e4ae7725}{05238}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84709afb9f2b311db9916987f5b62803}{05239}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fc7d79f0103f892f8c3a87d8038525a}{05240}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b24f01f67db366ff6adf86f5f940669}{05241}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50fd21ca329283e8f79675f8195d6a7e}{05242}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cc7663eaa1496185041af93b4ff808b}{05243}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05244}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22e8aaa7e05c2f824d6fc1ae83f04913}{05244}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae29f8525d511f39db8b6ac9efbae9ecc}{05245}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{05246}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga321d9cc2bc9fd4601694780ac4fcc7f6}{05247}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40c636136e51fffad265559938cb9f0}{05248}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5110afe1f5bda4fde7983b447ce162c4}{05249}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf45a746e5bb2a1c132093a2844d22683}{05250}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9cd1191844e03a1aa271bd08e608e77}{05251}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1560a3457fcec47c6f1871cf225557e}{05252}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ae3878f9088d349453430a79e26810}{05253}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0621db455e4164529a8e632bb413055d}{05254}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga248ac798aa8fdd42573fa6ff4762ba58}{05255}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08c89c18c00e1747d1392245f4fdeb19}{05256}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga079add3e90617726dd8748c74abaf023}{05257}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{05258}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a92027f04f25fd1b7ec7ad660052b42}{05259}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad2be9a16fb6670ebb3492795bf6866a}{05260}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac65c4bf495800254168edce220f12294}{05261}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga372754b6a71cbf3d09b959b2eef5fa7f}{05262}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3507b082d551500536f8c0c3929dca}{05263}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443c4943581f7590d706b183fb47250e}{05264}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dd4f25b9a855fb50ddc394a2384ccf2}{05265}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{05266}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41f1e586a459fe54089921daed6b99cc}{05267}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10e2ac4dac68a55a7c574736a2964312}{05268}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga239abb28695da394a23f119ddd5aa724}{05269}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a77aa07922b7541f1e1c936a6651713}{05270}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d13b2c8e758203e32008267734f961f}{05271}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga032413396d570a1f3041385e84ab009e}{05272}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2ab1e0d0902e871836ae13d70c566df}{05273}}\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05274}05274\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05275}05275\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05276}05276\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05277}05277\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HSEM\ HW\ Semaphore\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05278}05278\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05279}05279\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05280}05280\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_R\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f25cdc5f81e840659b75db9b9ad2607}{05281}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_PROCID\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae22c7391bb1fa8319194cacb9769d9}{05282}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_PROCID\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ HSEM\_R\_PROCID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6d8547d34dda3bc04bd61dc3a59f3ca}{05283}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_PROCID\ \ \ \ \ \ \ \ \ \ \ \ HSEM\_R\_PROCID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95b6d248a6a80bd6660ef050f52c4768}{05284}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_COREID\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45b657d12a503dc9de0be96a2de549a9}{05285}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_COREID\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ HSEM\_R\_COREID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga612dc601222f1f85636761386d84569c}{05286}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_COREID\ \ \ \ \ \ \ \ \ \ \ \ HSEM\_R\_COREID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f666d8335302a2a7ac9358989403e05}{05287}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc7080671de1ebec942cbefebba507c5}{05288}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ HSEM\_R\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc121e0df98eda63c3060d308b3bee4e}{05289}}\ \textcolor{preprocessor}{\#define\ HSEM\_R\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ HSEM\_R\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05291}05291\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_RLR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0189d0b72919028722b3b5e06539acde}{05292}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_PROCID\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26c232835b522d966a427fa13a192ba1}{05293}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_PROCID\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ HSEM\_RLR\_PROCID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0eab1bcb01a8ed74a786acdf40a8eb}{05294}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_PROCID\ \ \ \ \ \ \ \ \ \ HSEM\_RLR\_PROCID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7df70558a48686a55ec328d017e725}{05295}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_COREID\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f145e103e880600475f13210aba8c3b}{05296}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_COREID\_Msk\ \ \ \ \ \ (0xFUL\ <<\ HSEM\_RLR\_COREID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cdc4c5c510f3f1121b66ea390b90924}{05297}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_COREID\ \ \ \ \ \ \ \ \ \ HSEM\_RLR\_COREID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5279d610099ac7d0877a8a7dc66c0b6e}{05298}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_LOCK\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05299}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga143a46b054aaab8e47991976453b47ad}{05299}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_LOCK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ HSEM\_RLR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f47112c5ceac25e97232be1d235d70b}{05300}}\ \textcolor{preprocessor}{\#define\ HSEM\_RLR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ HSEM\_RLR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05302}05302\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C1IER\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7900d8c2417d462740bcb96b359388c9}{05303}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ea8f69632a74310071468ab67f3b62}{05304}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga534a5bf117db7eb2c1f7824755064ae1}{05305}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE0\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d68e1c72db3a1f14ad396a544c85214}{05306}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadef2f5a2dea97a31046d735adeaa13f3}{05307}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44a16daa2aa9d599068bf1018c79403c}{05308}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE1\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb6eef6e8a130074e9333521d0b5ddf8}{05309}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a035e6d3d0a712aa8725447a570a04e}{05310}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga700a5506ce0babb8d008d14c2b8b6a4b}{05311}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE2\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf4581d978ef0d62f8e06e819f97161}{05312}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab05fefcf4cdb8898dcd4b428ec421dd2}{05313}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbf9cfb33dbd6cb430ce12e55060a931}{05314}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE3\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b2c376a8966678efed21cc4f7e18fcc}{05315}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58d73b5a5efcab5264b761ef439c7038}{05316}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga856fbbf467fdc53f69e08f78cae1d54f}{05317}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE4\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39d4de6636d03cc5693642c6ec6b0ed}{05318}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga650ac7a2cf87314f640c59dffac793cc}{05319}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08845bdc9ebe1a8b71b29aa4a82c5027}{05320}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE5\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde2aca7ed906ee7d1faa2211bb74081}{05321}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a6f3e67cbee284abd26992b74aa195c}{05322}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46d183ec57786200303bbb2aa9232b7}{05323}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE6\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78ba5f7ab11878998845926ac8733b75}{05324}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadb8efb0e602c345b92e5bfc2fc11993}{05325}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeeea4cdc2931b30979b5c3cb3658cfc4}{05326}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE7\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64c811395fcf9265e89c0d09d2b18dbf}{05327}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1ccd3a7581edf78b7b5d8707da045d9}{05328}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacb8f6bc7bc7c21dfa6ab49c9bdd245b}{05329}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE8\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace90ad43b11e88e692eb86f15ceaa3bb}{05330}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafac2998118aa1dc4f7c145a7874a3b19}{05331}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga343a4bd4f92257bfcafa9c53754615e3}{05332}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE9\ \ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2cfe925b7997f0a5c39302bf4cfff3}{05333}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793f5cd26ffb861426d1acbdb0aad977}{05334}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE10\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0aac3f37c0db00f8ea526da9d13c27a0}{05335}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE10\ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67f993fe0a08f7b2512ab73ba5f4f670}{05336}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5deef17ddef2b01590f7263123f265b7}{05337}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE11\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54237837c259cf45129cb4bc16fc407f}{05338}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE11\ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02f5631ccb4bec69f9f3f8da02a33513}{05339}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bfbe4cd064c61af513b675b9b69cd38}{05340}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE12\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga784d3bdef3fa78564092fafa1daf06bd}{05341}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE12\ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eeb054324bdeaca11160639c9fd7d89}{05342}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d9e9829a5db0d5ae8b09e8dffe41a5f}{05343}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE13\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65882cb19ade0a5322b6a5d8ab1106d4}{05344}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE13\ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83688637eeab30d99da8c6cb9b2dbde7}{05345}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5947a9f19425bd6f78a7aa4fdbf5565c}{05346}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE14\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5cb4efd7c8345287dc0d355d8e1764}{05347}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE14\ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf599ccb4e3839b1274248e83b30baff}{05348}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05349}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd64d892ec4edb9d3a819073f583a32c}{05349}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE15\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1IER\_ISE15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d6d9edc267d35ba6f08cab4cfc4a6ee}{05350}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1IER\_ISE15\ \ \ \ \ \ \ \ \ HSEM\_C1IER\_ISE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05352}05352\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C1ICR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5a54f66ddfec052c0a8f7e2bd08c8be}{05353}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04e1556901082a1a04b9065f900c7267}{05354}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga414d27c4408a273ee6e5a0378408ee48}{05355}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC0\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4ca3b6ab90b71abeff4f71535abcf5}{05356}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8b9ff3a7f413b41f07155caf42aa90b}{05357}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05358}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b422a75aab2b9afc7c45a5b1896fdf5}{05358}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC1\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3594e093bc769d17f9a3725ac3ffaba}{05359}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80d27bbeb1b9c0d973ca9efb0200f0c7}{05360}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga733811ad94b702e6975bb94b7db470df}{05361}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC2\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76879625e63c34febca15a7792047b82}{05362}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1214f63fbe00a9fa6922ab89cce8c1c}{05363}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9f19d42f15c748b46a4e350efbd5672}{05364}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC3\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb1bd5953ba0fd3ab9053750e566b32}{05365}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf89a36f7ae85c24781bb365b9809760a}{05366}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b08b557e9d73ed62a0d74ed0f52e51d}{05367}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC4\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae5a38a19bc500add6e951a7b525a601}{05368}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8de5fea76e850023774494d73728b0c5}{05369}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05370}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9cfd7ed13a702af2811148f9fff6228}{05370}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC5\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a2a878619e63ea0916236c3542f14b1}{05371}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268d95b8aa6674100b5d3f9555eb3eeb}{05372}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7331cfab44565e8bb5d53a8bbbf99679}{05373}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC6\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c85b9d27eba38771e00af38a36e3ea}{05374}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81da9a8cbee7f2d5e467d95b38589aa2}{05375}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f8b8df4e3ff8fe20cd3175700c97d1}{05376}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC7\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f8f758d6b5d27d849e3c91834e3dff5}{05377}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6b4e3f2d01f9bbc59f817e8825442b5}{05378}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga623b37a8ac0d0ce3c00608f8da332c44}{05379}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC8\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf7fa9a56ba043c1063c05166e08f1f}{05380}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03434bf457be42a26b29bb23a92ea508}{05381}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51f4998d62de9618b6f072b5095dc9e2}{05382}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC9\ \ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a81e6deec1ee341a4d941027ea44c53}{05383}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b87bc3adb46ce4fbc432801728e7d7f}{05384}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC10\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cb11ecfaf005471c3f777c300f33afc}{05385}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC10\ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06b4d0412d4ad4cdf6f3bc8d2c54880c}{05386}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga507876fd5b43e6d8dfaee97f3e5db118}{05387}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC11\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe5b60f9cce4eab48361f3c5f6b796c8}{05388}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC11\ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f70a3c0665e83f924798f2a4724ef64}{05389}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga402c8c2e5267d9817366909fd8194afa}{05390}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC12\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7df82c627b792f7a8ba814038f3c2054}{05391}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC12\ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50d4442f8a33260c7c3ad0b7f617dc0a}{05392}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04af124211e37971873ac5649e0e32c9}{05393}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC13\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga008ad1455ccc942284da360ff16aed64}{05394}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC13\ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga311c87e19ff954dae82e953e06157798}{05395}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40e64b7660a1761080f1795949d493dc}{05396}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC14\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e4fab9d7f90bf2d8eeff5a84639df49}{05397}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC14\ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b377bdc0c6dbd1065e058efd517d159}{05398}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f914a0f6882165dba9464f4705bf3f2}{05399}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC15\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ICR\_ISC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac6347a9ef0dd00acc3f2c1e53c57b3}{05400}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ICR\_ISC15\ \ \ \ \ \ \ \ \ HSEM\_C1ICR\_ISC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05402}05402\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C1ISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74dfbe18646a03c92a5f23d81fa14344}{05403}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63cf0f3f88c621122557b0af4ffe3ebe}{05404}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ff368c281d16672f65878375c7cb890}{05405}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF0\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace570def1714d6bb9bb1ad28dd933af0}{05406}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace2b835b7dc6dc067a42677eb866877b}{05407}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c20a751e7995f65b8fd1dbf620ecc3f}{05408}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF1\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7990a5e4ce02f402ec08c45814134383}{05409}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159dd3811be20e06d0616b1538b0b4e6}{05410}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab38e84f77c9527ce12501d424f42b8c}{05411}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF2\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39d8e455abcfbe92bde39766fad5a579}{05412}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84614041ec49b680acc9df4150695793}{05413}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f58bde46a4caea36e6ed82c2644892}{05414}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF3\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab66fc39055ea4e65f5066ebe691791b6}{05415}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadac1deec38eda3ae51c9fdcf055297a3}{05416}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34e435f0f6244134d82d011d7b527512}{05417}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF4\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87cdb8dd3f87ced9a317c4abff318402}{05418}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga970eccb256d08992e1f0194633c5efe0}{05419}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec37839a8e64e159c26e8db5d04cac54}{05420}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF5\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45350cc2e50c84760e69ff6200af5826}{05421}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1d1302de139a47581f76acfbcad888b}{05422}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56a65e9b945e47680baf4685e0a63948}{05423}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF6\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67631073deb2c3a550b34086c7bc237a}{05424}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dfa98bd5d60b3288cf505826b378bb1}{05425}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga368ad0367ae047b7ac447994617e8d3a}{05426}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF7\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9771794e6f39560c019840a61035f56}{05427}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35312b1c0784b35618afacc1ecc9c0a6}{05428}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1243a36525801a527a5c922d911a75}{05429}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF8\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea111196ae31717406ef3408ed5d0d03}{05430}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb22142b60c05246a3cc0f708d1f34bc}{05431}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43294169af6f0d9c52fa67ac1fefcaae}{05432}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF9\ \ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e8eb95ee52ff6406e7beef42dd7fb03}{05433}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa90fdb2db6b6b7503f7dac417022c9c4}{05434}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF10\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga017f3e7c8e05a70af615323d4d72a013}{05435}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF10\ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6bd23b3b48866aa24b852983724843a}{05436}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769bc23e33753770d33d57c4e779e24f}{05437}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF11\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae624c129394b7d03d3f70af9e83dc25a}{05438}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF11\ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafb3406bbac9eabe7a8b4f9d7bde32be}{05439}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7fa6d60f7ceef44b4871a4f7af7388}{05440}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF12\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga472dfaff2fa72588ab19d1a5e0e0ac02}{05441}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF12\ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b9cff6606c04ac7e0e38592e4467354}{05442}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga080e5c8b64df1cb6266c026fe04cfb34}{05443}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF13\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga635280ed0fab0b1928a366242db856a4}{05444}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF13\ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0de8ee7177682e813c3bb9746f20a3b}{05445}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga677b46b33c8ade671803c873336c2039}{05446}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF14\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fca3d9e9572c50c9784c6f6c599fef5}{05447}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF14\ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d4cd795df312f6f232f49962aa7765a}{05448}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga855cde0e0206504e7d8d5685b75543d1}{05449}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF15\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1ISR\_ISF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0936768f48f56fbb56d54feecbdfb960}{05450}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1ISR\_ISF15\ \ \ \ \ \ \ \ \ HSEM\_C1ISR\_ISF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05452}05452\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C1MISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae861a4c5e83e518fba76fe977e45316c}{05453}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7b6501a1d8241d626ebe19e2a56a397}{05454}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF0\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga770e81a2ebcce285dbfe5b93535f237d}{05455}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF0\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65788069c1442e4ee19eb053b74b3632}{05456}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad1883312c48f4b819b256f5470defd}{05457}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF1\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1769e242020183a09b12416b83817cd}{05458}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF1\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a5b11c1570a2a86ba4abc7f04263514}{05459}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae6a6278911b9ab6f9ca578409a534d4}{05460}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF2\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46162fa3fd1915e0d2793bf9971832b7}{05461}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF2\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6362cf45038ce2823e8fa80707bac9d}{05462}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e7970e612eb6fd399ff426e8a0f5868}{05463}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF3\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ae8e37665a38428a6505afcfff155b8}{05464}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF3\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3fc655daf685ab60a7f09843d3552be}{05465}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23639f8e7193915e920b54fc9cabb99c}{05466}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF4\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99110dbd225c4738512e3a3941be22ee}{05467}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF4\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ca68115ca351dde35e82a96011d3cdc}{05468}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5824f7ef7e187210394befde858d7825}{05469}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF5\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e43e9cf3e356e229375d5a8388fa4d6}{05470}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF5\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedc70671e413ad0df91edcf21fee99a4}{05471}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0ab4e7cfdece0e064172320598ffbd7}{05472}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF6\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeda75b6e94df69f6dbab918ba5e8dd17}{05473}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF6\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad43b377287284728b6902d58cf1a3d}{05474}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b05660d34d12c6075abbd84a0981ce}{05475}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF7\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b652180b8822beca897a076a0470f99}{05476}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF7\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85c33688f4e36a4b2537c6b21eea97c1}{05477}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga799275b18cb07b19a37e6aa4e1c61bf9}{05478}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF8\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae02c32df087ed289a5868156bf158c7f}{05479}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF8\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d87a45bc4f623a6b66831ab0709d57}{05480}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91298fc5145e8f681155a7fb4c60078b}{05481}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF9\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78b1a415ed40e7dd216f494e93959d4}{05482}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF9\ \ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ac46d3649cc6649e64856e8c9a2a4d}{05483}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0feea622a69bcaf15bf6f735724e5e1}{05484}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF10\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b808573dfa889691210fdc2b0628f7a}{05485}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF10\ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad598ff54be8680c59f1f87315574c1c6}{05486}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2dbde0fbb7b5d0071fe5a6fa82dccb6}{05487}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF11\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf049e97e7f3c80b396c75b33459181a5}{05488}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF11\ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20c2673d42ad5761be3c8d3d1825b1a7}{05489}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbcf12c29c4d2252f279baad117d5c83}{05490}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF12\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace44f8e3987c118c47a0befbf667267f}{05491}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF12\ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1535e297b897dff2c3a4b8553627ae3b}{05492}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga957ef452cdd66d295f4fe8a44ca4f26e}{05493}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF13\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5c1339daba0b3c1d8c109ac8877b585}{05494}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF13\ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05495}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a9c381e6ca86262175941b49a39b242}{05495}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dbd6836fcd71ba4a344feee8250d60a}{05496}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF14\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3836a8cfa6b7ea0f3450ba215c392e82}{05497}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF14\ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac74dc383ff254904a84ff9655ab6b56e}{05498}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15737a953fc09c9c52ff4a09fcbe1769}{05499}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF15\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C1MISR\_MISF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf900c317551d4884eebba1d40ce6dc24}{05500}}\ \textcolor{preprocessor}{\#define\ HSEM\_C1MISR\_MISF15\ \ \ \ \ \ \ \ HSEM\_C1MISR\_MISF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05502}05502\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C2IER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd726e869def81d69e0647f0a2049cc}{05503}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05504}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23b4467598896509a1be91f54a9e288c}{05504}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05505}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec5626d0a6cbfc10eb0b803a6ee87c13}{05505}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE0\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e66968e5607ddac0613657cb15af08f}{05506}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa16beb04ac34cdf8b0d1d62980e152fb}{05507}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d3bd959ef61b13857d54fdc340e4977}{05508}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE1\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8c7492ee7a7c545465b91008940a71e}{05509}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6d000f94eae980e22f920a252e49345}{05510}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d82fa7061a30668df779fb03c5eee4}{05511}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE2\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf148dd5cf79a5c7291510128beba8e98}{05512}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32bffb350dd576193c416a25fa092494}{05513}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacee1a2aee2931e86ed6179a5a8e87500}{05514}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE3\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7852000b4e6c6666d1b66290b63abe39}{05515}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ab328c36bb61ed0451a664381dd993e}{05516}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab85e52cd7fd28f4767ee2b2a5053f45f}{05517}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE4\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20829fa18b10bc93765b6ff2941f64d9}{05518}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffb2325e642f11eb46ff058692c68a5a}{05519}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99d5c73a8d8e51c2827681ee8dca063b}{05520}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE5\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e37af232387757d65cbc8fb1a64dfdb}{05521}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b3b0b6f44d2f54e6de8fceb283c2d3}{05522}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga157aad452b0566dfbb0a6381e5129ae1}{05523}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE6\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa528f7ca0baacaeb381af45bd474a386}{05524}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87049211c1854f667cfdff72f688f66e}{05525}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8488836ec308f4f622df7d26aecff0c4}{05526}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE7\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262d16bcb804e05e7000d79261afe4d1}{05527}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a67ed9fcce13082651476d2510e1c21}{05528}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf09cba65074c5f34e242108d4c503ff}{05529}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE8\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57f815bf80da1a87f2aa384fd1a410d4}{05530}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0eca34282545998fcc4b3d8fd58255c0}{05531}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ddd9e6369c47e5a2fde768596f7a029}{05532}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE9\ \ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4e9ca8009e9ae5f1a0f1bcc51b26d51}{05533}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d39b10a60bd5a840dcfd6ccb242978a}{05534}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE10\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05535}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747a9306abcde4b6a92beeadde8efb44}{05535}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE10\ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05536}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad386303cffaa7a73bc485bfb125916d4}{05536}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38f5934c6e48ddea92b52e462ab54c5}{05537}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE11\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8860f0c3b6227d844ac239dc76dee54c}{05538}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE11\ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05539}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fd0c57cb8d66787777ec7f580f12db9}{05539}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab51512ac54ffeb87890ad18e02dc6dbe}{05540}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE12\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad55230b7794908cfa2c3229cdfb7222d}{05541}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE12\ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3927d9b9eefbc7966fb866d072e2be54}{05542}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aa3bfedc342102d3364566f67d4e64a}{05543}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE13\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05544}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16465c6c1b4b0bce94b86f899fd0c1ab}{05544}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE13\ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf71d63a3a961ce02cba7b8c0b96b0421}{05545}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdc64461a1ed765cc69a8319fb0ff143}{05546}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE14\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268f5ed106f21d7343aa9074daa52100}{05547}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE14\ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88110bad69d2e8c9a3dd637acb436995}{05548}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05549}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga511a3c7afed2665c87f5d96ad850b5f5}{05549}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE15\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2IER\_ISE15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2f142cd1deec64001ab4838f319b512}{05550}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2IER\_ISE15\ \ \ \ \ \ \ \ \ HSEM\_C2IER\_ISE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05552}05552\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C2ICR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2529addfb3c12d0cc6209594ecd5610}{05553}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad26916a3cff2105a32eac7fe3a5121}{05554}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05555}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a516a78776d75ca5cccd30ea7d266cc}{05555}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC0\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05556}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae89eb33826cc2e91c76aa07b66eee701}{05556}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb71604adfe2d2affbaee54b7dc2365}{05557}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05558}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dcf2867a541ccb247516540a3ffbf02}{05558}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC1\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05559}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57061f1dce82d8e646ff3cd8bf8f0fdf}{05559}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga050c914e7a92f6fc61d0560af8649fdf}{05560}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13515216c0d38d2bc35d56dba8236eb8}{05561}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC2\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac79345a6b5442642eeb239dd6449a639}{05562}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05563}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad60e8458f4e0529197079703245d6127}{05563}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05564}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85ee51f2e3736e9b9a869b559e5de788}{05564}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC3\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c830e27d53b72f0c31f3c605ddf3c7c}{05565}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga856dd61017679892beec929a1c306147}{05566}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff96d5b3c00328a75a7b05e3c57dcae8}{05567}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC4\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga118e35e29274b40ad6eaa4c9aa1052e3}{05568}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c2dd4d7ccc76dfc18575c16cba8d69}{05569}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf27ec10a1353b0ac5b821a9284d60a8}{05570}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC5\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a82be8b12e68b67924057bd9b8f7cf1}{05571}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab449b857f67a648775183eeb8f7dd0e1}{05572}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae135624cb2f52d50bb2834e33225b466}{05573}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC6\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab26f97065cc7c7a020e2d7afb8d0bb2d}{05574}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfe99f9c50a507d1ef20325f709b44ea}{05575}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae969d66129090ffbdc130affc9fd79a5}{05576}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC7\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05577}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7945e9dc6d32b5b8dd222a32f092115b}{05577}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05578}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga051ed4ea88c9d4632708318f0fbb4e2d}{05578}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa92bcec656f954d527a62657c1e189d0}{05579}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC8\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c53d5a784b322dc9ca2ad7456e15ff2}{05580}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81aca09696a7ac668f0bd250ee8ff08f}{05581}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga821806f5f9e93cb800622d7e45fb0513}{05582}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC9\ \ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff71e743fa88a5c4278c9a3299669e47}{05583}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa24d1fe1e7c38e12572b17717aa2c6f7}{05584}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC10\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba91c0910b3998ef15832ccafc05dc52}{05585}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC10\ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb30a737246c15c0083b4f86c0489435}{05586}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f27fa39c0181c6a64408cc099403e86}{05587}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC11\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3bc732d8de877524aeda44f930daeb0}{05588}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC11\ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826fc2b4fa17c3691954d94cc3c62bf0}{05589}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf6d436dc801f51985c254cfa1e3e03}{05590}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC12\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05591}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4e4e5b382eb8ea3385005534c009767}{05591}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC12\ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5f69fa1659a71d5ab9245d9a1480f5}{05592}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga091200114aba37c52bf3d2ba6a62e170}{05593}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC13\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2b9ef4a95a39a03b1ae6e96ba9f1dcc}{05594}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC13\ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d439d8e6b5c1641cc3bdcc2215ce312}{05595}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29eb23ff073dfba457bca9b60f0a375c}{05596}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC14\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05597}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76497df163bfee9012ca0e917db4947a}{05597}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC14\ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac644520cd1a2e99b144ce15aec8b35d1}{05598}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59bd43ae5e702828cbd8190583e42293}{05599}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC15\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ICR\_ISC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cf0bd502fa6891f4f903caff9c61c9b}{05600}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ICR\_ISC15\ \ \ \ \ \ \ \ \ HSEM\_C2ICR\_ISC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05602}05602\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C2ISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b2492df75c6fa5fd3794f0150a38c6}{05603}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae67767b97496e065e8b5dc3fe1b751c8}{05604}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd159358d350a0483ed0ffa23df6b24c}{05605}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF0\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8ca644880c7c2aca64661b8e565c374}{05606}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b1d380ae37250ebfecdf7ba39acb635}{05607}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga529071529e68160be31f46fc54bd3ebd}{05608}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF1\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga920438009232b534475e4677ea8a472e}{05609}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2746eae1546c8a0d5041cc548b7d088b}{05610}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2347bd87c5bf51d490214f56c4fab0c3}{05611}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF2\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26895c53181f8df20a58b56b679808d}{05612}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd665a56d39afb4dd67b8afff297ec36}{05613}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad626796e512e69c372a64d4f2a2904ac}{05614}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF3\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05615}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd3ef1e2e7edb5dafb7b61bf852ce418}{05615}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05616}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d717a42993f4970819122b36586e015}{05616}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde56f269a1799b39b7cef25bcf64c13}{05617}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF4\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad10833832678e7f20ac2e70644d01e45}{05618}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5b4900b0f075091b4427051f73c9ca9}{05619}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c6c1721bbc37e43ac96398dbd7b7e9d}{05620}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF5\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1755df1fdd7ca489e3603d5a56594eb9}{05621}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae10e1663a63764f33288e199b99932a8}{05622}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ff6525caa730a54bbd93b0fae6919da}{05623}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF6\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c0caf6a8b39ca5239a911890de2b2df}{05624}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05625}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8236e040df08682f6315c667e3ad1119}{05625}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa5e4feb87ebf10aa68b1f440faf3b59}{05626}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF7\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23b7ff7305d8d332952bdd9130792767}{05627}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae46aebe94e4c0984ec843f90ccb3699e}{05628}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b21e8ae15f651e343828193f7986316}{05629}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF8\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65605c91a3673defde33dbb8a17402a0}{05630}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4701718fe706bb63932867b7c73f0f}{05631}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb25c465222281736f4b69a6608f4a84}{05632}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF9\ \ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga150089bff5c842d0272cc5c9ba285549}{05633}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga299f6c3b43b0a88a0e39bff4134bb445}{05634}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF10\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f863a600bf018a3793d8c2842ec5584}{05635}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF10\ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e1455b71fd41bf1a98e00ff9356244c}{05636}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d84f43375d028d651462061e225cbf2}{05637}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF11\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bdbab3626df387cd3492be02f7b15b2}{05638}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF11\ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4d4d24b11c8949b1e170bf34429bfd2}{05639}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18e889c34803e9e465fd6ee27152915}{05640}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF12\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga255c8c5203935ac3e50aa8f446e6b6ad}{05641}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF12\ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93f5670dc629dfd93ae0af84864d182f}{05642}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27725c837d62211408c08f0b442e79f}{05643}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF13\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7923ada8683649aea496bf2facc286f1}{05644}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF13\ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad47cbb666b0aa610c9ab90e8cee97354}{05645}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee875372c6d2b4fe88d24f69aee449d9}{05646}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF14\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3cd94c01e6df8524365e937b5111f24}{05647}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF14\ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6a038072726984a3b7929b43c4bfdef}{05648}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05649}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3d9ae8b2e34a3be9b5cf3c14bf9d71}{05649}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF15\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2ISR\_ISF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c74b73b34d37fd564eb046479b8b05d}{05650}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2ISR\_ISF15\ \ \ \ \ \ \ \ \ HSEM\_C2ISR\_ISF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05652}05652\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_C2MISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7823641fc9963439c62e76814e440765}{05653}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4697d28dfc845c648cacbbfc89296606}{05654}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF0\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a684bbd22b020e4fa2a610f75202ea7}{05655}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF0\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf454cceb3839cbd1a98c3ad729b050bf}{05656}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56c0b2714f04389ff1042b3e2c870169}{05657}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF1\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga565c17587d14b10330ecbf53d9bbdb3c}{05658}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF1\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedffe8bff8c5b8931ca9d29fd5924094}{05659}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcdd5641abfdd2191549d1110b923e21}{05660}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF2\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68b4fd5777cde2b22d85304c45f03b6a}{05661}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF2\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076a4bf231bd106bd9729550f4bc8054}{05662}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95eaefeeb5d8c2fde41d365624bc8beb}{05663}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF3\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aec688eb7a79766e0abcc018e0d6027}{05664}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF3\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05665}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e31f7e0685171eb81b062b4c78534fb}{05665}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed8d5016395822b5d4926ace219bf14}{05666}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF4\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf492daa47350c509fd1701ad30cd3114}{05667}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF4\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70f93614b5d4aeba874620b135cfcfb7}{05668}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd41d3dc846b5e1d10a661de877940d}{05669}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF5\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26e80e98ce2fdbc3e17dee6b9a22d19d}{05670}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF5\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05671}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc5309cb9b0b0bcf8550973c1ef836b5}{05671}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05672}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4782dff896f7c17fbd1ae9e344d936f7}{05672}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF6\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05673}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58b30834a3a29f7602fc7c6f65bd8a55}{05673}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF6\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5913f3840b7374e3658a73e3e0dbc1b}{05674}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae600ee29e9a27d35d6c2673fd8997371}{05675}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF7\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca1645d27dda7ceaa9926ab8930cebb7}{05676}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF7\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05677}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a31fe9dc711a4938f6c26a2f8e38ff}{05677}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84707f9c124945b866140079a5b588df}{05678}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF8\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd9cbdc607f5df82c6f6631926f54bf8}{05679}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF8\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fb5a6d62ac001b7f789e7c6150e07de}{05680}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05aca5286846815b056243a7fdd96b74}{05681}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF9\_Msk\ \ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05682}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcbc3521d333c2d73eccd3ea1bdfedb3}{05682}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF9\ \ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0474dc2997795d1e9e3dabcf9620001e}{05683}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffcb733d5bc9da31463a17b58d052930}{05684}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF10\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga261c95032efd04db6148ef8244a6996c}{05685}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF10\ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05686}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dab1d0f4f1b4ae7da501354d0c2d0f3}{05686}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61f20aa53d7276de64ddce1359a674be}{05687}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF11\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d295d4ff708a3f7c77854da5ce47e1e}{05688}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF11\ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ffb969bf8b8ca49f705b4555a56712c}{05689}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd4b531f9359a4254b8a78c999e97658}{05690}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF12\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbdb922c22496c7560682978247b03d5}{05691}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF12\ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab36f08d8e0447ce78b30f01cefc15f2d}{05692}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3abd6a0cd8aa71f1d2cff46ee518ab8f}{05693}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF13\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1084fae64758755a85d0857fb6568298}{05694}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF13\ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9045c1493f5125912df82f5be2ca596}{05695}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga227cdddaad9901a858b3b425d2181d3b}{05696}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF14\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85767ef84c7802e4c84ef610e0b3b585}{05697}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF14\ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16149bec28fe7de54163e962886a481}{05698}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46ddb62d93b979a25627671b664a043d}{05699}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF15\_Msk\ \ \ \ (0x1UL\ <<\ HSEM\_C2MISR\_MISF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c566cb331b30cd18db6d4c287ea8eed}{05700}}\ \textcolor{preprocessor}{\#define\ HSEM\_C2MISR\_MISF15\ \ \ \ \ \ \ \ HSEM\_C2MISR\_MISF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05702}05702\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_CR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeac316369855a038148e9f3b72a34ef8}{05703}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_COREID\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafd882ae1f575c1110d54a1f61d41e8a}{05704}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_COREID\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ HSEM\_CR\_COREID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7ad1d0be17e3105f38c939d20b9d38e}{05705}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_COREID\ \ \ \ \ \ \ \ \ \ \ HSEM\_CR\_COREID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84013a4b1ad9e4d17afd0c3337cae3dd}{05706}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_COREID\_CPU1\ \ \ \ \ \ (0x4U\ <<\ HSEM\_CR\_COREID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3938bf3c50301fcbb1f696fccba543bd}{05707}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_COREID\_CPU2\ \ \ \ \ \ (0x8U\ <<\ HSEM\_CR\_COREID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05708}05708\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05709}05709\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_COREID\_CURRENT\ \ \ HSEM\_CR\_COREID\_CPU2}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05710}05710\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a4deb704d1b07abaead7edc3f9c2aaf}{05711}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_COREID\_CURRENT\ \ \ HSEM\_CR\_COREID\_CPU1}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05712}05712\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5550f912145ad37eeedf031bff97f75f}{05713}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a98e889022c170e65c9b98b1648310d}{05714}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ HSEM\_CR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8d7ce884a464ad3b7afa484f6042a29}{05715}}\ \textcolor{preprocessor}{\#define\ HSEM\_CR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ HSEM\_CR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05717}05717\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ HSEM\_KEYR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39d0c7e07f24dbfd04f7a9f447cc9e2}{05718}}\ \textcolor{preprocessor}{\#define\ HSEM\_KEYR\_KEY\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8c0c95beff593322882c601d6d2495a}{05719}}\ \textcolor{preprocessor}{\#define\ HSEM\_KEYR\_KEY\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ HSEM\_KEYR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7c19a443bd3ad1018ae81494eff3d2f}{05720}}\ \textcolor{preprocessor}{\#define\ HSEM\_KEYR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ HSEM\_KEYR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05722}05722\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05723}05723\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05724}05724\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Public\ Key\ Accelerator\ (PKA)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05725}05725\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05726}05726\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05727}05727\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05728}05728\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ PKA\_CR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d96519286df2536fc52f0736338ff2}{05729}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac952682bda0210067643ce3b880209b1}{05730}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_CR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15521f1fc2fcd84219548c49efb3f037}{05731}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PKA\_CR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92c7d3b52f2432f8975a470f26ab39bb}{05732}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_START\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf07d17b653e58f7aa51867e5b8b35540}{05733}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_CR\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e393656168e86509036869c8e57bbac}{05734}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PKA\_CR\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18fd6c527d9593fafaf477c68a1b6c20}{05735}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e6bcc0c722f215b5d3dde7baad41c6}{05736}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ PKA\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2883fc8a5241d75e48b7ddd2cb0a7e65}{05737}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PKA\_CR\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3831dfd209afb8dfdc3679b54ea1209}{05738}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ PKA\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d343f93f529275f071529561422d597}{05739}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ PKA\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10ff19700e3a9d1e243290930e49b7d9}{05740}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ PKA\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeefddabbba25f08ff304754b137bab0d}{05741}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ PKA\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05742}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d5f7035ae28c7388e6fc221815c5eed}{05742}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ PKA\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05743}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga522bebb8617600d24114ef1c34a49f7d}{05743}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_MODE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ PKA\_CR\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9259ec38e9202770e8008d017e5e6c}{05744}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_PROCENDIE\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88150b14a258c22d3242254899d2762c}{05745}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_PROCENDIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_CR\_PROCENDIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaddd06c7df4b80a0b0936bb1b2ca4dc}{05746}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_PROCENDIE\ \ \ \ \ \ \ \ \ \ \ PKA\_CR\_PROCENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ef4c74b8add67333369159668850ea9}{05747}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_RAMERRIE\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0412b75d229707f0563fbcba5ff6a5b}{05748}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_RAMERRIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_CR\_RAMERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8482bc1fe5b90816838d6118580821c3}{05749}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_RAMERRIE\ \ \ \ \ \ \ \ \ \ \ \ PKA\_CR\_RAMERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c843905ae4c6f6ebb7e74728c2fe1b}{05750}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_ADDRERRIE\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a6cf644d56bf502b0d756e9c4d51eb2}{05751}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_ADDRERRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_CR\_ADDRERRIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05752}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga454893b0cab73a1c2dbe18a620bf575b}{05752}}\ \textcolor{preprocessor}{\#define\ PKA\_CR\_ADDRERRIE\ \ \ \ \ \ \ \ \ \ \ PKA\_CR\_ADDRERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05754}05754\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ PKA\_SR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05755}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeadf09a38e611d9e254a155c372af00a}{05755}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcd2e932ccce42ea892154be5e05d73f}{05756}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_SR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89944cf3f9f11247b46e03cd831d85f5}{05757}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PKA\_SR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfa3a86eaae9bd33f222a371779d202c}{05758}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_PROCENDF\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab696fde12ceed11a6e1fe0d4d409f67e}{05759}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_PROCENDF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_SR\_PROCENDF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa16771b96f95f21b00da80ea12644375}{05760}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_PROCENDF\ \ \ \ \ \ \ \ \ \ \ \ PKA\_SR\_PROCENDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2276fcc1059551c0d39adf0dd1a08e6d}{05761}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_RAMERRF\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20e738dfe222f682be915be4e88281cb}{05762}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_RAMERRF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_SR\_RAMERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fd80e21bb3aa47942a6949ca4495e12}{05763}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_RAMERRF\ \ \ \ \ \ \ \ \ \ \ \ \ PKA\_SR\_RAMERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba65bc4a9ef5c74c314f0b009f2f7566}{05764}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_ADDRERRF\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c744b4edc55a6cb273abf69185d4165}{05765}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_ADDRERRF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PKA\_SR\_ADDRERRF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga770fa21cc8f4ecde6c5fcd5f81684d8a}{05766}}\ \textcolor{preprocessor}{\#define\ PKA\_SR\_ADDRERRF\ \ \ \ \ \ \ \ \ \ \ \ PKA\_SR\_ADDRERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05768}05768\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ PKA\_CLRFR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546940972d6fd0d8f3bf9ba4cede844e}{05769}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_PROCENDFC\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf678dcbf87a9a3016a2aa88cbbd1555b}{05770}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_PROCENDFC\_Msk\ \ \ \ (0x1UL\ <<\ PKA\_CLRFR\_PROCENDFC\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad28e0aff9436a7f076a7bbad9d52be81}{05771}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_PROCENDFC\ \ \ \ \ \ \ \ PKA\_CLRFR\_PROCENDFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad38fb83e00dd79eabb84d973e0154114}{05772}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_RAMERRFC\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c192960f49054de151a64a11ccbac66}{05773}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_RAMERRFC\_Msk\ \ \ \ \ (0x1UL\ <<\ PKA\_CLRFR\_RAMERRFC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cfed3ce9864726141302aa1f813b82b}{05774}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_RAMERRFC\ \ \ \ \ \ \ \ \ PKA\_CLRFR\_RAMERRFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05775}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5556659477589ee0dbe0017a0b062de2}{05775}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_ADDRERRFC\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dde984e5e0b64352c2153cbba6b6ac1}{05776}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_ADDRERRFC\_Msk\ \ \ \ (0x1UL\ <<\ PKA\_CLRFR\_ADDRERRFC\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15c2cc5ac04619b50c4f3a4513e5f195}{05777}}\ \textcolor{preprocessor}{\#define\ PKA\_CLRFR\_ADDRERRFC\ \ \ \ \ \ \ \ PKA\_CLRFR\_ADDRERRFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05779}05779\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ PKA\ RAM\ \ *************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad404750ff656e8417d388218f83cb7db}{05780}}\ \textcolor{preprocessor}{\#define\ PKA\_RAM\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05782}05782\ \textcolor{comment}{/*\ Compute\ Montgomery\ parameter\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga096ad5a8f973d15bda1476e6ad10d824}{05783}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_PARAM\_IN\_MOD\_NB\_BITS\ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac89d9020fec46519248d41e2c41a91e6}{05784}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_PARAM\_IN\_MODULUS\ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05786}05786\ \textcolor{comment}{/*\ Compute\ Montgomery\ parameter\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa743850a12a2210f11d2261b30c4ee6e}{05787}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_PARAM\_OUT\_PARAMETER\ \ \ \ \ \ \ \ ((0x594U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05789}05789\ \textcolor{comment}{/*\ Compute\ modular\ exponentiation\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3754e55970e5e4f5f60f581469393894}{05790}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_IN\_EXP\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ ((0x400U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7287befbd3fd6d6315960ecab796540}{05791}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_IN\_OP\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad34f32befbae0ab7d57715b077a92bb6}{05792}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_IN\_MONTGOMERY\_PARAM\ \ \ \ \ \ \ ((0x594U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05793}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc1359dd5f3cbc62e8d3953a8f46b9ac}{05793}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_IN\_EXPONENT\_BASE\ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7d7cfa165528a8adf69029dfdbcef35}{05794}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_IN\_EXPONENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dd47482353f900d4d68a118d32873a0}{05795}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_IN\_MODULUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05797}05797\ \textcolor{comment}{/*\ Compute\ modular\ exponentiation\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05798}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b44701ba41a081d2e87df2e503bab0a}{05798}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_OUT\_MONTGOMERY\_PARAM\ \ \ \ \ \ ((0x594U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfae7803a82ded573701cac8807487e1}{05799}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_OUT\_SM\_ALGO\_ACC1\ \ \ \ \ \ \ \ \ \ ((0x724U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05800}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad00ff6a049ce32962492e67ef03db477}{05800}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_OUT\_SM\_ALGO\_ACC2\ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05801}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9499ee17953254850edff7fc37818c86}{05801}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_OUT\_EXPONENT\_BASE\ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae785c73b34ab16ceced2952838ccc874}{05802}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_EXP\_OUT\_SM\_ALGO\_ACC3\ \ \ \ \ \ \ \ \ \ ((0xE3CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05804}05804\ \textcolor{comment}{/*\ Compute\ ECC\ scalar\ multiplication\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76a5461ccf1cef5e81e928dd6be9f027}{05805}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_EXP\_NB\_BITS\ \ \ \ \ \ \ \ \ ((0x400U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91bd35e25aa19e6c5b4e3c66233e0f57}{05806}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_OP\_NB\_BITS\ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7284a1922b71ad076ff68243bea75713}{05807}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_A\_COEFF\_SIGN\ \ \ \ \ \ \ \ ((0x408U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76f095bd47082ca7c8d680221703526a}{05808}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_A\_COEFF\ \ \ \ \ \ \ \ \ \ \ \ \ ((0x40CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5adbbc672b362e0db68f0ea95814c5f9}{05809}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_MOD\_GF\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x460U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac73993bfbfba6fe36007fb05e72c1495}{05810}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_MONTGOMERY\_PARAM\ \ \ \ ((0x4B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67adf8be9d2210c8721b9060120ad5fa}{05811}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x508U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2234a3f5926ebfff93886f911964abe2}{05812}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_INITIAL\_POINT\_X\ \ \ \ \ ((0x55CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05813}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b57b1f1065c9b8c2dc1eabbb89f6e1d}{05813}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_IN\_INITIAL\_POINT\_Y\ \ \ \ \ ((0x5B0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05815}05815\ \textcolor{comment}{/*\ Compute\ ECC\ scalar\ multiplication\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7def94123ff7cd32b103bf6c69d82178}{05816}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_RESULT\_X\ \ \ \ \ \ \ \ \ \ \ ((0x55CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13580f2bb55b19131c23ea4a4f9e34e9}{05817}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_RESULT\_Y\ \ \ \ \ \ \ \ \ \ \ ((0x5B0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e23251e61a46f2baa38d63f94c1088b}{05818}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_LAST\_DOUBLE\_X1\ \ \ \ \ ((0xDE8U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf9f6d55886320f2d605870bc9133d8e}{05819}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_LAST\_DOUBLE\_Y1\ \ \ \ \ ((0xE3CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f55774da291e146da7519ee8ade8518}{05820}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_LAST\_DOUBLE\_Z1\ \ \ \ \ ((0xE90U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga138a46085c13734a20c37010e9f127f2}{05821}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_CHECK\_POINT\_X2\ \ \ \ \ ((0xEE4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8af99f6bf80d0b77aceda5617c77e63}{05822}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_CHECK\_POINT\_Y2\ \ \ \ \ ((0xF38U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77c05a2863d0647cee657c034a99ad20}{05823}}\ \textcolor{preprocessor}{\#define\ PKA\_ECC\_SCALAR\_MUL\_OUT\_CHECK\_POINT\_Z2\ \ \ \ \ ((0xF8CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05825}05825\ \textcolor{comment}{/*\ Point\ check\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05826}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8675f6d126879b77758e811d815d4b5}{05826}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_IN\_MOD\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05827}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga025e6625aed29054fe7297142db5d4eb}{05827}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_IN\_A\_COEFF\_SIGN\ \ \ \ \ \ \ \ \ \ \ ((0x408U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e0c8e0a549ade467b1a3bcb898d5845}{05828}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_IN\_A\_COEFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x40CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb06f19a415250c28c0a173736f61ea4}{05829}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_IN\_B\_COEFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x7FCU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05830}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59587e7e81a4e3385369925fc080cd45}{05830}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_IN\_MOD\_GF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x460U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafed856bd8034fa10b5efadf505d8c3d6}{05831}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_IN\_INITIAL\_POINT\_X\ \ \ \ \ \ \ \ ((0x55CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7fbeccf30b9e5014967f1f1add6c873}{05832}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_IN\_INITIAL\_POINT\_Y\ \ \ \ \ \ \ \ ((0x5B0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05834}05834\ \textcolor{comment}{/*\ Point\ check\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae785544431aa878cbe82a70aafe88cae}{05835}}\ \textcolor{preprocessor}{\#define\ PKA\_POINT\_CHECK\_OUT\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x400U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05837}05837\ \textcolor{comment}{/*\ ECDSA\ signature\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f5e2a1110fa72b90e4d1d8b9c47e6c0}{05838}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_ORDER\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ ((0x400U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63a6b835661cb7fe16d4a77c02ad39ec}{05839}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_MOD\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6aca6a678e7ba1465bfcd47a67ca1562}{05840}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_A\_COEFF\_SIGN\ \ \ \ \ \ \ \ \ \ \ \ ((0x408U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb38a4e6dcbd9223e098643a0d16c4c9}{05841}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_A\_COEFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x40CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76e9020be6c5bfd45035bfc803227bd1}{05842}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_MOD\_GF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x460U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98c6ed08b349289c15f2700afbf1223}{05843}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_K\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x508U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905e858dae700aa2877a6377c02ad490}{05844}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_INITIAL\_POINT\_X\ \ \ \ \ \ \ \ \ ((0x55CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad560f5a5311d016fe1c5d745a7e544b1}{05845}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_INITIAL\_POINT\_Y\ \ \ \ \ \ \ \ \ ((0x5B0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga540dd18e44d8414733c1ff1b0df03f42}{05846}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_HASH\_E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xDE8U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05847}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2ccae5c6e3e0f633424731b2adf9e5d}{05847}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_PRIVATE\_KEY\_D\ \ \ \ \ \ \ \ \ \ \ ((0xE3CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16d7826636dd0eda325d406164315833}{05848}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_IN\_ORDER\_N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xE94U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05850}05850\ \textcolor{comment}{/*\ ECDSA\ signature\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72c71c055ab4faec80a114dbd02911a6}{05851}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_OUT\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xEE8U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef60b1aa0b34302b7a8564b3d2c714bb}{05852}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_OUT\_SIGNATURE\_R\ \ \ \ \ \ \ \ \ \ \ \ ((0x700U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b06a2ff35153dbe7607aee5bfaf510d}{05853}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_OUT\_SIGNATURE\_S\ \ \ \ \ \ \ \ \ \ \ \ ((0x754U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac984b8ece039e955c5a03a072ee9cc78}{05854}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_OUT\_FINAL\_POINT\_X\ \ \ \ \ \ \ \ \ \ ((0x103CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee96e6a6acab813220141b36cb229fd}{05855}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_SIGN\_OUT\_FINAL\_POINT\_Y\ \ \ \ \ \ \ \ \ \ ((0x1090U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05857}05857\ \textcolor{comment}{/*\ ECDSA\ verification\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab15fc5e0227ea09fd788003081710fe0}{05858}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_ORDER\_NB\_BITS\ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5473971a2cd9755b1e70898aec61ce51}{05859}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_MOD\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ ((0x4B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga504e9b9d298523ead42d577539d37222}{05860}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_A\_COEFF\_SIGN\ \ \ \ \ \ \ \ \ \ \ ((0x45CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914fd39471b36741381ae38891dd53be}{05861}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_A\_COEFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x460U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91354f3f785ae08d2c963ff065102bbb}{05862}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_MOD\_GF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x4B8U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace6458497c80ec381f67de75529ad9b3}{05863}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_INITIAL\_POINT\_X\ \ \ \ \ \ \ \ ((0x5E8U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1096ad7f516f11144e4dd4fa8dd6a77c}{05864}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_INITIAL\_POINT\_Y\ \ \ \ \ \ \ \ ((0x63CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9622d101c3d7b567cf00889f2a81114}{05865}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_PUBLIC\_KEY\_POINT\_X\ \ \ \ \ ((0xF40U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeecc1c77047553b87476f0f5dbbeb7c1}{05866}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_PUBLIC\_KEY\_POINT\_Y\ \ \ \ \ ((0xF94U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41dd329cfb6759d317b6f472c5da96f6}{05867}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_SIGNATURE\_R\ \ \ \ \ \ \ \ \ \ \ \ ((0x1098U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5002afaca75ad3982d0dbbbaefc1a2e}{05868}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_SIGNATURE\_S\ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7937e8b2fae7bb4114fd04c4dfbec8}{05869}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_HASH\_E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xFE8U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05870}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga767e89516d6a04a1bc26090b7d36a2c6}{05870}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_IN\_ORDER\_N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05872}05872\ \textcolor{comment}{/*\ ECDSA\ verification\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c12454a100cece59dcab76dbbebbecc}{05873}}\ \textcolor{preprocessor}{\#define\ PKA\_ECDSA\_VERIF\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x5B0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05875}05875\ \textcolor{comment}{/*\ RSA\ CRT\ exponentiation\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05876}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff75c41ee3d7fd23ac073e8ab362057}{05876}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_IN\_MOD\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae977de8d55798a8bc9bbec606668f2c9}{05877}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_IN\_DP\_CRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x65CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc633ca462416813998f739d9f61c5f8}{05878}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_IN\_DQ\_CRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e2e4d3ca8d0f2e18ca73b804699950}{05879}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_IN\_QINV\_CRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x7ECU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adf26cbea03cffcfed0ac9628192695}{05880}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_IN\_PRIME\_P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x97CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0770b7cc2bbf9006fcef45322c6f1668}{05881}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_IN\_PRIME\_Q\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5a1b307ee841e10ddf17f65f287eff}{05882}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_IN\_EXPONENT\_BASE\ \ \ \ \ \ \ \ \ \ ((0xEECU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05884}05884\ \textcolor{comment}{/*\ RSA\ CRT\ exponentiation\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac084e0064473e7810d11e3982af280c9}{05885}}\ \textcolor{preprocessor}{\#define\ PKA\_RSA\_CRT\_EXP\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x724U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05887}05887\ \textcolor{comment}{/*\ Modular\ reduction\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecedf22a058daa9f980695602a8acbf5}{05888}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_REDUC\_IN\_OP\_LENGTH\ \ \ \ \ \ \ \ \ \ \ \ ((0x400U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d352587272188b235992ff2184b2e6e}{05889}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_REDUC\_IN\_OPERAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa133ae75287f4986cac7751781993350}{05890}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_REDUC\_IN\_MOD\_LENGTH\ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d58be408e501f05c19eb0ffc0ced10a}{05891}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_REDUC\_IN\_MODULUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05893}05893\ \textcolor{comment}{/*\ Modular\ reduction\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae69fda9b752c4761043ae1d82e24958f}{05894}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_REDUC\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05896}05896\ \textcolor{comment}{/*\ Arithmetic\ addition\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f52d5ec720aaac1bb30582b09e414b9}{05897}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ADD\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf272edd1f7a44971485e0511ce9a69b5}{05898}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ADD\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c7ba68275762f35a77b1c4cd5e5eb74}{05899}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ADD\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05901}05901\ \textcolor{comment}{/*\ Arithmetic\ addition\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefa0696630d3d8bf5b3974c71e6be161}{05902}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ADD\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05904}05904\ \textcolor{comment}{/*\ Arithmetic\ subtraction\ \ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2e478041c23be18abe3158be37065f1}{05905}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_SUB\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29247f69d1d7112882f4828526038e6c}{05906}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_SUB\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05907}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad19734e71194473aa1c50c3664f8f851}{05907}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_SUB\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05909}05909\ \textcolor{comment}{/*\ Arithmetic\ subtraction\ \ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dea01f831085aeb963128e223e5ff37}{05910}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_SUB\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05912}05912\ \textcolor{comment}{/*\ Arithmetic\ multiplication\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c93632f5d8d60fe199909963e42b786}{05913}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_MUL\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6f325a75bf57d64d837fd6f6e82bdcc}{05914}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_MUL\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9c4a9feb0013bafac4d91a0ed3ce2fb}{05915}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_MUL\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05917}05917\ \textcolor{comment}{/*\ Arithmetic\ multiplication\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81443eab5926f0821868352eba22ab10}{05918}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_MUL\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05920}05920\ \textcolor{comment}{/*\ Comparison\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5316991fd162d9fe1995817755d9a82}{05921}}\ \textcolor{preprocessor}{\#define\ PKA\_COMPARISON\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136f72373e416a57b6ea8d80bc687028}{05922}}\ \textcolor{preprocessor}{\#define\ PKA\_COMPARISON\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7845e6410e95ab4c813437d57008e27d}{05923}}\ \textcolor{preprocessor}{\#define\ PKA\_COMPARISON\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05925}05925\ \textcolor{comment}{/*\ Comparison\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga673f5c3e3e6fe436b96805168bcf94d5}{05926}}\ \textcolor{preprocessor}{\#define\ PKA\_COMPARISON\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05928}05928\ \textcolor{comment}{/*\ Modular\ addition\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga160f18684f62df52373eeffad0a79cd5}{05929}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_ADD\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66dd4981b456a4a5a51103cc7de5b8b7}{05930}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_ADD\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7feb48f57cd6c4acf801402dc1c5a94}{05931}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_ADD\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b46ae6f4cb95b4f00ea5809ab03fa72}{05932}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_ADD\_IN\_OP3\_MOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05934}05934\ \textcolor{comment}{/*\ Modular\ addition\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad575eea30c3ec2407d60cf7c4ac7b724}{05935}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_ADD\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05937}05937\ \textcolor{comment}{/*\ Modular\ inversion\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44512b9aa08872790a15c7f9d30521a4}{05938}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_INV\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07f7a92a9a15c49a969fba6a6476ac59}{05939}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_INV\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05940}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a10be75aa5cabe7abb7e11e5c578637}{05940}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_INV\_IN\_OP2\_MOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05942}05942\ \textcolor{comment}{/*\ Modular\ inversion\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6828f2e421eb250dcd58fb456572feb7}{05943}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_INV\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05945}05945\ \textcolor{comment}{/*\ Modular\ subtraction\ \ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa36d784fb4e42cfa3e41a6a8372a798f}{05946}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_SUB\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ba3d7fdba806f3bcfc5c64b90912794}{05947}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_SUB\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga979c67ef5e6bcb9d34b60ab28b70cc14}{05948}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_SUB\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5260660e3daa7f3fcba3341ce7ae472}{05949}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_SUB\_IN\_OP3\_MOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05951}05951\ \textcolor{comment}{/*\ Modular\ subtraction\ \ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3faa26a98b74023d1b9fe156d1bb79}{05952}}\ \textcolor{preprocessor}{\#define\ PKA\_MODULAR\_SUB\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05954}05954\ \textcolor{comment}{/*\ Montgomery\ multiplication\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga464316d335ebbbc948a1e15c3b054875}{05955}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_MUL\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ae58fd5665c3e26d2818851475453c3}{05956}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_MUL\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50c1002f18b9a75a52d5e63385ddd635}{05957}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_MUL\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b40616662a3b9d59cf96297410ebd15}{05958}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_MUL\_IN\_OP3\_MOD\ \ \ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05960}05960\ \textcolor{comment}{/*\ Montgomery\ multiplication\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d36e9ca92587b2866d6f348cb621161}{05961}}\ \textcolor{preprocessor}{\#define\ PKA\_MONTGOMERY\_MUL\_OUT\_RESULT\ \ \ \ \ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05963}05963\ \textcolor{comment}{/*\ Generic\ Arithmetic\ input\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga611a38a82cb949a5c7fad29b77f5fe72}{05964}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ALL\_OPS\_NB\_BITS\ \ \ \ \ \ \ \ \ \ \ \ ((0x404U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3af24fa2da8b6f3cc04a4f5fe66c51b}{05965}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ALL\_OPS\_IN\_OP1\ \ \ \ \ \ \ \ \ \ \ \ \ ((0x8B4U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga032711d2020c13cdc537bad78c84bedd}{05966}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ALL\_OPS\_IN\_OP2\ \ \ \ \ \ \ \ \ \ \ \ \ ((0xA44U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae30da87bef17994297b3a7a01271f4c2}{05967}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ALL\_OPS\_IN\_OP3\ \ \ \ \ \ \ \ \ \ \ \ \ ((0xD5CU\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05969}05969\ \textcolor{comment}{/*\ Generic\ Arithmetic\ output\ data\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1fb1cd6129bbc241ab0a4a2fdd85306}{05970}}\ \textcolor{preprocessor}{\#define\ PKA\_ARITHMETIC\_ALL\_OPS\_OUT\_RESULT\ \ \ \ \ \ \ \ \ ((0xBD0U\ -\/\ PKA\_RAM\_OFFSET)>>2)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05972}05972\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05973}05973\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05974}05974\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Power\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05975}05975\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05976}05976\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05977}05977\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05978}05978\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{05979}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d48b051fd88b83b1aab4183f901aa6a}{05980}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf533ae177088e3bea24206d65fdb8989}{05981}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{05982}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{05983}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c03dcac3c3875675552229e02b9840a}{05984}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ad0197eed40b1574ee7ee32b6e88d0}{05986}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_SUBGHZSPINSSSEL\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05987}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46eeb2e509d8b0c62d26173e99edfeaf}{05987}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_SUBGHZSPINSSSEL\_Msk\ \ \ \ (0x1UL\ <<\ PWR\_CR1\_SUBGHZSPINSSSEL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96179eab3b100e0220155fe13e95e077}{05988}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_SUBGHZSPINSSSEL\ \ \ \ \ \ \ \ PWR\_CR1\_SUBGHZSPINSSSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacae416982a3d77d3cce166ac47416677}{05990}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5f534fe6ee6eea8c262b3f1c4270ab3}{05991}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_FPDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05992}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9eef6d61446a71341488348cbe71414}{05992}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_FPDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4064f08d7d49fb21263bd2914bdb60e1}{05994}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPDS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5d9c30c7310ffee7ee5b9b3d4cd14c}{05995}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_FPDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07c7e0a09cbe9b8effd90818a2ee5241}{05996}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_FPDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_FPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05998}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b070d9d7df497c35ed02b9d2899e15}{05998}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l05999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f70526c8d2411d1172df0c8830e5689}{05999}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_DBP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09950f76d292eb9d01f72dd825082f1b}{06000}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06002}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815b101423533a1ae4985005a2bf2dd3}{06002}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dfbe64c96ed67690ff013965877df4d}{06003}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0de060b7b7fbbb12926c28cf5252c61}{06004}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{06005}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacc72946b4e421a4279cd7340f3135db}{06006}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad918ead196f1fdbda61c14be28f98104}{06008}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19c07c31ef996836fa71bf90ced48760}{06009}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f44f2d21d09b8200203851c6b7bac5}{06010}}\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06012}06012\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06013}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5e64caa34c8a4094e063f4ae24873d8}{06013}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06014}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace8d26c78f270844dbe4d7136d7379b4}{06014}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06015}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd4b7fcf83841d5063a413eb6557bd8}{06015}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c6487062efcec011109f40e1fd98f9}{06017}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad8d978a187bb09239f2208baa0416a3}{06018}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR2\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4b697d94b29f811dca702a8dfcd8266}{06019}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{06020}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{06021}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR2\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{06022}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ PWR\_CR2\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5daa79f32e44553d7e51fd48a12259c9}{06024}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e97d48b7fb78a6c61f2ad2a167dd42b}{06025}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06026}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80af65fcb8afdaf6bbe6c2effabbac8c}{06026}}\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06028}06028\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR3\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga890ace99c336a6bda3cd380196bb0ede}{06029}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06030}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee069d3f1c0f287f7af6690f9fba6011}{06030}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x07UL\ <<\ PWR\_CR3\_EWUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06031}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd81a36df9d6c650511a6b4670707748}{06031}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6952288a8b9e11a8d68020f85d7d7e0}{06032}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga582515d6641006a10ae00fcf387fec7b}{06033}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{06034}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga642500c0148b4468dac29efd8a5d6de4}{06035}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab27d5233849940e027f97c8a9319cebb}{06036}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036dea83addcbda947918308749aef3e}{06037}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60a7ce9fdfc3bb70495d7bb59684f6b7}{06038}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5267c22e9f610ffc0173a8e22a296728}{06039}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06040}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16bb381527e4565b3bd417c173bde522}{06040}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20bb903b9b3292f0a61a7c7a8e712e06}{06042}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_ULPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a15575d657c904509cee7865926aca8}{06043}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_ULPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_ULPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06044}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433fdb140106531e289704c17ee1971d}{06044}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_ULPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_ULPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0fabd8f67046e0f79ac676cc689c07}{06046}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWPVD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31ffdab0bde14d5cdc6e715e158a3644}{06047}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWPVD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWPVD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a89fd06de0cab48b397911aa6486295}{06048}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWPVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWPVD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3b1c3d31c4c04a77dfc5e515fd528dd}{06050}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06051}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0c446f9b9c946e08323166f8cd66feb}{06051}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_RRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cd066e703bf15c5cde88b673f99686f}{06052}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_RRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae56200c1289b3c1cc1d03da5044e7a29}{06054}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06055}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{06055}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_APC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2217dfc0235df242e58c074f5f3f4de}{06056}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06058}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1877b662c9961fc17b0f4ea7b7535142}{06058}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWRFBUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06059}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e9ba22342b7462eb5f25df95d7bb44b}{06059}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWRFBUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWRFBUSY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06060}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f77953264f982964b00f0d9e3ae02f9}{06060}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWRFBUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWRFBUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06061}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e08b344172b5bac4fd88c62a3a8c4f7}{06061}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWRFIRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d819cb17764f1a56ed8853698a4aade}{06062}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWRFIRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWRFIRQ\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06063}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1d40badb1307f58508af771580a5939}{06063}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWRFIRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWRFIRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06065}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6cad30e6d30c0717370be296c29c479}{06065}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EC2H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06066}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e5faf7e0cdec1ce3bc24418df93284}{06066}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EC2H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EC2H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06067}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7d79d75450ca0651d48d21716ed74e8}{06067}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EC2H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EC2H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c450cb7044cbd43a5c8395181ddf3a5}{06069}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWUL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac399f57ad4513125f3d8c73e7016bac9}{06070}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWUL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EIWUL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06071}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f500918c09da1102b73a7811099648}{06071}}\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWUL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EIWUL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06073}06073\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR4\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ccef4fb045f216770cdd6547455db6}{06074}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3b70dec55bf73ec4176568e1942d71a}{06075}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb881b2131d164390abd9046375a465}{06076}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab45efe04603fc8ebf3ed405a7770c7a2}{06077}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecbcb453b609f134e765aaa19f46f2c9}{06078}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633d809286b1e03055734e7eb447b00e}{06079}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f19564c3b49154ac110ac5db873483}{06080}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga689e4bad5f1bc94a3cda907c478a9acf}{06081}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06082}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a3b7f0e80a3db7c58fcabcb4c6c0358}{06082}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bdb878d60aa061592943740181c5ad7}{06084}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga349a505f85065abfe716cd1fd35539b4}{06085}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06086}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cb65a447514614845b72f00250728cb}{06086}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06087}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47819ae9a8182e84df37f212f0b9b301}{06087}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06088}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1019e7736b4ba30c1e7c2275f5a104b}{06088}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6932c5d73145f26e380271c73ac97a8f}{06089}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73d7414fedbf1113716c20367cfc6703}{06091}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WRFBUSYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06092}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7e26b5b6540eb61720b43e5a0b47e17}{06092}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WRFBUSYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WRFBUSYP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06093}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecb45e6a22ba24f145c886e893d0cdd4}{06093}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WRFBUSYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WRFBUSYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797508dbda348d95328f6425047a5239}{06095}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_C2BOOT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06096}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada7d91a2e5aa5ae89bb93842c825c6b1}{06096}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_C2BOOT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_C2BOOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06097}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga402e57ca13b8b25ef4e416a75c29c78b}{06097}}\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_C2BOOT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_C2BOOT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06099}06099\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e71753df13cbe45a682782dd52d7188}{06100}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06101}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ab4eafaa5b521406a181e970c4e5f04}{06101}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ PWR\_SR1\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06102}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cee25727108665face0ac2f709fcb72}{06102}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06103}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c48cb5a0f8b86dc09d5ce1d496d795c}{06103}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06104}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7cce63b523402f2ffea81b585fe3ef5}{06104}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06105}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e5ea0407844efe67f89d52468199bf9}{06105}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe957f4d65ef6b7f263b1f0924a30f8}{06106}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2da4b6c791875ae30474e2a13cb0af37}{06107}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06108}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{06108}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06109}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga848c1f7ed3fc5a18315fb48944fcc096}{06109}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ee47e810678a998df7b130c61c76dc6}{06110}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06111}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ff45092647d089b93361f5cbaf6b1a1}{06111}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad437f61dfc852f21b3bbd440077e8e93}{06113}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WPVDF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab831f965d7dc837dfdcac937edd4f3da}{06114}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WPVDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WPVDF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab43e8b42681166c667995b6141dec874}{06115}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WPVDF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WPVDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4a4fafb2dd0331c0c513ec173743d3}{06117}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WRFBUSYF\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06118}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac612be887e60b11c760603648abb6239}{06118}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WRFBUSYF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WRFBUSYF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1de98ac793b0fdaea47fa69362bc695}{06119}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WRFBUSYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WRFBUSYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga004bb090c39affe15cf9aa0a400b651e}{06121}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_C2HF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35a019f4c94b0f3b657923f2de75b605}{06122}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_C2HF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_C2HF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababaec818e240486bb63352f4f43c2da}{06123}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_C2HF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_C2HF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06125}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17e157e6252e1503b6c6bb528c8776e}{06125}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3292409f4ace61d403b652bb0ded849c}{06126}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUFI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{06127}}\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06129}06129\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9719ea888fbfaa014399a04e22c6a}{06130}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_C2BOOTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83dae245918b1ff1d1d8cab920bcfac4}{06131}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_C2BOOTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_C2BOOTS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e6afe44b786815fd8204da3144a62a0}{06132}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_C2BOOTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_C2BOOTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89b01f500621789caca89283dccaa5e6}{06134}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFBUSYS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60162f3228b8ca8ab3af8aa34fbbc40e}{06135}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFBUSYS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_RFBUSYS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada467c747b8c59a84cb0c4da6a50e199}{06136}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFBUSYS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_RFBUSYS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b5668f5effb0d9d1415ed1d11eb181}{06138}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFBUSYMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga536b8584c7c8c4fba44519579d3af27b}{06139}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFBUSYMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_RFBUSYMS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e29908c6e4e9e1d2fa8476e20885d36}{06140}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFBUSYMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_RFBUSYMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf027d4ae1d888ffa6aadee3dfa9d2f6}{06142}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_SMPSRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc2d72f1c0f2a8524b58a6d1b7c03d00}{06143}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_SMPSRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_SMPSRDY\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga427d5cd60cf32a78c63699ccf6a382c3}{06144}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_SMPSRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_SMPSRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa981b650cb50e500286405c2788ea2f7}{06145}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_LDORDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc5310642f719909f5df4bb86a5850c7}{06146}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_LDORDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_LDORDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7fa12a3d7ed1b92d5a61c1999bb67a0}{06147}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_LDORDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_LDORDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06149}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb45c348423b8662b0768e6886caf5bc}{06149}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFEOLF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec6f965f643740cb4c5df07cf752f914}{06150}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFEOLF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_RFEOLF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99ed69514332e01af0fba4cce72f5697}{06151}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_RFEOLF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_RFEOLF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae11f1f8e8216fb1472f2ad97cf1a8c9e}{06153}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGMRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa569a17ab519409d07fbb3a42a303615}{06154}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGMRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGMRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36ab0b30c8629b47e61ba1a6b333f588}{06155}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGMRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGMRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53b0ecf9d437268ff9fe3bc773e228}{06157}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_FLASHRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76ac881967c5fe9157a6e83e2a24ac31}{06158}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_FLASHRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_FLASHRDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac26dee23f342d237a4792412ddd49014}{06159}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_FLASHRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_FLASHRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec5679fae132b06386690a6008210ab8}{06161}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{06162}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga911a8a399671b6dc3fca4948f1ad6872}{06163}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff23f66315da4c825502c360b7855988}{06164}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3314b8d9a65423906e4b7dc6da6152c}{06165}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{06166}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb351da51286ac6ecef463e03c665e85}{06168}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77731b81c1c30295b5638e1502df5ab6}{06169}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_VOSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa16cbf806601b43cdbcba10b444c7f81}{06170}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee1497d70f726a937ae20688e75f23a}{06171}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06172}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37bd23d53172d09b3e1a19f7bc7a6d06}{06172}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVDO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fea15ae013036a5a24db22a52ca3147}{06173}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f456297caa1bdf56316aeaeeb2eae4}{06175}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3689cfd285737059dbb4a748dbf117e1}{06176}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06177}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed2a4928dc037f410049cf67cde12a52}{06177}}\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06179}06179\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ac91a81ed0c084e866916d3f8ba16d3}{06180}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db68cb99dedae6f165584bfe2063920}{06181}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_SCR\_CWUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06182}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab617e1bb3dca54f12c80d4c5b3a0ee3c}{06182}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06183}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6909ba44c7142a50c39b58cb72ef464}{06183}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06184}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142fa620aec1ce292870d2a88c8e4bfc}{06184}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a12f5af4994abe5b34cf7eae3dacf70}{06185}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad97b48b66e135768b645abbf6ca4a0c8}{06186}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a59ab189af3edee39d5f86586c1d4a}{06187}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4128b0b9a09d2443ce0e4eef81177a8d}{06188}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06189}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80713e25e31ad64073d8ab9c9cd9248f}{06189}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe80c512090943bc2e4aea5068bed2c0}{06190}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b435bfeeeb80cd6e640fa6f9210649a}{06191}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06193}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f34b23af0231421e8ec6d6b0d47f6fc}{06193}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWPVDF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73e0c8f9a176fb2dabebbaceb78b6b8c}{06194}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWPVDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWPVDF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84bb8804fb6868ce0178770500e91451}{06195}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWPVDF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWPVDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06197}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ce84af0d9901aa2ab7486c0ad5d8473}{06197}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWRFBUSYF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06198}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89d83275efba81133c114b398aadc14e}{06198}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWRFBUSYF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWRFBUSYF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad75c763009ac3a6e4aa78a213ff3988f}{06199}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWRFBUSYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWRFBUSYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0945424dab150c660eea604a43e54c0e}{06201}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CC2HF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57618e4009308e4f6843e5b275e675d5}{06202}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CC2HF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CC2HF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1af109a7abb9d0bb7f772175b8730a8b}{06203}}\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CC2HF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CC2HF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06205}06205\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR5\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4954412a759fb85046518fa7e5506b9d}{06206}}\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_RFEOLEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b4d2701cb692fbcdc2c11c59cb78da9}{06207}}\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_RFEOLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR5\_RFEOLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2a22fb7f751fe39d3536111af88756c}{06208}}\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_RFEOLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR5\_RFEOLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d566721bb84e086dafcf366dc068834}{06210}}\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_SMPSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06211}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4fa94dac12f48f08eb46683ad9bf4a6}{06211}}\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_SMPSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR5\_SMPSEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06212}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad56cd8b6a4178a44439c09243b64703c}{06212}}\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_SMPSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR5\_SMPSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06214}06214\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRA\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0cd6af8f81412067e7d23b3c36f5dde}{06215}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59b53d54c8c70d2afc6586b115db7aaf}{06216}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga169c59fcd30cd6255743d076f51e6332}{06217}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga629e0da7ec1b23adfa6373a0b7db9bde}{06218}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ef14597b5a97e2cae2be52962e5323b}{06219}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga247c10f6a0573e1ac870a1a4de58ecc3}{06220}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee78b6346ef5d6d916576aff68b47d6}{06221}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e82a239452bb018157e3656eccf3afb}{06222}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4dea15b84bf7b96f70e3ff1b47f5637}{06223}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga670de3c49c1c3070982952fcc4ae3151}{06224}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae0d70425d15078cf339b01c7b8190a}{06225}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac091a74842ea29ed914029a65058702d}{06226}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c9c0fd85bb245adb777961d58ab19cf}{06227}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02aeb0f5747375daee2488ee818535de}{06228}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a7945818e176f22294889671cefcc5}{06229}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18bf019c1eff15ed18a20dd1a0549785}{06230}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28bb70b37b8d2539538d27510c554272}{06231}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49a21e0d55ef3b7c9e4b7904a51ee4e4}{06232}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga439f5bfb949c44eaa8424a1d42e57978}{06233}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403ab985c027f1b20022c764687e00a4}{06234}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a03fc634507c4acd78f5a3d862e682a}{06235}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7349048f35790b5ff909644ea333f3}{06236}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05ab6805e6783126974d0e3dcb2a4d3}{06237}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcc5bae0e836f9dced965b9ea5be7efb}{06238}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76804cc15c428dbe38048568522e5b0d}{06239}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2d5a3368e444f279a7af166c9823cd5}{06240}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a388db394ce5118cbcc6f51d63b7aa2}{06241}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga177f2edd73d9db4e925748c295db7a84}{06242}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9dde6ee2c091baf19521149febaf7dd}{06243}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06244}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96c73bae1a8797e0b0bb20840bbacb96}{06244}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga038a379d62e20e4aef961e720be97e31}{06245}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbe03ce2b32c6d2d99f96eb370471439}{06246}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cc170ec9f694d2e53e4185386539ab9}{06247}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9db544bca1fc218ee63a783f56cce7d3}{06248}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e22caf5cbbfec057ab9b61e47e85ea1}{06249}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d18f1f2f4dae41593a9485bfa94d3c}{06250}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a254cb47b1edba3f930d4a0f967d193}{06251}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga413606379c8e0c1a3e1038cde7f30868}{06252}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24ea01deb040e636ed39d21098f25d4e}{06253}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37bee63471a1e3adadd36d2ad9d56a0}{06254}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30fca5031723da3035cd0ac84416c8e2}{06255}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ea0cce66170e2ccf02106afb53d1be1}{06256}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf90614f35ad1ba6bf5df66e348d12765}{06257}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa28f66623d5d66327d1453fd875e1ad1}{06258}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c0fa9af0bcee6ec62c9bc0ab88d362d}{06259}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5484e1871ca5dcc376cb8af8c09e31d8}{06260}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabee7372783982d4d000e2e847c8dc630}{06261}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b3dcecac6d5bf3fb594f4842d6b97d6}{06262}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06264}06264\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRA\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2c3d576c278f7a457df84055f462389}{06265}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53e3de4f8ac77a779a98b3aa3080a64d}{06266}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe33ba93d8caeda571f2d255494f2caa}{06267}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad78cb2c80a668fd49f46a967a2127504}{06268}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa539589ee6592bc1f92bc036675162e6}{06269}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae89c2b6bcc82f0c028e3e04e393cf264}{06270}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15678ed9bb3c2b725c34fb874ff86136}{06271}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc7cc88265568e8ef7b0e8978eeaa3f4}{06272}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga771a8cc2433de6e3190618a12211d750}{06273}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64cc691124fc29facfe95b4df899e7a5}{06274}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06275}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab44ba6d2692ecba3213aaf1236f6a985}{06275}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06276}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c253f1fdca9a3927853daad5031d351}{06276}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a0ecd9ecfa15126d8696a37e69c0fdc}{06277}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a027d892d2f7122794c13c4d937140d}{06278}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3760e2a24c021505475f49022333a96c}{06279}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55557de68f97e4e0b6108354cf6efb8f}{06280}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bfb96db542041102de79fc11bb01d06}{06281}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc699a7651005b7b93e4fae230b3ef2e}{06282}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad61d97c2c9d34986e5b3cd9e0870d05e}{06283}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga518779284420c211407770d6f434c901}{06284}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dca195c3d39108d4e9feb4f1fa431c5}{06285}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedffd27dd8213ee6d9ce7a36ef3c59f7}{06286}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9df96cb99663dc62934da321aaecf8b1}{06287}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf09275b29798705676d45c9c785f9976}{06288}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f5e3867af8ea44974af1d92914a284a}{06289}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93a982eda80652cae76ed398ca60ccd0}{06290}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bcf52d2e7e1c34d4ea601c3ceddd04d}{06291}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3eb54d20e7bef07008a7837c284d296}{06292}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga089cccb2c6553fa1b178e4e0ba9220ad}{06293}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88e244d97c388adb98fd406c08666f24}{06294}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7ebea38c0b6b349fce78effaa420d4f}{06295}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga275d31c4a20ced7408cb555667c1d425}{06296}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb64169709bc6bb557076f5a85fe1504}{06297}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad395e265266e0c56a387648afd486dea}{06298}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06299}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3af2137078270558bd54576674e11c8}{06299}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39758c425db38f7ae510c37b9e64722c}{06300}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b832656ec96ed007078821cce9c6b7f}{06301}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga088f08cd4ff10d16a3e8233d50082e40}{06302}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91911c5d20a197108c51537b04958b02}{06303}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd9a83e26cd32e17d3c1cd887db5cfb8}{06304}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3e66317cb4c8aefadfe36ae5c8dd381}{06305}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0b9a7516ce327e5ced74043ed9de677}{06306}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dd3afc029de4dfff0d8cfcc87c7a6d3}{06307}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga700d6c54773f659bc57c38afeb86bf51}{06308}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab64428d4a9dab9efce521cd7d923af64}{06309}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f6bc2b13e80315e8f894d6197d01a26}{06310}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e2c2ba80aa038722780130a44b85394}{06311}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7e54c4a3d156d5be7a1bfd04cdaf908}{06312}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06314}06314\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRB\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8b7bea6f361243a5e3b6d81c69bd87e}{06315}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97a79251e6862e306db3a66efef348ce}{06316}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga511b67a6d2a4745e92351a619b4aaa97}{06317}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5c5009035dd58e45306c498d7e8eb10}{06318}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga185637d506df5bfb727bc67ff3f0d383}{06319}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4868b26376c5ce38025c617d9a45a81}{06320}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27d1ce9e24b3da46b16009f2561dcfae}{06321}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4a9b734d743bff18dee0f4ef45f8a72}{06322}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee1eaf52a2e5d28819edc4c0de2e2bd}{06323}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07487edcbbb35a207865aae0253ea6b}{06324}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3811a7f8aa304f48a6c37260bedbd3b}{06325}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90577c39614de0671db781f5168a2086}{06326}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde93a40d94750cadb48323667762920}{06327}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5856601dc7cc0fd024c066265cd66ab5}{06328}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffa2061e37dad37437f5cb47be294a6}{06329}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga793c8e552b6fa6aec7350005d9fda52b}{06330}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab850e2a2514542723a500e110e08d437}{06331}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9178627a0718dfff48a9adf6bc0f963b}{06332}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc77e13b38d72308d212810b2b16c15e}{06333}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga611c3f3c049a2b9fc3df268417d220fe}{06334}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdeb9e492aedae104ed536c66f8603db}{06335}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacec5e29d6274e8b701daf4534e3514d3}{06336}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga229b88fe3d8743a07df6944091110d46}{06337}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga263cdba9a8ee852bb343a38ebab11833}{06338}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5590a9f417a532470e2b3178a6899c7a}{06339}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab52e58aa2430efd8ce4c3b56f25449c2}{06340}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325bd47d4e80182dd0d4df86de234f08}{06341}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ae120fd449195f2455cdef163db8c9f}{06342}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf60a9b563507d91e4e7df6a82bab5b2f}{06343}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd07d527d46866c35a88f22f54f984b0}{06344}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74bb1101f66400f74c95b555784f37b5}{06345}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb9df3c7cf2671832def322015e83a4c}{06346}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0656dd1959661573b20a5db7ac20708}{06347}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30691353878c50965f53ddee71c7e1c9}{06348}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06349}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d621fd8a99b329fcc3ebe2e00e0e2be}{06349}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7891d31a8e1a142f7b0fa18bda9e959}{06350}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1fba71e90962e03ad54ddf82985de8}{06351}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga945c238b75adbc46ffd1f94cc5d35e7e}{06352}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc4091b0e1fbab30f23af34741e3173}{06353}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba1fbccd78a058c4c6831be8c7e755a2}{06354}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39ea122f3c6baf3a4043160d6fcd0cb6}{06355}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65b1ef48ac1593f33850cd9bf05343b3}{06356}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2f0c341d6b79a3d3d2216b8f4ee76ab}{06357}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06358}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50352afabef5f92da21a1231e8fc782b}{06358}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c81bbc64b7903d2a1b0269d6d52a284}{06359}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da4c20cccb252d9f087126a73a07186}{06360}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b43872f66b27a4b3384744a7de806b8}{06361}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a82158bc0e841126c7cf09e466d11ba}{06362}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06364}06364\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRB\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae417e1645b8d1b98a5ac5f6defa451d7}{06365}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a6344178b5b993cc95a9be40746d0a}{06366}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bdff78a4b11bef7547e0d893ee7b7d5}{06367}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2880d667bf52525e768a62eda921ec}{06368}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79729f14980ea1adcac3e0137ad4f6ec}{06369}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06370}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70a3b62e431b262b4d225d25d2ec1feb}{06370}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae549efff8a110c267e6d2b3d2d136724}{06371}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga185a1fcee5d53fd424293212fc69a67c}{06372}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga646605e005f43ead924a6fc563fddf0a}{06373}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88068f97a716a8bf83b651d0ca7190cf}{06374}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06e013f883e0f8800bd2b070ff05c6fd}{06375}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17c1856e03317e444f6b5f4a54072790}{06376}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02f3dff2c02f51e4142ee1d758a0ae83}{06377}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40bddd9bb8a807bac1d612bd685f1e94}{06378}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac86c72b79137e208ff9d2f1268a7ac99}{06379}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e99cc40a6641c50ace6eaa279d9ddb}{06380}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88c9599e11d339cf5256bfa0d9014c20}{06381}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8518c45d35163e51774548032a3670f0}{06382}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8ffb991583aa120a322ce8ae77e31b}{06383}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ebfbbf6a82ccaa00eb6bbae36946e5}{06384}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8aca8a173ba6e7feebceab89fa9c091}{06385}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80a196376969123af74aff2f0c1c78a}{06386}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf97c7daa768c5be12529068b9af64711}{06387}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49fb2b285d7e997e7a75072a892c28c6}{06388}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99ca1c1a450b01060a51e831ad85bbe9}{06389}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba1a142c95aca29ea195edcdd1510c5}{06390}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ff351a0b6cbb045bda3662e11b7b02e}{06391}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7d585726d8c1fc402300603754bb148}{06392}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7950ae13b792c51cbcd96244976dda93}{06393}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab}{06394}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb06a08fa1fb2014d72197fb47244a86}{06395}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43185721139c1f82cce33f0c559a333a}{06396}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34ce803d2dafb5f99c5b621222a8ccda}{06397}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c8ad927e9539b8ad087d43373b980b}{06398}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e8b8e6e89b9257dbf271de2a70039ec}{06399}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeadd3241eb26dd0de6ad44ac878ffed}{06400}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77d1ce4d10b6632fab732eee1f686170}{06401}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7108f4c1f332fb89e49cec215be82a6f}{06402}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac812e3841c1d2c7e3f17be6934b17754}{06403}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb59c3cbe6e97fe24bd8d8048a5aa177}{06404}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b6a69d9995a4bb0349c3abc06455109}{06405}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga194138623bfc79166685917211cf171c}{06406}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00891f1a86392e073489c8aa8c9d8c45}{06407}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0f6e2f3d4d1924889bcd59d2e3f9c4}{06408}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da678c53f34c77f39409eda53f793e2}{06409}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga043a13c2c316ebb7e16ca093b54f978f}{06410}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b170531e58f4b880cd586eb0aa0b8d7}{06411}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71a53829f108029eaef213068691ea2f}{06412}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06414}06414\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRC\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd169f4fed66ee20777b3e24e9f5504}{06415}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06a2e8cae26a5fa6b05ff698a6b65b56}{06416}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga046229fb09e925690d4d6ec66c9ae06b}{06417}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37e6d1af6ba12e9b4eb43f401eb247a1}{06418}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga651dd7a106fea5d8e1de2c1ea8ca56ca}{06419}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a4100baf8ef865087244f84dbba9134}{06420}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48a269ce8ad9447f65fb15f3c1a43bae}{06421}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b1dc9d3096bd558b207f546e38ce5a}{06422}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2138683c7ec914c2a9df05985a2a4981}{06423}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3d9ea52bba4e87cff86ccafe40600c}{06424}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad22badd8908bc488775ef31d9b7295b6}{06425}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b429a4ba2f61690da469884e9d40a42}{06426}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38c031672a9d86067e0c982e85aad04f}{06427}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac176491e7a952894ed8e2fb0f3095fdc}{06428}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76dc59c81842b8d108b79e0763b57549}{06429}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab8a65ead937dd66f47dfb917973607b}{06430}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a91e26e448892088eecee710d11a8b7}{06431}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae162bdf158cd3698678f0a09e1d6f554}{06432}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga115b83aa7f45ff109dd9ad68221b92b2}{06433}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cb9b3cf8860312c689cab4b3ae050a9}{06434}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e4c8f7ea80f3289de4ddbebeff6243d}{06435}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82b8ba2328511028baa2d19f3d04bf1b}{06436}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c29d1494321ada2ff34fbb70f053e0}{06437}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d0f6a1b0a1d3bb63f223feca0789cc6}{06438}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21f2fd04cc7267e14486e4cc3bc986e3}{06439}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1709fdf9272586848e07ec26681ef02}{06440}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e1bc8e91670bb5a3f29e9d05c79d879}{06441}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74512b608c5d148e828408fde672bad7}{06442}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf85fa303abe85c2039ef9e178111dc6d}{06443}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fe36860f65a255740c13e5a8eff44cb}{06444}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06446}06446\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRC\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca38d641ff941503ff9c86b2bd072150}{06447}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea5b914e2e2d14ff835a0b0038d0076}{06448}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08e93891d098e450b30a20f368b3b016}{06449}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a0a1b69a467563e5df3e14b4b9f33a4}{06450}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1e369820a995c0d05770e4bdd6ffb21}{06451}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9430b83f56aeaa4bc18e56fab9d0933b}{06452}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da5939c4f9f2ccffce2524144d67a72}{06453}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7324f79ce0c59e4015119516949ad1b}{06454}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0166e629b31c38191eba9daaa6e5857}{06455}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa639d691ff56d46bc82bc7302849cfd0}{06456}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab78136abe805477e35b3c05e3a46ad6a}{06457}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed3afb5b6228139571eec959f08ca6f}{06458}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga736560cea02ac6a1967b147d546339f5}{06459}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef3149e8820a3f4acda984709cea9e7e}{06460}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0af268d587a5d3c1a02c06791da6ea4}{06461}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade9db08a712a3a3bfe995c30b1469570}{06462}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a22ef2ebee09e18ca01bb42691d1a2}{06463}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e1a8823acaafffc7c6851d708ea166}{06464}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee5b2fb7bab0ed9695f107012a9eda6}{06465}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45a5cb494862dbaf5adfff577d61c727}{06466}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8240b11fc928de312d5c8f9153e7f923}{06467}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf87ceedbb4bcb9b438e16cb730002660}{06468}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf4feb5254b2653391c97eaa73792c84}{06469}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c6766e19dbd465fdcc14f06aa6bf1a8}{06470}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7db0cf632d3b6f601cccbaf19b57e1}{06471}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58433c2ed925858ecf2b4fe7426bfe23}{06472}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d3d7adc6dc23b6ac775513ddc96c059}{06473}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabd21c6be7914d1bca8b967378830b97}{06474}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea93537beb0f87d616f9dcc75152639}{06475}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8583cebcda7ee9ed53b75c783fd8174}{06476}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06478}06478\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRH\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60b2d96e11c53a1078f9fb8f59b15bce}{06479}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRH\_PH3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0deee8545f35f418758c9ccd7aa7919e}{06480}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRH\_PH3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRH\_PH3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c59c5bebe83dadd77e099a9a834be42}{06481}}\ \textcolor{preprocessor}{\#define\ PWR\_PUCRH\_PH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRH\_PH3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06483}06483\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRH\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f4e79796319ef3757a97e072cd25ee}{06484}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRH\_PH3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d7658f59e0834327b69765ae0bb34dc}{06485}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRH\_PH3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRH\_PH3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c614e449f25887d23b06638be6e451}{06486}}\ \textcolor{preprocessor}{\#define\ PWR\_PDCRH\_PH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRH\_PH3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06488}06488\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_C2CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb773d5c1661add30b9e5b7af83f1c0}{06489}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_LPMS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12659434a1144e8380646ff7bed7ce6}{06490}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_C2CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad224073ef19493300eb231d410520da8}{06491}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_LPMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab34b9a9bf2a803a0f41644e48675b776}{06492}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_LPMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7729a2e766b476453633ef62fb1536c3}{06493}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_LPMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_C2CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac94c76f006ed08820c161279b4c40015}{06494}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_LPMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ PWR\_C2CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafde94936a8a7b67c63f423e5a1960983}{06496}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_FPDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0de64df0a3bb50d759b5c19053de4f3d}{06497}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_FPDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR1\_FPDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e0e605f82d44acf348f26510b9b8a0b}{06498}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_FPDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR1\_FPDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62f501e55760973dbe227ffc9fc4feee}{06500}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_FPDS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18f50964af9b265e61580cf511b9c57a}{06501}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_FPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR1\_FPDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f6e212f29d69fdf0d45218586e74c95}{06502}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR1\_FPDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR1\_FPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06504}06504\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_C2CR3\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06505}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1e6c4b9c8d3c8210c59f300d144eced}{06505}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac704fb79347a8ea82a27b6f57dd26d81}{06506}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x07UL\ <<\ PWR\_C2CR3\_EWUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea9edc75b788d24c62617f32382e0a8b}{06507}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0d330d6d685c972a2551b9a37bb71c6}{06508}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066c8c60a26ea81bafb019f36c97e3aa}{06509}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_EWUP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62812e3c7940eb711421d1b39c82f8df}{06510}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26a95c9830985502daf4c679ffe44793}{06511}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab08f82142d4582bc3d9884580cca8fbf}{06512}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_EWUP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633ad7d940adedf10f5b7ccd01a53e44}{06513}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga796c227fe50605725b3184c8f801077d}{06514}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bf70cc81ff403498328c7f6de2ea732}{06515}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_EWUP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga997028d96d6c114591f66bbc48482caf}{06516}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70250f4b5490cb7386bc3ea9d55bc5a0}{06518}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWPVD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0549ddd8f8976b8ee9286e00e5e4ce52}{06519}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWPVD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_EWPVD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4a6caca8588c19361430c316f1a8a68}{06520}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWPVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EWPVD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40339cbf410189d205e24c349d829e20}{06522}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_APC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd7735bddd23f79ab62bfd659f5ee7b3}{06523}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_APC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61657408a4197733e4cddef150d42523}{06524}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_APC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb90379eb1241cd7eae101fef0cdc9ef}{06526}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWRFBUSY\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1da8d826c96928b0327de4bfa29e3d}{06527}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWRFBUSY\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_EWRFBUSY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c096d444bfebe3195023db75f898196}{06528}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWRFBUSY\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EWRFBUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0afd630acfa5d2bcd34ba15943ec727b}{06529}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWRFIRQ\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97cbbcbd204b6a15bb74245f1cbf4736}{06530}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWRFIRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_EWRFIRQ\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e419634f285f6822b2f375c45e007c5}{06531}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EWRFIRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EWRFIRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96092b8e07843f0cb50bee06671b8f02}{06533}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EIWUL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafacd331549e6dd991d3fe6490b546445}{06534}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EIWUL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_C2CR3\_EIWUL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06535}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa31b9480e39b264c9801f65a56d08975}{06535}}\ \textcolor{preprocessor}{\#define\ PWR\_C2CR3\_EIWUL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_C2CR3\_EIWUL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06537}06537\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_EXTSCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99a4231ad1f5c78ad4ab251316ce891b}{06538}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1CSSF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06539}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dba5e5751238b8575a71f5faa7fd7ef}{06539}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1CSSF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C1CSSF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga572173251a4db6a7c0b7e453770446f9}{06540}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C1CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52dbbde7f2989a7cc8a5f64422c0eadd}{06541}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2CSSF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac29868330914f85c917dc598d18d8c57}{06542}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2CSSF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C2CSSF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63646136a4ed967147553b3fd9a71073}{06543}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C2CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96740b96b58c5cb9696c5ca1a62cefa}{06545}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1SBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf72385aa3567cc1ab564dd3e4f9731}{06546}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C1SBF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b372cb62075e87a04950a43ddf31e14}{06547}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C1SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6eaa453ab7127f1a916733ee64ea38e6}{06548}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1STOP2F\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06549}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade93048b1faa2d27ab152a10f0b1533b}{06549}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1STOP2F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C1STOP2F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga827a406d5fc757036c8738862376fef8}{06550}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1STOP2F\ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C1STOP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga947c79ff9864f33d3def7b8f93c48d89}{06551}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1STOPF\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65d9b6c36d02ebb23e9fa02dc015f296}{06552}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1STOPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C1STOPF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga521dfbfcd38eff9ded0c121950578dbb}{06553}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C1STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06555}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5e2732d97dad9c0d79a242d5634aa0b}{06555}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2SBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06556}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf677c37d3354427f70530a736e5beea1}{06556}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C2SBF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ecb279e5fac705139b20c25e1edc1a7}{06557}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C2SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06558}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c0047e377911557bb85a6e293710a23}{06558}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2STOP2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06559}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6189f36e4ed4f82b4e63b1ee64d10614}{06559}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2STOP2F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C2STOP2F\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab15ec0fa3151ec3c0e9fa24892c925bc}{06560}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2STOP2F\ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C2STOP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87f37e2ccec72fd7f570c900ac01e7e7}{06561}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2STOPF\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fa7940631b35dbb870b082ed34e7c56}{06562}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2STOPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C2STOPF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06563}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga657fe6641f7d623a438df1166443f713}{06563}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C2STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4a374cf461e3d4aef4c1e189960fb47}{06565}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad85bebb80e87f9970f967b970b3fd847}{06566}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C1DS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7eb75ad678d64cb94e25d0dbdc0d34e}{06567}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C1DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C1DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefb3ca1fd3cc030ab4c8f2ba0e8ced25}{06568}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf13e239b9340184ba7025fc081c3c88e}{06569}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_EXTSCR\_C2DS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab70393e45f56239203cac0004a3d9356}{06570}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTSCR\_C2DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_EXTSCR\_C2DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06572}06572\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SECCFGR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d5aee84ae9f5948f50d3a6bc339123}{06573}}\ \textcolor{preprocessor}{\#define\ PWR\_SECCFGR\_C2EWILA\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e2bdc3986370ac875302b7b70a9cc61}{06574}}\ \textcolor{preprocessor}{\#define\ PWR\_SECCFGR\_C2EWILA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SECCFGR\_C2EWILA\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c238fe963fd1fdbebe57f6482d04c7a}{06575}}\ \textcolor{preprocessor}{\#define\ PWR\_SECCFGR\_C2EWILA\ \ \ \ \ \ \ \ \ \ \ \ PWR\_SECCFGR\_C2EWILA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06577}06577\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SUBGHZSPICR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06578}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa331ab61929a18d3858916d737778809}{06578}}\ \textcolor{preprocessor}{\#define\ PWR\_SUBGHZSPICR\_NSS\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aac7699b24a0856985912a7d659e25e}{06579}}\ \textcolor{preprocessor}{\#define\ PWR\_SUBGHZSPICR\_NSS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SUBGHZSPICR\_NSS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga155ec0e61715d405e7fb00528f3b8617}{06580}}\ \textcolor{preprocessor}{\#define\ PWR\_SUBGHZSPICR\_NSS\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SUBGHZSPICR\_NSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06582}06582\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_RSSCMDR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefdf13006a6e72ab412aa894c1964fbd}{06583}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2cc2066c379c52421b1b127e0b598c9}{06584}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a2331b98ef9af86b43e3c16e744388e}{06585}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_RSSCMDR\_RSSCMD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4feb3ecf1adfd4e9509dd0c16293562c}{06586}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11337b92eecda2c311cf9be20cf6735}{06587}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60adaeee8a47dd1d002706f925242d47}{06588}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa28ca130a6e1c99b1ffd9a3840d89116}{06589}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac089686f4d3ddb9e2388443d7cf3aeb8}{06590}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06591}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3f7ec450e56df203eb2f398208d3cf}{06591}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_5\ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga576cb9de0f01f23a2d5984482eb2f5bb}{06592}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_6\ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5de271d455edb4bb6026b043a97c3bf6}{06593}}\ \textcolor{preprocessor}{\#define\ PWR\_RSSCMDR\_RSSCMD\_7\ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ PWR\_RSSCMDR\_RSSCMD\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06595}06595\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06596}06596\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06597}06597\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Reset\ and\ Clock\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06598}06598\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06599}06599\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06600}06600\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06601}06601\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ddab7700ab98b4fcd0d8891d9b1a958}{06602}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6678f6988653901c00f542758b70b29}{06603}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_MSION\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee09fff7bffaaabc64d99627f2249795}{06604}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91dcc46b1b10474b456e92d6f3fd511f}{06605}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27836f21843376e52e2cbadcf0afa162}{06606}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_MSIRDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac38ef564d136d79b5e22b564db8d2b07}{06607}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa53f89caf0361d548f88df48209c4d64}{06608}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIPLLEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga392ff3ea1e8503643a51db52e4d02d5d}{06609}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIPLLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_MSIPLLEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284cff3de5ace8d67ac612240c20421f}{06610}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIPLLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIPLLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90de1c5e0d2625f5207f2a49f2f0bbd7}{06611}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRGSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b9fe651935b1c8d2ef316e2514bf17e}{06612}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_MSIRGSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49933766dd383651a6757d47f76649de}{06613}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRGSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06616}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad949863c00facb1c23f1d65ddf86eeed}{06616}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad65edff6ae9901530fadc85fc4a473bf}{06617}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07ad83eab3b62a51d110572d0a78c833}{06618}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69cfc8a5af1ebbf3da2e6ec542dbbb61}{06619}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54b7707236b2d49d9ffd684b87254659}{06620}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6db35bd687b9dca2cc29cb93c410341b}{06621}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ee2a9068c2cd1a9a14ca53055735fd2}{06622}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac68bcd3b8886b4215530f85c82e77ddc}{06623}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6bd2007f991cdfc3a407f527dd2a67a}{06624}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x5UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06625}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb5abf051c589f319fa511d657d16a39}{06625}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x6UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b69dd0b3f60cafa016bcd6b5bf30dbf}{06626}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a464ebf18ac4aa5851b2683ae027ff8}{06627}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeeabf82994437ed9358094e7bd082702}{06628}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x9UL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ec71a5c7973dca2767574eee342838}{06629}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xAUL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc2574c5e3e2a8d0a3ba0c3ba10892a4}{06630}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_MSIRANGE\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xBUL\ <<\ RCC\_CR\_MSIRANGE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24995a185bfa02f4ed0624e1a5921585}{06632}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21adcb31640b6407baff549c0e7d1af0}{06633}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSION\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4fcacf94a97f7d49a70e089b39cf474}{06634}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33c2b9f22004361c069c6cd35d14952}{06635}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga082ffaaa797e5be06892b682090c5366}{06636}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIKERON\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9172ae30b26b2daad9442579b8e2dd0}{06637}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77c32f27431ef9437aa34fb0f1d41da9}{06638}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55c613573a83b8399c228dca39063947}{06639}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIRDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{06640}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga548960a115667ff5099c614b1148a8f7}{06641}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIASFS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb0a2c25fa13d836b8758e4ff5ca4a58}{06642}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIASFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIASFS\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f0aba1e728b2409378cda9d59e6a506}{06643}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIASFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIASFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad391d41b4b35599354526e328e9a04a4}{06644}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade1359542a2b25fc99c7a4efcf429af7}{06645}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIKERDY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2cf4f5b87187ad491662f710429e0ad}{06646}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIKERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf45a431682229e7131fab4a9df6bb8a}{06648}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06649}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71f5167bea85df0b393de9d3846ea8d1}{06649}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb8228c9020595b4cf9995137b8c9a7d}{06650}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06651}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b35f100d3353d0d73ef1f9099a70285}{06651}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{06652}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSERDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a34e00182c83409d89ff566cb02cc4}{06653}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{06654}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{06655}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_CSSON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc05308869ad055e1e6f2c32d738aecd}{06656}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga642818e41ebd0c0db522bcc6749231a9}{06657}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac64b68b84336a18e9f62f6af0de002bf}{06658}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEPRE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{06659}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82682b8a392bfa45014d519d8b3bb015}{06660}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYPPWR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad015a060666f498b3929b19d99340797}{06661}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYPPWR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEBYPPWR\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8599b4e83ae055056c14289aa1efc71e}{06662}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYPPWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEBYPPWR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9969597c000e9ed714c2472e019f7df3}{06664}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06665}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{06665}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e73d5b0a4883e074d40029b49ee47e}{06666}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa99ebf56183320b517b804fbc76e8ce4}{06667}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga237ae9216a3ae5c1f6833a52995413df}{06668}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLRDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{06669}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06671}06671\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_ICSCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06673}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815d38932ab8c6f6447e2a880b816660}{06673}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_MSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefe30dc896a8551c02e495dddf4a2850}{06674}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_MSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_ICSCR\_MSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae18406d77831ffad4799394913ca472c}{06675}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_MSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_MSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05b6fa91ff6f0b1264ccb75c1943a4f6}{06678}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_MSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdd6049e7fb74d1fb11b66274ba68b60}{06679}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_MSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_ICSCR\_MSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f61335b01758a4336598e7fa97445e6}{06680}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_MSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_MSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga709edde62af6d51899f6ee5b4d71fd92}{06683}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga373a4eb46907791e6cd67dc3414fd0ef}{06684}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98dfeb8365fd0b721394fc6a503b40b}{06685}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1261416d104fe7cd9f5001ffbf8330}{06688}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1b117a700548e3dfb84e8e215e68aa}{06689}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79c333962d5bd80636eca9997759804}{06690}}\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06692}06692\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CFGR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cf9dd749ab13a3b9d55308e24f60160}{06694}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ad7777386bbf5555ef8b02939197aa}{06695}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{06696}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99f08d86fd41824058a7fdf817f7e2fd}{06697}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{06698}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79d13a977d5b0c2e132b4939663158d}{06701}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{06702}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15bf2269500dc97e137315f44aa015c9}{06703}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eae59112c51def51979e31e8695b39f}{06704}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad3a5718999d7259f216137a23c2a379}{06705}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{06708}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65804e0ce7ec3204e9a56bb848428460}{06709}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea}{06710}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88ece6ca270b3ecf6f63bf20893bc172}{06711}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbdd3a02814178ba02b8ebbaccd91599}{06712}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadac734bddb507eed4a62a0af4cef74a3}{06713}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a1180512cc5f3dde7895040a9037286}{06714}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f0825acc89712f58b97844fbac93ca}{06717}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48842716ad7c2280b8ddbac071cdc773}{06718}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50b2423a5fea74a47b9eb8ab51869412}{06719}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d37c20686faa340a77021117f5908b7}{06720}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad41049f8a28fdced6bb4d9267845ffa2}{06721}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06722}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fcb524f6ca203ddff1862c124d4f89f}{06722}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga562db8b1e75fa862a3652b56a29b9fb6}{06725}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga489e055e843ee5090c0174bbb9af9a67}{06726}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad61bd4f9f345ba41806813b0bfff1311}{06727}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{06728}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdb19c9e76fe8e8a7c991714c92e937f}{06729}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9adc802687eab5b6ece99a20793219db}{06730}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8e6193dd0a091a64c687eb2816e79c7}{06733}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_STOPWUCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6143e405db23a48628ba159ca1bae0e5}{06734}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_STOPWUCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_STOPWUCK\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga623e4f1eb613f4793d3d500c1cfd746a}{06735}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_STOPWUCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_STOPWUCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce522f77d728bb46bad0f26920879c6}{06738}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPREF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d8191ca12e8976359d578be336cba2b}{06739}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPREF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPREF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76b2dd8508d3b2c44960ec495889c1ed}{06740}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPREF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06743}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadece2af4b5ed736978258db0d5514568}{06743}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1F\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c1b51430f00ea5cf96092bdd259ac9}{06744}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE1F\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee79017969b06774a311762572d5e018}{06745}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914faa2aaaf06c3b2513514c6f34e3ae}{06748}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2F\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c9ca8f197d505cc4d99c348eef5c5f9}{06749}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE2F\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccdd9106d94f92f82dbcad4e27082334}{06750}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06753}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga870f241e5b22a9461e4efec4196a98b7}{06753}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06754}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67461a9427595f48765650366e57574b}{06754}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06755}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76304e842d0244575776a28f82cafcfd}{06755}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab02d2500aaedb40c512793f8c38290a9}{06756}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85fcf02df023f6a18ceb6ba85478ff64}{06757}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136d5fb2b22442eca6796b45dfa72d84}{06758}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2ea37574c4ff4551a32baa511c9a794}{06759}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{06762}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{06763}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c2055812655d6acfda9a73dd2e94e10}{06764}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{06765}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2226fb2d3a83378d6736065c3ca2e71b}{06766}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{06767}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06769}06769\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_PLLCFGR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{06770}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30516f483e85323f76dab980af3be393}{06771}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{06772}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga514f23373e286ede2b5cc0284317e828}{06773}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cbc29d047ec699803a691c9317ef24f}{06774}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{06776}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04d893187396788d18a3eb1cc7028686}{06777}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06778}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{06778}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06779}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{06779}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84ae6e7405926717249a9852acda1f10}{06780}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06781}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{06781}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{06783}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc41ec903faa2ebee1356f88451a70be}{06784}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{06785}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade84dfb497ed82c0cbbc40049ef3da2c}{06786}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad54b80f8edb3a1f34d390382580edaf3}{06787}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06788}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c165a47d134f31f9dff12d1e6f709f3}{06788}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06789}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{06789}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb4707942496f45d3cf85acfdeb37475}{06790}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{06791}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddfba8f0f4b9b772986a0d214dcced39}{06792}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb9f087fdb34b3295498a061a7d0f9c7}{06794}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d796f7b71c3f1b372cc47b51657cef5}{06795}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLPEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{06796}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06797}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{06797}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06798}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga944643170311f50335c87c581ee11eca}{06798}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2561745be271ee828e26de601f72162d}{06799}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06800}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{06800}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06801}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba4ddc9eb3b629852127551eeae77f73}{06801}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1f4839d151670ea8577beeff3cdcfee}{06802}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06803}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac297881593ba1ee6d60869f9cc4ee9ad}{06803}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{06804}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9f01eb2bb4c7d2e1f1e840c0a769e95}{06806}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8da6f0ef1b6c71ca3b961d4182ca3bf}{06807}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{06808}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac574324eee39c3dcee75b37d7728c9ae}{06809}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61e97c300a1e833572204b270398158f}{06810}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546495f69f570cb4b81d4a59054c7ed1}{06811}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56fe140a22f66d2dd7250bb1f39ab451}{06812}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06813}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7703def670b8ef3ec634f8f09a56ce00}{06813}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{06814}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga141f250e20c86fe8bfd7298b94c9ce5f}{06816}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17486e6d7892417919d5fa25599c7fb7}{06817}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLREN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{06818}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{06819}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf714d3c7a4109d65005b727a8e1d359}{06820}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ebe400d76dd3d34e78244a8ceb050}{06821}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga027e178a5cc3e86c8f1994b1a182781e}{06822}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{06823}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c459dbcfa99d3854861a87cdcf75a39}{06824}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06827}06827\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIER\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37a46fade5761ec5777ac5d4be7e00e}{06828}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af1012b1cdd87ec22b6aee5276f6531}{06829}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSIRDYIE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06830}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87846f04143aeef0fabf04ca6453f1a}{06830}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6f495943190412c9844f8ca8875e4e1}{06831}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61aee7f1d942d3c9bb884d911ceced34}{06832}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSERDYIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a77e3588bfc97b548db842429f4f450}{06833}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga915cd188d7eb7e7dc12d05a229a6be59}{06834}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_MSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5422b66970132da3343462de20f2597d}{06835}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_MSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_MSIRDYIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06836}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf5d47df7a135422c9e10d570d6299a6}{06836}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_MSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_MSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c18da75896a86f2ce98bc6f6a724375}{06837}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec4b0b4830075a4477e1d13848b4be10}{06838}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSIRDYIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac160361e00b75ce6f2b146aa28a9b1f3}{06839}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27f679f47e2b8f7fb916eda21b8a75dd}{06840}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aed0a9126463d4053397a611b2319d8}{06841}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSERDYIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{06842}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4bb16a765fa054058945da510f669d}{06843}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{06844}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_PLLRDYIE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e6e956551977ee6154c4079a2991ba}{06845}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd7783765a3a1336b5af70485740edc9}{06846}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06847}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{06847}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSECSSIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{06848}}\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSECSSIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06849}06849\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06850}06850\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIFR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4865182223e73ef6e2a647a888dd34d6}{06851}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f25634eb3a208e97271f65fc86da047}{06852}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSIRDYF\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f597c9d40c025a6695824b5da27c13}{06853}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4733b5ff45b14ebb2314e0b79093d351}{06854}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{06855}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSERDYF\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1559f0774dd54852c12a02bf7b867b93}{06856}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95caf7be8ad13fa41531ac101402e9d5}{06857}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_MSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf1c00d2272bd0bf2cfca73c4972574}{06858}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_MSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_MSIRDYF\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b17e828992b1b4984b39e47e5e20f0}{06859}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_MSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_MSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae6bef7c81f7cc1783cd1009ec7f188}{06860}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4de214162b81a435d7cd6f6e2684b7c}{06861}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSIRDYF\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga035d773e029fec439d29551774b9304a}{06862}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4590e369304fa040f05dadcc99ca6fa5}{06863}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2722bfd4effde4066caf3f74477ce72}{06864}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSERDYF\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d12419149aa1342fc0d0a79ae380c50}{06865}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ffe72cda820cd4ad01701e9f4fdfd2f}{06866}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15095a042dbcb07e91de0e3473c07ee}{06867}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_PLLRDYF\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{06868}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54d094b6b47c90dbee84bd224018e019}{06869}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06870}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga087d5e54bf2efb5e58f9864c1a25499e}{06870}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_CSSF\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06871}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7ca64b3739a65df1bdb70cec7be93d9}{06871}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06872}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf5ed769793b2b0929e760a1f76a72f1}{06872}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{06873}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSECSSF\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06874}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f50f7bc98c719172190873cc10bf5b5}{06874}}\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06875}06875\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06876}06876\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CICR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae33c3a5054612b0f09f72d8fdbdf2a77}{06877}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46e655cc34feada1a64b60fbefa4541f}{06878}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSIRDYC\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b3873e100ebe8a67fe148de1c8a9caf}{06879}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fae4e0c0deabb9b1f6c7bea04ce59b5}{06880}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{06881}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSERDYC\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ab791dab5d2c0e53094c7150e96eb33}{06882}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3f88e4011331898fe8db3bf14f17aad}{06883}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_MSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06884}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3cec1d1765dd7c4f6138c219659243c}{06884}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_MSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_MSIRDYC\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c0fb2b7bf0723cce7acb83a7026b3}{06885}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_MSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_MSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga439925a99f08c02cbb88b3b0f62d6db9}{06886}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb3333a9cd24d04041f5f69ac345b428}{06887}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSIRDYC\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c463351fe85650ed1f8e1fc9a1ce79d}{06888}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47609cc31b2f50e8c5c5868a104584fa}{06889}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b58e826fdabf870a68dc01e88c3845e}{06890}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSERDYC\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93a9d7d137fc8b7e01af7aabc3d6d42a}{06891}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ed1bfd28891cf7dece35090d0c1ce6}{06892}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06893}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6459b12ab87a5d3598caf8561c15ab57}{06893}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_PLLRDYC\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c21ea94e557cddcb31e69b7e5e190c7}{06894}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab69c93975fed67f29f1e3624dbca5f80}{06895}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a46bb299823d9474f17fc1a8f8758a7}{06896}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_CSSC\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5effadce798e53ab37c5aea9300b3b23}{06897}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_CSSC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15ae024de8da6714373fa1e5dccb8766}{06898}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77e7944506eb4db0f439911ab33b94ea}{06899}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSECSSC\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed680945ce75921ac6e96daef1393250}{06900}}\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSECSSC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06901}06901\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06902}06902\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga577ac0ee66f5e320ea4450234e709a03}{06903}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c336fca84fc656b8412d0a0dab8317e}{06904}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{06905}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e38f17a99cc2e1f91d622f11ac8c89}{06906}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06907}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5e2d5af9f21f5df26e53863392f46ce}{06907}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA2RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06908}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{06908}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bddafa1b4e2ea7072b2f79b62100daa}{06909}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4270aa021ea49bfc7e0f4ef4742f8991}{06910}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMAMUX1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d0f914dc009b39e72ef3ad2371d2d4b}{06911}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMAMUX1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga250ad2c8a4d0fbfd4360afcdce858075}{06912}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf0f9e76b934af78155abddaacf568e4}{06913}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_CRCRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94f45f591e5e217833c6ab36a958543b}{06914}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06915}06915\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06916}06916\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2RSTR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06917}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7d11b02af27ce1f373d22277ed350f}{06917}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb17f567072d723a77a7778ae57b5481}{06918}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOARST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99b497b1c5009c40425325c4f522eed6}{06919}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac024093274753ec84004ccd0cf657ad1}{06920}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27eedf92cf433c581b7526a8f53c359a}{06921}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOBRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5897d8bbf2270b44b9fe6a753358bdc7}{06922}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf472350884b76c637d16699f37d80cfa}{06923}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa335d9251d3a17e6df1ec64da739fe8}{06924}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOCRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd42ee66f9fba88599fe8f5aaef6b368}{06925}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58bce4436ef66aeace166ae6eb316660}{06926}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOHRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06927}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b46261b4159cd6ef1a29ea2845c554d}{06927}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOHRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06928}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7651b356796500e75dd91c480da9929}{06928}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOHRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06929}06929\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06930}06930\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3RSTR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78958357d7aeba96332fd6366da2de2f}{06931}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_PKARST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca2fece079c4e70a27d6344784199a30}{06932}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_PKARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_PKARST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06933}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga996ec6a020843d2d1a8d8de1cd76d3c5}{06933}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_PKARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_PKARST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06934}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd88cb5fdaf0dba52f3fbdd3f4335550}{06934}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_AESRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf14d9860d6e64c402c9930b83953ebf9}{06935}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_AESRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_AESRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga970773b44f87885bede168088fde6dfe}{06936}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_AESRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_AESRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06937}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dd509d9e047a548ce6498958c25d704}{06937}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_RNGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga840366f1f100d08c34ac05dd1741010e}{06938}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_RNGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_RNGRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5ff65b79b4c1c59680dcddf827b2e63}{06939}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_RNGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06940}06940\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74160018393f61135ec2cf51fe024ff7}{06941}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_HSEMRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06942}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabad63d0dd3b4781c41e63086318e93a6}{06942}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_HSEMRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_HSEMRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa334f4c21c9982fb78ccf433d4f5ce2a}{06943}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_HSEMRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_HSEMRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65502fd2be8de88ef9cf2337635afb4b}{06944}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_IPCCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga018207b7410af3431adb14fe4e38c84e}{06945}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_IPCCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_IPCCRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87c70ae599f9ec8e3d600b4d6a56efaa}{06946}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_IPCCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_IPCCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013431ba65ed49541b101eeb4fbefb8e}{06947}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FLASHRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98e6d3160eaf6659d834e3af9eafe15c}{06948}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FLASHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_FLASHRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90c5ae2ecd0f5e6a9b5795869e7b840b}{06949}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FLASHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_FLASHRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06950}06950\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06951}06951\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa27f33ad73bde5cd6cfc8763e8dfe223}{06952}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06953}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb00e530a3073c366408a20a172f32ea}{06953}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM2RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga758376045e59857f9dc6ed7f468e0ec1}{06954}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38fe2a93847f953f6f0fc56c34dddf76}{06955}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8e807b6dd8ad5174bad9f3650dd86f1}{06956}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_SPI2RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac831cc3b5bb764f02a1c907b144e7879}{06957}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_SPI2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38e80521a1c72c93b8746f65dfba1ad3}{06958}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6564ab1a7ec3faffdb9d4ca1c7a36ec3}{06959}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_USART2RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2041e3692c204790a1a59e658a79d538}{06960}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_USART2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae8ef10452855a9c5e66b7ba1a38fd1f}{06961}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d1af736dd0609a32d4e4e901ff93c9}{06962}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f42bffd8d4f73f45e90f46c82f8aa0}{06963}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d483b88e795c192e5ba68f000b3e64a}{06964}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab329e61bbba4ee9a36b0cb6a9a168d12}{06965}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C2RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf823e6cefe892f2f3f61cc823715f09d}{06966}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbcd85d25829e16f05b99770864888f0}{06967}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06968}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga066ecf3af25b719d13e4368775f58160}{06968}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C3RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06969}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacae73446620656acbc07b76e5ca16616}{06969}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797b42bf82d69748fedd133ba7889bf4}{06970}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_DACRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga190899b7df6535712086fb8947530f48}{06971}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_DACRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_DACRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06972}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ac9782d9b8eb1c46217030c7918c241}{06972}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_DACRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_DACRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06973}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b46581e9a8d02c95657ea106302be32}{06973}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06974}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2af0a2085a4517992d6663c87809948b}{06974}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_LPTIM1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c97fcae9c4dc38b23b0696850bdb586}{06975}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_LPTIM1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06976}06976\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06977}06977\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab491896d11848a15cf7c05e81b3c29b9}{06978}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2143adec508f5e6c9e8ec950183e195}{06979}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_LPUART1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga950e0ebdf443eafb52d4c05a2b6ea666}{06980}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_LPUART1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ba1ff2bceeb300b4fab156b2b225e62}{06981}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPTIM2RST\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0bd14050c9b631ea341df4f681d725c}{06982}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPTIM2RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_LPTIM2RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cfe7d437d9aa284b8273d21dd07d289}{06983}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPTIM2RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_LPTIM2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7aee3673ae716a411134394fe8675c6a}{06984}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPTIM3RST\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae56702fdbb3eee94f3010cfe68d8a904}{06985}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPTIM3RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_LPTIM3RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21ff6c1495b2d908538633443525328a}{06986}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPTIM3RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_LPTIM3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06987}06987\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06988}06988\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06989}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb93c28e2b44e753d961ee83fb829ad0}{06989}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{06990}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_ADCRST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1374d6eae8e7d02d1ad457b65f374a67}{06991}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_ADCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06992}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3439757d01e0c351ad8bc0193e3d90e}{06992}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06993}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{06993}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd060cbefaef05487963bbd6c48d7c6}{06994}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f284f64839f82231c3e375e01105946}{06995}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{06996}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SPI1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06997}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga345f05d3508a9fd5128208761feb29fb}{06997}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06998}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07b0f4aae1366a80486993aa71c6237}{06998}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l06999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49f18e05ca4a63d5b8fe937eb8613005}{06999}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_USART1RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{07000}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07001}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00df1ed292f19877098c45a1f4bf189b}{07001}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07002}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb2de81b2d9a2d058ee856301979c283}{07002}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM16RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90337e162315ad0d44c0b99dd9cc71c2}{07003}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM16RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6df206ccb83c8ab86b100d5525d732bc}{07004}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{07005}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM17RST\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc7f1df686835ef47013b29e8e37a1c1}{07006}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM17RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07007}07007\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07008}07008\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB3RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaadade1f8893c466e371f81c563235a8}{07009}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3RSTR\_SUBGHZSPIRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad09dd819e9627467a15af184c0de93ad}{07010}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3RSTR\_SUBGHZSPIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB3RSTR\_SUBGHZSPIRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45d4d6b1ef3a1afca20e33182eb11dd0}{07011}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3RSTR\_SUBGHZSPIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB3RSTR\_SUBGHZSPIRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07012}07012\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07013}07013\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1ENR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07014}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0114d8249d989c5ab3feac252e30509e}{07014}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07015}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04b66dc0d69d098db894416722e9871}{07015}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA1EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae07b00778a51a4e52b911aeccb897aba}{07016}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf754f312ede73c0d5d35e1a08b614f94}{07017}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{07018}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA2EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{07019}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf126d856db62a1fbd008cf1036d9fee}{07020}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f296ea983cfcbdcfeafe076bddae53}{07021}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMAMUX1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9140cc8186bf2029d749f886216bf6ba}{07022}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMAMUX1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf0c26180146aedeec41861fd765a05c}{07023}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{07024}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CRCEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa3d41f31401e812f839defee241df83}{07025}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07026}07026\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07027}07027\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d154920db80ea031a9d2eb90c9248a4}{07028}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4555512f6767b69cda6eedddc9bc050e}{07029}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOAEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07030}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bfbb4cc8a71e4f5363da9cdbbe44c8e}{07030}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07031}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceada0ae3ae3ac902ae7700c1158b257}{07031}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bc11f38a9a05e29db1fdebd880d943a}{07032}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOBEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dc3892056d1c4fb4135d34f8991ee61}{07033}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e74ec3daf6bfd6c27d552092e828c4}{07034}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9e42ed2487f18a13a35b391d38d5f1d}{07035}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOCEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9a60540411bf01264cf33d2e21c1d7f}{07036}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f92df176f4d27638bf60bb22a8f2bca}{07037}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c4a0bd82d29a4e39bf5ead3bbe26b8e}{07038}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOHEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2adba2bde4eee3b85bc4551c18f90113}{07039}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOHEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07040}07040\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07041}07041\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6123b83d7aa1f4653f2e3b8408168af5}{07042}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_PKAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c0422d51af0c703adb800a8c9ceabd4}{07043}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_PKAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_PKAEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07044}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1c84ae8411820d1e019aba8e4d04f8}{07044}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_PKAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_PKAEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07045}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4944eb93596eba94da77be48c71e2f8}{07045}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_AESEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb2758900cccacc671782dbe6c915225}{07046}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_AESEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_AESEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga039c4a3599048ff996987805b014e6dd}{07047}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_AESEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_AESEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce2bf3e23e5f996d6ff531ac099aa93}{07048}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_RNGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07049}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f178af175cb26d818a9c90b1fd863d}{07049}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_RNGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_RNGEN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8a6c1cb6c72d081011365373fa6ce28}{07050}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_RNGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07051}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6159342d04b5c1c4d93d796fef9b3bf}{07051}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_HSEMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15387f5849a2e91431a487d9bf1be456}{07052}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_HSEMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_HSEMEN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07053}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga734c7135543d88e422c8e383a0acc254}{07053}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_HSEMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_HSEMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40b2ff1f3aa7fa2f18dde10b98916319}{07054}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_IPCCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07055}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga779320540431b7ad82062e01c54267fc}{07055}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_IPCCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_IPCCEN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab078a1498675f499490601641c64404e}{07056}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_IPCCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_IPCCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07057}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0178f4e7fbca79e6de7bd2d2fc343dc2}{07057}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FLASHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07058}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab14b530f48bd021483db50e37fa10d2e}{07058}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FLASHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_FLASHEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07059}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga101ae29bbd0294ac2e855f1a4b99a57b}{07059}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FLASHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_FLASHEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07060}07060\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07061}07061\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1ENR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11799ecb8ed05c27b1920e1409d5df17}{07062}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07063}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae497a8de1be77c7bddc50d24d053f976}{07063}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07064}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35c39cf848b783c1173347b3eab56638}{07064}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07065}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b71cc7518587a157b6e1889e282d71f}{07065}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07066}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae46da9c20326d1966a5b2cec86fc3feb}{07066}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_RTCAPBEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07067}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42855c04d6762b8bb38405b272d53c2a}{07067}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_RTCAPBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga705f261d727107565fe48ee067f63a5b}{07068}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcab16c1a9d657a951e90fa8d6c43828}{07069}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_WWDGEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6baaa6a6e50a3c886060645e721b8059}{07070}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_WWDGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07071}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace4dae26bb9441d23ad9c914137f0f45}{07071}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07072}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf16b0b72048819e7bb16d27d861b2e45}{07072}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_SPI2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07073}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeab8cb42b56fe3fb1b489c435792624d}{07073}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2358079ec087ab6472d319fa5824bd4d}{07074}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f0cc00179f2463f8b18c7f6ce54e84d}{07075}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_USART2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c4aa6d7faef5906eb6b3041740eeaf}{07076}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa64bad4eb07716ffdbe957cbd8bb2f72}{07077}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7b43762ccbf1f28880397a02e06e01}{07078}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C1EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab649fa70e41eb9598a6e221ded3c103}{07079}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11e13263f86e14d7c48c6ba497fe48f3}{07080}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3af9b25dc4096d7abb1523cdf097d492}{07081}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C2EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07082}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaf3bfa5d58de3af86363d0080af3f77}{07082}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07083}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1934714301456cb5df5183e323ab96b9}{07083}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf402ef0571cfe699900a76584d10cb49}{07084}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C3EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab85b8956a8ca969b2f74152162cb5f42}{07085}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07086}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614114ff23ac59faf3d94619a304358c}{07086}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_DACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07087}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c97c589a766bed7d95b0bb45bd6f4d7}{07087}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_DACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_DACEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07088}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf4a600499fdda8c2cbd77c48551272a}{07088}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_DACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_DACEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57302efec8b59445b289646e467552db}{07089}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa24e73c9e2a632e0f6742e97e5e2d4d1}{07090}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_LPTIM1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99556515f85f947a8d17dff2fc41c6e1}{07091}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_LPTIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07092}07092\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07093}07093\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1ENR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dc02143dea9a765097801342a3946e5}{07094}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6534a027eaf292d920532060d8bb331}{07095}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_LPUART1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07096}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32d588ba25dd5c68aef752011e77dc24}{07096}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPUART1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07097}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c37dce15fd0a7737e5b93ad2b51b4e8}{07097}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPTIM2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae90d6be9c34e3f17e211ad719dec8992}{07098}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPTIM2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_LPTIM2EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07099}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f6f6dcd076ef2dfa6e5824eea79eb6}{07099}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPTIM2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPTIM2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga110bd1ef0f4cb517ecbb292116b2d65c}{07100}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPTIM3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07101}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8482ee02a1192fd085aadd38add57040}{07101}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPTIM3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_LPTIM3EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07102}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4c95d2f646ce8f3500786a7e2adabb}{07102}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPTIM3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPTIM3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07103}07103\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07104}07104\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2ENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07105}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647548204c379787e9b5ebe366c76b64}{07105}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89412c80d4c25a1f0ef77e4fc239ac88}{07106}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_ADCEN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae87d8176007c724d3475084779ab261}{07107}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07108}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b330cc86756aa87e3f7466e82eaf64b}{07108}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07109}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1216bf89d48094b55a4abcc859b037fa}{07109}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM1EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25852ad4ebc09edc724814de967816bc}{07110}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07111}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{07111}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07112}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefba87e52830d0d82cd94eb11089aa1b}{07112}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SPI1EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae08a3510371b9234eb96369c91d3552f}{07113}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{07114}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{07115}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_USART1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07116}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4666bb90842e8134b32e6a34a0f165f3}{07116}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga859b724e17030dc5efe19ff4be52ebed}{07117}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07118}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f53c33bf4b9222ff46ddea57402bf4}{07118}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM16EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaece1d96f631bcf146e5998314fd90910}{07119}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM16EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5668da2c6aba0001d9e4f237ef979d0}{07120}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978d11590b2379114a036bc62d642e0d}{07121}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM17EN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29e566fb62e24640c55693324801d87c}{07122}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM17EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07123}07123\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07124}07124\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB3ENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07125}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8149dd5d4952f1e7af13283015d6a576}{07125}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3ENR\_SUBGHZSPIEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3120e6127ccbfd9736bcd34f1f3d62f2}{07126}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3ENR\_SUBGHZSPIEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB3ENR\_SUBGHZSPIEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2169e53b8728c567122e079b9b44e754}{07127}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3ENR\_SUBGHZSPIEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB3ENR\_SUBGHZSPIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07128}07128\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07129}07129\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1SMENR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae718584e454c6fb9f73ba37fe6be7aff}{07130}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7169a7acd52e3ce5e49d4988dc4e56a}{07131}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMA1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24ea798f334e8f107925566ed485f4fa}{07132}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMA1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee8f7a8895cf17cebb3b751c990c4227}{07133}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ed651b012fcff622e029937639280c1}{07134}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMA2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81c16367d4b828b224260ed3a9c59d32}{07135}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMA2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37fb5397658dcee6addee0dc4afd3cf3}{07136}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d92806431df63382b11cca0c66f4097}{07137}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b169734ea17801cf4a54f41cbed091c}{07138}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a6e1e03746d91fe0d05afc5c405b67}{07139}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fa634d0d6db64bf205082d3e5e4cb1}{07140}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_CRCSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18cd30e2db07ed1781fce4e8e18b328f}{07141}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_CRCSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07142}07142\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07143}07143\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2SMENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab45aeb135ce4430be6c901a153e153f2}{07144}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3039863a420e3704a9e31adc02ade737}{07145}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOASMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7c5ac437c8c1e1e29fb49deb9ea0438}{07146}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOASMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b89670325e2370a5301ee665b89a51a}{07147}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07148}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7900f2d0a8f153923dab6ad5d02f6c8}{07148}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOBSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07149}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab733b261d50d090870fea09aefdce06c}{07149}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOBSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cdd682f39ca47f2f2dcb80b455961c3}{07150}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dde010421ea24731449699ab57a9f78}{07151}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOCSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17fad7faff60c243315a87b719e70a85}{07152}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOCSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e4184754a654c67b331a47a0ade2026}{07153}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOHSMEN\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3df86eb67978ce5c6cc4497fa7d0e8}{07154}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOHSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOHSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee41825be9f5454ad43b57a46b431ebb}{07155}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOHSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOHSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07156}07156\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07157}07157\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3SMENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab363422440e0c78acf1cab53f641c7df}{07158}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_PKASMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0849f8a9dcd99b9bc6c7174eef34c7}{07159}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_PKASMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_PKASMEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2554e2c8b6beac26e75e1085a750044b}{07160}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_PKASMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_PKASMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12056960a315f852fa026c25e2c8216}{07161}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_AESSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d8a0ec87435161c347560e7de852095}{07162}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_AESSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_AESSMEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace97624b0868a6bee609fcc1c62badc9}{07163}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_AESSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_AESSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86af17f399fdb0d32d3261a4c21ea5f8}{07164}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_RNGSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d98a855c9368737a83fdb86b4ec708}{07165}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_RNGSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_RNGSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f032fd58dc16bbb9cec1bb86b372675}{07166}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_RNGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_RNGSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07167}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47997b3685523f631e8358a10d511259}{07167}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_SRAM1SMEN\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb146baa3ff17d2046d2623728212c1}{07168}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_SRAM1SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_SRAM1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga394845ffa0153e17bd0a9a006cb96c5d}{07169}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_SRAM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_SRAM1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf782f9fa423b743dcd6d9249ae961cbc}{07170}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_SRAM2SMEN\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a7c73b36c001a2261c91b948430a149}{07171}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_SRAM2SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_SRAM2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07172}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4cccd41079756470525097a9d4e170d}{07172}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_SRAM2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_SRAM2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada02f5c0371373e2c7784c2dcd500bae}{07173}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_FLASHSMEN\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1facafe6f6ae968b727742e2840ed5a}{07174}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_FLASHSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3SMENR\_FLASHSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8682cae3320b0b4e211f394840090e87}{07175}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3SMENR\_FLASHSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_FLASHSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07176}07176\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07177}07177\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1SMENR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07178}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cfb3ad9771ad52c00234319658b56b8}{07178}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07179}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68935395c485fba8fdec3afe05ebe8f8}{07179}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d842505bcc0da3025254ddb269a15e9}{07180}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96cc7a1470b7e97f319cd048a59b61f8}{07181}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07182}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7721788665ecad0bd19378d5092dacc9}{07182}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07183}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba29b0b1783537b5bb39f16bb5133df2}{07183}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07184}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae832fbb40bb569a49e87a661684d7a8d}{07184}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3efdaf8d838714816da754c9821d9040}{07185}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_WWDGSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga621a11051c943e47a85362c246fb0ab9}{07186}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_WWDGSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga357e7a2aad2e331d0ab91e63557b4057}{07187}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3d09c9ae801ca7257378237ba3d5d5e}{07188}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_SPI2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07189}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98961cf211e20217f8c425ee8e3a765}{07189}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_SPI2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddc4cccb78af7086bb68d07d65df0d86}{07190}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67691a6ace367bfe8e5c7b6423767c1a}{07191}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_USART2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07192}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39f8464422e00d45a0e09935642d4434}{07192}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_USART2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07193}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d90f46c35237c99d227f3b0067692da}{07193}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2fda98dc78cf57c35722090e700416e}{07194}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8d6f98a981908753787914859c6a2bd}{07195}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07196}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07e48f1fb847391a3db5f63647bc8ba3}{07196}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07197}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c393395f3f540e117ca2586d4cb3155}{07197}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07198}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66269496ef83e8b8dcd71e6a23b3b32b}{07198}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6b4d47f5f7d464b8e2c54842f914800}{07199}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07200}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93c12e41f2e8b35e3a65945be2eaf9de}{07200}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C3SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43d5aa85facd0822ff2cc8c65d360023}{07201}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C3SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad671ee8e12bdba8a708ec7366b6dd28e}{07202}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_DACSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74d07c2e1f7fef33d68a1a859a0bb01b}{07203}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_DACSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_DACSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016c38b76fce166ba75608eef5076eed}{07204}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_DACSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_DACSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac643448a4a7a47a5161d00eb94e3b0cb}{07205}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6df08ba98e00061a10143a0a360127a6}{07206}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d18f4cc6afa2fdc830827ffb6abd864}{07207}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07208}07208\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07209}07209\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1SMENR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47ce2b32584e52066edc5903c3281a97}{07210}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07211}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94d483fb35f102a4053655e82a32b528}{07211}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_LPUART1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07212}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7123f5546354c6f54a7da556953ea9}{07212}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_LPUART1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99573b4062a1a77fe5b77393876d4e7e}{07213}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPTIM2SMEN\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2df5f59330d16dd28f9b60a4618b70}{07214}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPTIM2SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_LPTIM2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47e5500b85c35340cef2f24a2032d793}{07215}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPTIM2SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_LPTIM2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7f802cc7327680a5004321dbd906fd}{07216}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPTIM3SMEN\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7799fe8a12bc18a4eda48e6aa43fffc3}{07217}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPTIM3SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_LPTIM3SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf8f88d035e2362a6cdcd1ed9b7e4d8}{07218}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPTIM3SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_LPTIM3SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07219}07219\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07220}07220\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2SMENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9d24d493fc07556e05ec8017ecafbc3}{07221}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_ADCSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad92e6d75807875991e7ff41f633328b4}{07222}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_ADCSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_ADCSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e4ae13a516accc51c42e7e44c718e5e}{07223}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_ADCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_ADCSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga314e3e52efb2f9f0d1d3a425dd782c4b}{07224}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a300d39481d05a858e932955e81a22b}{07225}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae1e3b41eae334cfbc61cf1eb631d3fb}{07226}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa9724f5b4cd57b8ea1ae391d11e3d85}{07227}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c3a0d28ba25424e20830078024ec02}{07228}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SPI1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b9164b500cb287452cfdc01998f95b4}{07229}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SPI1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d781e789b9e8d44e09679e5502bb974}{07230}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a58d50d3832c8888a70cba643b79921}{07231}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_USART1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa74bf90d8f616371bf41191ee161175e}{07232}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_USART1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7081b12aa98f41b1c39adbc76708929f}{07233}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70d56a4298409c5a622f07b8b1109eca}{07234}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM16SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab05cf574d2f74a687a0516d0e17e4a9a}{07235}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM16SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46d07e6d410ee79acd596fce63e22213}{07236}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9403bc76bdeabe82643eaf3ed545dfe4}{07237}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM17SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebe9b401e98efaa7fb9a2b69852f79ad}{07238}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM17SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07239}07239\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07240}07240\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB3SMENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11b11386e08749b0e88cfb550d728f1e}{07241}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3SMENR\_SUBGHZSPISMEN\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d745d342a7d061b42c66d4761d1008}{07242}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3SMENR\_SUBGHZSPISMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_APB3SMENR\_SUBGHZSPISMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad892d0236b62c6f0e4425e986f359b}{07243}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3SMENR\_SUBGHZSPISMEN\ \ \ \ \ \ \ \ \ RCC\_APB3SMENR\_SUBGHZSPISMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07244}07244\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07245}07245\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CCIPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27723a570f3d85fe192d4af59ebcda96}{07246}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b4a5560f21d5d32c154f6b6f178047}{07247}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32f8412a25c5a3b6dd8c8298caca860c}{07248}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{07249}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad47cd43189231fab97390f10ca36708e}{07250}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeea9e7d6c50a746e4438e64d8745fe36}{07252}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f49cf1fc087d6a93311d498bbc4e1f3}{07253}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c3fac770b150f2989fb4c45648aaed}{07254}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1490e1fbe2652068968465672856e2a}{07255}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25b3af6ced5f74059e46853bb0394ad}{07256}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d032d3d7405a4cb750ac9f5854411d7}{07258}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1173d664cc90305abccf8c1912e9fb3a}{07259}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2S2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3a4ff749a2f0d2b1ff8279a1337b42}{07260}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7472212ba22371d4f3b9d4246e42b4c5}{07261}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2S2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga969c77981f56e4aef89ffbcbd563cb84}{07262}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2S2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceeb508ca1ee3c4f0098d9a61db5e489}{07264}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00f7894041a687c5edac21bee3099914}{07265}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ae21eb98c76d77916109c378bd1bfe}{07266}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc899330ac150c5a6c3c491df3cbcd15}{07267}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{07268}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{07270}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00ba7eb729c4dab340204694c17030e8}{07271}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d6642e349b787f27dba7198f0a93653}{07272}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80f25be5114707e38b2e8acc9dbb6da7}{07273}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e71b9151729a98fa44ac992f06aeda}{07274}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07276}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga142b1e0612bc405fe75254faba0c22de}{07276}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887e19597291a6e6eee9ac54f5379b86}{07277}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1997458797e66d616f898c6be31251}{07278}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de86cec5bfb22251fc71089f81042a4}{07279}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a9a7eca644074f5340a85bf1ea3645}{07280}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac96992db07705f3b653003ff1a599d22}{07282}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f96c2a69970f3e336311b7c9d712d3}{07283}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd65a0c9c299318e3aaca57539103513}{07284}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0e8aee6feb929026ce03f0e79bfc004}{07285}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78e9d517a1d55788cd4b9272789106c2}{07286}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498636c120c410bc350fb8e40303db08}{07288}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68ad40708a0463efa8074707594aa855}{07289}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9eaab25edaafed6b067b7fdcb982f33}{07290}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e0ed727cae5d39d8bc65c94a9ce9d8b}{07291}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc1b11ae30a53195d0a67e7236b573b2}{07292}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f7d7b17ba7b99c7fd860d0763a2ff8}{07294}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f35429cdd315141b77a741958a38ee}{07295}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPTIM2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32015d8162b6911bdd716324acabfca9}{07296}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM2SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2046ed52b8ab7758a53e6879451cbc0a}{07297}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPTIM2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3036b5eb8ec5ee22477c4c733164dca3}{07298}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPTIM2SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f78a89df2d046ec244a297d7c69aa6e}{07300}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM3SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga181454a69be7346fd92c8a4bdae750c7}{07301}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPTIM3SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5f8f606cbe3599836c408a95108b2d6}{07302}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM3SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM3SEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f48634400b595fe74b932d9b1b743dc}{07303}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPTIM3SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a68dbcf72ded1898d8d273dbb57b55f}{07304}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM3SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPTIM3SEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{07306}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae09eca5ca06c9d3f7e105c19446e700c}{07307}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_ADCSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29b65c3f939aa4de02340b35a065ee29}{07308}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad10b1e9c342fc4fd2d4b19df7849db2a}{07309}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_ADCSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ec606efbea74aa3425b7f911f51fe6c}{07310}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_ADCSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633189360c20cca695d2563349547659}{07312}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_RNGSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga386f7904e3c55680f28b2220e3d2c59b}{07313}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_RNGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_RNGSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00561e6b34b0d94e248814e0276a0501}{07314}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_RNGSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_RNGSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa429032e690ebb6caf45448de5f35e3c}{07315}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_RNGSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_RNGSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2e60070f79dc8b06e482fde5968eca0}{07316}}\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_RNGSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_RNGSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07318}07318\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_BDCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016de845d59f61611054d27511a3fa68}{07319}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85556465021c4272f4788d52251b29f4}{07320}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEON\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{07321}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d373419116fa0446eee779da5292b02}{07322}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35093bcccacfeda073a2fb815687549c}{07323}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSERDY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafca81172ed857ce6b94582fcaada87c}{07324}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8900b556c097b54266370f197517c2b4}{07325}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e5eba5220ddabddf14901a8d44abaf2}{07326}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEBYP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{07327}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07328}07328\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{07329}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36967244dfcda4039d640f6d9e1e55c6}{07330}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9e761cf5e09906a38e9c7e8e750514c}{07331}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{07332}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{07333}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a5cfcc27fe5e48b07bdf1b26363409d}{07335}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{07336}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSON\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7322dea74a1902218faade21090a3209}{07337}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3371131b4dbacbab3f44241f6f05a35d}{07338}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{07339}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSD\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga309cd200707f6f378f1370aa6d777d4e}{07340}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7a2f99d85fbd26067953bb478b8885f}{07341}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSESYSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac49b675b814f509f86781547f4751937}{07342}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSESYSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSESYSEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{07343}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSESYSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSESYSEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07344}07344\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{07345}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57377b1880634589201dfe8887287e0e}{07346}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe30dbd38f6456990ee641648bc05d40}{07347}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6701d58e40e4c16e9be49436fcbe23d0}{07348}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07349}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac4e378027f3293ec520ed6d18c633f4}{07349}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00024b4442989a487ff231d092ee6606}{07351}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSESYSRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53cb4ad5969825be21a82867e91b80b9}{07352}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSESYSRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSESYSRDY\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fa26aeb26754b90d6263c17033d7e71}{07353}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSESYSRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSESYSRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07354}07354\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{07355}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4b2e482dc6f5c75861f08de8057d1e2}{07356}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ea6f2df75f09b17df9582037ed6a53}{07357}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07358}07358\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{07359}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{07360}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_BDRST\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{07361}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07362}07362\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9be80b15f761bb4b08800a27c1edc126}{07363}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga180e546bb330c924e12a1d225562720d}{07364}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab489bcd8bef87f479cdcc3802240aa0a}{07365}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81519864c39d624341e8e04f1e23a5db}{07366}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12720e5ac2ce93d3b16bce539a519299}{07367}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOSEL\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55399cf055b6581bc74be6059cab2cf0}{07368}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07369}07369\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07370}07370\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc156654e34b1b6206760ba8d864c6c8}{07371}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe63b332158f8886948205ff9edcf248}{07372}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSION\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{07373}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{07374}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49a5c93576efd3e5d284351db6125373}{07375}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab569110e757aee573ebf9ad80812e8bb}{07376}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61f41af14b8bac015a1e50aefc0e1bfe}{07377}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35a4230e894a9660d7b41b866afe3a41}{07378}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIPRE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga643ae9a1dae56b0ff84f42aec7ff17a4}{07379}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07380}07380\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfed589b26bb6620d959950f9115391b}{07381}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_MSISRANGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga028a2e519dd51f81f858ebd2e82c6cff}{07382}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_MSISRANGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CSR\_MSISRANGE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga054a1764497165e83c364efc148f42f0}{07383}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_MSISRANGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3baa8c9e82bc503b452df7424d2bec4}{07384}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_MSISRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CSR\_MSISRANGE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd964f489128d72f66b67a078e2aaf1b}{07385}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_MSISRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x5UL\ <<\ RCC\_CSR\_MSISRANGE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fce251b7da2b91fdfaff7c7c6675463}{07386}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_MSISRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x6UL\ <<\ RCC\_CSR\_MSISRANGE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0aee679ac0c83d13430dc45d3b9dd78}{07387}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_MSISRANGE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CSR\_MSISRANGE\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0d182db34cb96cfba297b643e8a6926}{07389}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5699c1434933f8b61d5398d39c5a231}{07390}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RFRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5213fe07d0cd6f9c53eb47125d17335b}{07391}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RFRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15471f738991f731f2afe03eaba33a28}{07392}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00542691aa23e89367ab5099ca7d6454}{07393}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RFRST\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5f78cc02eba88239e86ec785111f1a}{07394}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RFRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07395}07395\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae97ee308ed96cdb97bc991b34aa95be4}{07396}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{07397}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RMVF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc26c5996b14005a70afbeaa29aae716}{07398}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1819704ca2e1fef6110a610a26288c}{07399}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFILARSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7610c3d079832005cc477819351c5668}{07400}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFILARSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RFILARSTF\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa5fd027880cf5e9285c7583ce3fc2c}{07401}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RFILARSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RFILARSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74fe64620e45a21f07b5d866909e33cb}{07402}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{07403}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14163f80ac0b005217eb318d0639afef}{07404}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47a45faed934912e57c0dea6d6af8227}{07405}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13e888e00c5b2226b70179c6c69b77a6}{07406}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e26d2902d11e638cd0b702332f53ab1}{07407}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c08aed9f0628271098706c4b46be813}{07408}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{07409}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6685c7bd94a46c82c7ca69afa1707c39}{07410}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02078fdb0a3610702b75d5e05dbb92af}{07411}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7217efb6cbdb6fbf39721fe496249225}{07412}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e89534934436ee8958440882b71e6f}{07413}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{07414}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb81cb1777e6e846b6199b64132bcb97}{07415}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{07416}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3b146c508145d8e03143a991615ed81}{07417}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{07418}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabd7bbde7e78c9c8f5fd46e34771826}{07419}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2761b43e9b00d52102efb7375a86e6e0}{07420}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{07421}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675455250b91f125d52f5d347c2c0fbf}{07422}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07423}07423\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07424}07424\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_EXTCFGR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8a45c818d3417d9682e096737b20a8d}{07425}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c56149d72620b6632172238d4436a69}{07426}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_EXTCFGR\_SHDHPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafda021053538c480065d51be88ca8de5}{07427}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_EXTCFGR\_SHDHPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad882d68a6ab927faf5501cac9758afaa}{07428}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_EXTCFGR\_SHDHPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaada1e5933af17d3df2343fdd0554eef6}{07429}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_EXTCFGR\_SHDHPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e81d7410cd6c45d2cbc4e245ae7a22f}{07430}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_EXTCFGR\_SHDHPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aba9c288fd1f785319506a5704fecb5}{07431}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_EXTCFGR\_SHDHPRE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{07433}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9434b337ee419cd3b7cb6ffec2119cbf}{07434}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_EXTCFGR\_C2HPRE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab185561cca7116d708122dc099de224}{07435}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_EXTCFGR\_C2HPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3752b1f19ae83616941f0f678199b260}{07436}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_EXTCFGR\_C2HPRE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf3085eed86b31885976d3023f24440}{07437}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_EXTCFGR\_C2HPRE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ca6f7db5c66d2f8a4eebb6d3b3ed9f2}{07438}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_EXTCFGR\_C2HPRE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6656593fe38f5610bbf69061902ff4a}{07439}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_EXTCFGR\_C2HPRE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae626788ac4cbb5c88d8f452937dcc83c}{07441}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPREF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga463492db9868a5336ce77fa8512d9dc1}{07442}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPREF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_EXTCFGR\_SHDHPREF\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadba06c67175ec0bfc39daf51751f0101}{07443}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_SHDHPREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_EXTCFGR\_SHDHPREF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga126bd5ead77ad58addfab853d5466688}{07444}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPREF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga610bf642264250153df9c3f527a08018}{07445}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPREF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_EXTCFGR\_C2HPREF\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33dca9f8cc601e553b43a14cf8f7201d}{07446}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTCFGR\_C2HPREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_EXTCFGR\_C2HPREF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07447}07447\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07448}07448\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2AHB1ENR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad58ed87d2333c2441ef953ffea2c70c3}{07449}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23115a706a26646b60a3ee37b05b990e}{07450}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1ENR\_DMA1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga770f43f87bb46f0d698718a6f09f5880}{07451}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga218cda9bb384904462e1308b82b30436}{07452}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga035ef6d5823d5fe2837b85b95e9e9bdf}{07453}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1ENR\_DMA2EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga837800b65f02cd9b7767c97ea446120e}{07454}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa31015b6f6a1737df33961a9ddd9e4c}{07455}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMAMUX1EN\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291a1807408f9ad8338c91b589717acd}{07456}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMAMUX1EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1ENR\_DMAMUX1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad52d1d76e756ce53098bbfb5e7a1039c}{07457}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_DMAMUX1EN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1ENR\_DMAMUX1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b651809e283485b801f94e6ad28dbd3}{07458}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b0fb2f282cc1e817eb2f3b1bf15c1c3}{07459}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1ENR\_CRCEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70556ca06b7dcb5046189d404614b270}{07460}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1ENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07461}07461\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07462}07462\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2AHB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad034066563c961cc4c6fd6cd2d040494}{07463}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3115ba02d95cc771ec56acdd9e287c45}{07464}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2ENR\_GPIOAEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ee76ae03ea3356590ed5beb32848078}{07465}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbf01c3dd3def333766c3ded69a6720c}{07466}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1a857cc3e8e810e2323690669edcd6}{07467}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2ENR\_GPIOBEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a5bcbcf80a95d6feb2a49f372c4f3b6}{07468}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf92f717ac8d1e9134b0b646bb877e847}{07469}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga690a9cd086e1e5c1ca85971a2b33e6b9}{07470}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2ENR\_GPIOCEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9da44a75db25cf8d49ee32972b2e8c2e}{07471}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5f5de52fc9da16e82180fa55f3e6bf4}{07472}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOHEN\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd8743f31e8d1e24d458e937ba710eef}{07473}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOHEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2ENR\_GPIOHEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa497328643370b89efbb781d3c41afe2}{07474}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2ENR\_GPIOHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOHEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07475}07475\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07476}07476\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2AHB3ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b641d1958c75a4297e567db1d2cd8c8}{07477}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_PKAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a5be6e2b7919b04b0aa3c438d21370d}{07478}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_PKAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3ENR\_PKAEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45623f49edff717be0fff7ad672e6919}{07479}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_PKAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_PKAEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4696fa1e7682e649d31e79e92b9bede1}{07480}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_AESEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30a0711d42e842bbc3356a5808faf3fc}{07481}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_AESEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3ENR\_AESEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f52e95e6a7c62c4d06c835ffcb5f1f4}{07482}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_AESEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_AESEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdb17bbaf9aadac088e36ae97fcfa4c}{07483}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_RNGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8302c0f22c5b26e2f54a402cad7d498}{07484}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_RNGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3ENR\_RNGEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade4044f8a7ac69487965d131fce1915b}{07485}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_RNGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b283359af77059c56249061e9ced3f8}{07486}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_HSEMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf7a4d2d83ac599e96a8d9564b501b74}{07487}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_HSEMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3ENR\_HSEMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf09fa141579765c8c941a6a075838a4b}{07488}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_HSEMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_HSEMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cc93b3131025c88f8307e58476f78b7}{07489}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_IPCCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1c31f25cb6a756b2138a366c871dd70}{07490}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_IPCCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3ENR\_IPCCEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09221eb7fcf2f1e50317bce5d7a8cc0f}{07491}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_IPCCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_IPCCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3d588f2e3ea3f6a434412569fc0fa3d}{07492}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_FLASHEN\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4524f1cf5a9f52a6b016be7ef28e79e5}{07493}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_FLASHEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3ENR\_FLASHEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4201ceb5c92e4d733881cf8e43053bca}{07494}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3ENR\_FLASHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_FLASHEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07495}07495\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07496}07496\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB1ENR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2210536f006a5d0c196c0801e221d64f}{07497}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_TIM2EN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa514c6c1463cf8c33766b2f5929d9110}{07498}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_TIM2EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_TIM2EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a742146ce462ec0a12c345e9b58eff2}{07499}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_TIM2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_TIM2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59beadcb25f9d315976b60292c93c274}{07500}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_RTCAPBEN\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57540278e26c13affec61ac701203b69}{07501}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_RTCAPBEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_RTCAPBEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaecc68fa829ef66f877dfbfe7ff7fb5}{07502}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_RTCAPBEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_RTCAPBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11bd563fde5beb8f17a36da1b02cc6fe}{07503}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_SPI2EN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07504}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25298fc4e22f141b942ec0480e041fab}{07504}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_SPI2EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_SPI2EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07505}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38f927f4bdc0dff24da4be3421ed9e0}{07505}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_SPI2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_SPI2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6346f68ef12110f08f9e1957427de811}{07506}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_USART2EN\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c94e7d87d3b3bd130f124e658d775b4}{07507}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_USART2EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_USART2EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaee5ebe0e87165144c6d9b125a0cef92}{07508}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_USART2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf1ea2240bc421ea57da0e67fc2b03c8}{07509}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf65ec6fab91e98205f07fe91b208dcba}{07510}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_I2C1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c36a69cadc53e993c872e60d2780d35}{07511}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_I2C1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2f5a8d68f50c7fdca0c39a780dca78c}{07512}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga626056f41903a4bcff773f7b4366416f}{07513}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_I2C2EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b72e99b76ea1173c6488623feb18e83}{07514}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_I2C2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd6ae9a2d31f36e351e0a4bfedffb653}{07515}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C3EN\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f18501382db93e2fbd184175a714bb6}{07516}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C3EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_I2C3EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e1d2117e8cae87b75050982b506c491}{07517}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_I2C3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_I2C3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7acc1bc2ef25673e014281b1110bfd91}{07518}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_DACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4dd96e8abdc24ecc268cbeac607e0748}{07519}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_DACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_DACEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10408fd8134eae4d6b43d05d953e790f}{07520}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_DACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_DACEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eb490454f4d60ec46a1b600df2232e9}{07521}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_LPTIM1EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e1c0e7a4403beba98a711582a059c78}{07522}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_LPTIM1EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR1\_LPTIM1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14a135771cc8be6286c238b7ad3c64dc}{07523}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR1\_LPTIM1EN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_LPTIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07524}07524\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07525}07525\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB1ENR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4126938b24ebd19e416a5d182ff30634}{07526}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPUART1EN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9bc4602e7e9793bd27998f500c3b2f4}{07527}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPUART1EN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR2\_LPUART1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae43bcba1bf6870061578492c5e9a9cff}{07528}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPUART1EN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR2\_LPUART1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga954282d15e5bd025893eeb7d7d044b01}{07529}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPTIM2EN\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0096b53d092108c9635b14e194ee145}{07530}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPTIM2EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR2\_LPTIM2EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb9158fb7db963b524f163507653e3f1}{07531}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPTIM2EN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR2\_LPTIM2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f6ac16d07ea244f5bd8ba37c94b783}{07532}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPTIM3EN\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cb1278572cd8921f55baf1616bc80ff}{07533}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPTIM3EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1ENR2\_LPTIM3EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46eead2ebb23f7c7c4772815b08bf98f}{07534}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1ENR2\_LPTIM3EN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR2\_LPTIM3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07535}07535\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07536}07536\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB2ENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69d2f205de64ce995a7a68259a837159}{07537}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_ADCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52b4048627ece66773d133e2640a491e}{07538}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_ADCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2ENR\_ADCEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07539}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad41cfd098a65b08d8c8e1fa19a33763a}{07539}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_ADCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_ADCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3115f36419024d18f023fb6dfa6f8dbf}{07540}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa807297098ce4746b4406716bd17f504}{07541}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2ENR\_TIM1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54cf54f0fc56df920e15911335fa7de5}{07542}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38285a7cb97ff878602f37fa2c914123}{07543}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07544}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3269571fc32814cafd7b6e758f767581}{07544}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2ENR\_SPI1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52847a04ddc8bd0cefd577d4d3116e3b}{07545}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac00be36d135f25900f4b37601ff77752}{07546}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafad40400f3550357f87028cf0c7590a0}{07547}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2ENR\_USART1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cf5e704b55f9da3426005011bc5e107}{07548}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07549}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec725720ff6b0270019e566d07bd960c}{07549}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM16EN\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d55f7c5adbe89c815368677d5c7ae56}{07550}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM16EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2ENR\_TIM16EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e05111d19230e6b58dc6ec581973fbd}{07551}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM16EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_TIM16EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ba70991b3433d3a2be8d6d46c194fe8}{07552}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM17EN\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed336077f5b98a502cedf3d5910c665b}{07553}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM17EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2ENR\_TIM17EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab295318f0a3d0934eaa25074674e01d}{07554}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_TIM17EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_TIM17EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07555}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga898d56b2d9051d7cd994288dea2a17d8}{07555}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_SAI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07556}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9bbab45a3f6dbff07f716d7fa099232b}{07556}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_SAI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2ENR\_SAI1EN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga414d095137132631a1240f0c2f1c180d}{07557}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2ENR\_SAI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_SAI1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07558}07558\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07559}07559\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB3ENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa89260356573ac00dd24ff57f5c1cb54}{07560}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB3ENR\_SUBGHZSPIEN\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10bc97d197a9685da23592171959d833}{07561}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB3ENR\_SUBGHZSPIEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB3ENR\_SUBGHZSPIEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f6abd0039ce8065fba80d86b90e3baf}{07562}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB3ENR\_SUBGHZSPIEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB3ENR\_SUBGHZSPIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07563}07563\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07564}07564\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2AHB1SMENR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826c1b736dde604551c4f203288ace9d}{07565}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMA1SMEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga905e04245faab1675be11177862a53f5}{07566}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMA1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1SMENR\_DMA1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae90d2b5e289dbc6c25feca36273b8b2c}{07567}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMA1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1SMENR\_DMA1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940d8149168702299f5d69198731697d}{07568}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMA2SMEN\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24a6532e8940c4cb88643eaf54df5b51}{07569}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMA2SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1SMENR\_DMA2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11586655bea159f1d66475d607ff189b}{07570}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMA2SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1SMENR\_DMA2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cde21fd1951f20df5678aa780ac8351}{07571}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMAMUX1SMEN\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeab561924125aa05028c7e8276a16615}{07572}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMAMUX1SMEN\_Msk\ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1SMENR\_DMAMUX1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11d40828416052b51f63511fe910633d}{07573}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_DMAMUX1SMEN\ \ \ \ \ \ \ \ RCC\_C2AHB1SMENR\_DMAMUX1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf46e663eb11d430866097007c5b3b211}{07574}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_CRCSMEN\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe3a3c9dfffdf2fce7cf54f006df751a}{07575}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_CRCSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB1SMENR\_CRCSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa653b31a1a0b586271b297ab57a69b77}{07576}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB1SMENR\_CRCSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1SMENR\_CRCSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07577}07577\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07578}07578\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2AHB2SMENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d2289e70fc69b397c54531a01a64c45}{07579}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOASMEN\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967902ea17fb2a3ff3ba76e4b1035aed}{07580}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOASMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2SMENR\_GPIOASMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c52d689695245fe6de16600e7004907}{07581}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOASMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2SMENR\_GPIOASMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1ee21d0207a4c11a85370b8bc2b3be}{07582}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOBSMEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1882970a534b1f5ef6caa4edcbf2aeff}{07583}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOBSMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2SMENR\_GPIOBSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b46796756eb7f0b2937f163f9a0e644}{07584}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOBSMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2SMENR\_GPIOBSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2f7b38e5737b9798df0231ad84d825}{07585}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOCSMEN\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6751ab8a107d47bf1a2bf2f37e176b0c}{07586}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOCSMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2SMENR\_GPIOCSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8419ceb2df62f3deb924d6f69d583f1e}{07587}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOCSMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2SMENR\_GPIOCSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3099cc1ea25b2bb479f74a71622db766}{07588}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOHSMEN\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8b492b5921516c9328e857113b4dc4f}{07589}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOHSMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB2SMENR\_GPIOHSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2db932971801fa19c17ab5c7dcf064}{07590}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB2SMENR\_GPIOHSMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB2SMENR\_GPIOHSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07591}07591\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07592}07592\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2AHB3SMENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dfe5d0257d1514ce7d7b163899999dc}{07593}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_PKASMEN\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf050251a4676d5e4bb48717eaec738e1}{07594}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_PKASMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3SMENR\_PKASMEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacad387ec6fbd9731f397a124d860d4d}{07595}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_PKASMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_PKASMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf54e6f4e258cb9897171fee91ccfce79}{07596}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_AESSMEN\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07597}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036b141423030f3428051f26bb0d2a0d}{07597}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_AESSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3SMENR\_AESSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7825ccb36161117fd263713b13e4621}{07598}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_AESSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_AESSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86e8161c969186b10f12910270fd0a11}{07599}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_RNGSMEN\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf93f574256f38a9e765da9b06c3813fc}{07600}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_RNGSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3SMENR\_RNGSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07601}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad01e52fb65c20005e4f35c8edfb9a34e}{07601}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_RNGSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_RNGSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed585ba2e0a718885d8cb6a8b056eec6}{07602}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_SRAM1SMEN\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c0dd84693a23a27129f42d56b93422e}{07603}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_SRAM1SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3SMENR\_SRAM1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b4a5907c275da4916fa6f6ee1414c5f}{07604}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_SRAM1SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_SRAM1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5503e250933d7535bef37796373b9efa}{07605}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_SRAM2SMEN\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87563785940d8912f23d63ce7a017130}{07606}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_SRAM2SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3SMENR\_SRAM2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1a0538dc5d9d7701cdc36733bbc638b}{07607}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_SRAM2SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_SRAM2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83effc5a67bdec0fbda5d3e3d5b7ef5e}{07608}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_FLASHSMEN\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52169819ca0f1101bcfba4f549343e03}{07609}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_FLASHSMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2AHB3SMENR\_FLASHSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0d08782879189500a735a334924a80c}{07610}}\ \textcolor{preprocessor}{\#define\ RCC\_C2AHB3SMENR\_FLASHSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_FLASHSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07611}07611\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07612}07612\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB1SMENR1\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7193470602c4a0b0ebd697f8bdbbcd0}{07613}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_TIM2SMEN\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab13595f47cf6b96d2cec76e944883ae9}{07614}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_TIM2SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_TIM2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07615}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8faabe8b3384c5fcb42d618fddd6c6ee}{07615}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_TIM2SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_TIM2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07616}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37ec1f3e61b9b0a21fee1deba173391d}{07616}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_RTCAPBSMEN\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24d962d91032a19ce3d96c8b5f629d5c}{07617}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_RTCAPBSMEN\_Msk\ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_RTCAPBSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dd4c514c31e6b188e44d3016f900c8b}{07618}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_RTCAPBSMEN\ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_RTCAPBSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa86c52d54dd9eeec34eccda65afdd593}{07619}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_SPI2SMEN\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f39d35ecabb162dcd4a518bdfa82aaf}{07620}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_SPI2SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_SPI2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75d8d8d1f8ec13fbd92f7ff8ebf16ae0}{07621}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_SPI2SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_SPI2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c3e8f6c2e2e3d478ea7ec861f2ba196}{07622}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_USART2SMEN\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90e5763eee3a55e0d6397447200fe676}{07623}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_USART2SMEN\_Msk\ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_USART2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d8e12fcdd749629572ccebccfbb9feb}{07624}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_USART2SMEN\ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_USART2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07625}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4cbb24aac724a9b3ffae3a3e33d751e}{07625}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C1SMEN\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3493a9f8ae924ec8e346ba2dad85dcdf}{07626}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C1SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_I2C1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac80a5c8ed94cb5f0920e64d9c6f864b}{07627}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C1SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_I2C1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8518a81a866e470ce929d86670fa5857}{07628}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C2SMEN\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga251a53d5f97aa31f96692d5ad8b9ab44}{07629}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C2SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_I2C2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab908e87f35b4c2c6e4fff57d1cf2eb2a}{07630}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C2SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_I2C2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5213c93c303a09ab1a164092d224c355}{07631}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C3SMEN\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga707b8e9c67dfa05bf0dc89e2a98e5cfd}{07632}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C3SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_I2C3SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga062e23ec655d1d5796e8790e4b4efbdc}{07633}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_I2C3SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_I2C3SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13a6b74c0974b9221c21945f72bb3983}{07634}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_DACSMEN\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacfa64a8ac4a2e9a0f30276a60d6c6d9}{07635}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_DACSMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_DACSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga317f3f8c2b5d54c44616e07c977bcddb}{07636}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_DACSMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_DACSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b3f8984efa1a2b85ddd9122435ccffc}{07637}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_LPTIM1SMEN\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2dfaea32502ad5e5a1f6c25951d77eb}{07638}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_LPTIM1SMEN\_Msk\ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR1\_LPTIM1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae87a8ea368851b128fcc401b54e4bc5b}{07639}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR1\_LPTIM1SMEN\ \ \ \ \ \ \ \ RCC\_C2APB1SMENR1\_LPTIM1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07640}07640\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07641}07641\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB1SMENR2\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c07224fb9531740fe9e3a89f37936a2}{07642}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPUART1SMEN\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac07d9ef11d70a5ebec1c65880126fc9a}{07643}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPUART1SMEN\_Msk\ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR2\_LPUART1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad283c2ead3a160cc024467bf6544232e}{07644}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPUART1SMEN\ \ \ \ \ \ \ \ RCC\_C2APB1SMENR2\_LPUART1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf15837b74cc2edd7c1000d8dacfe7e32}{07645}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPTIM2SMEN\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e3ff3fb0f1720b598cb9f6ca8d3bb2d}{07646}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPTIM2SMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR2\_LPTIM2SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eec1b1d853985de923facf6272a61b1}{07647}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPTIM2SMEN\ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR2\_LPTIM2SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3f9b71528500dab16f44a856cc69f38}{07648}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPTIM3SMEN\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07649}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5c3b6eb117fff472bf20e14b5800f4b}{07649}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPTIM3SMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB1SMENR2\_LPTIM3SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb1a64bfa8f9d160d50918ff0de31ce}{07650}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB1SMENR2\_LPTIM3SMEN\ \ \ \ \ \ \ \ \ RCC\_C2APB1SMENR2\_LPTIM3SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07651}07651\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07652}07652\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB2SMENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf6c43883cb69e7f6d3021be326bfd9e}{07653}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_ADCSMEN\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac193c78f699738ff292b1561faca96d6}{07654}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_ADCSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2SMENR\_ADCSMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d4df71b332f0bc510d46421d4566f69}{07655}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_ADCSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2SMENR\_ADCSMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72f6080d1de9ae8a8184e1402a5a4866}{07656}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM1SMEN\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b719ac7b8b315b5ebbd4c313fcc31b6}{07657}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2SMENR\_TIM1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fd19d8441d01dc3ed61a67e05125c5e}{07658}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2SMENR\_TIM1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga534cee6ee86f7d9466ec3aa527ac7577}{07659}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_SPI1SMEN\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16d52b6c0b1544a4f1260fed50dfa844}{07660}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_SPI1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2SMENR\_SPI1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa766166f6c6e2d5975f4c9ca27975158}{07661}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_SPI1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_C2APB2SMENR\_SPI1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc669cbdaf3249bd0b5f1e50d300e31}{07662}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_USART1SMEN\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1c53764395a1cec462ae5e3fd791e6}{07663}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_USART1SMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2SMENR\_USART1SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b887b1e298963ac3a9d63c47c35998}{07664}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_USART1SMEN\ \ \ \ \ \ \ \ \ RCC\_C2APB2SMENR\_USART1SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07665}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed9735b8a528b79c2f8879dba0b5475}{07665}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM16SMEN\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8190d54b5c1d4ae7d028c768194319e}{07666}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM16SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2SMENR\_TIM16SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59dbda8326e0d43782cb2fdb87ed699e}{07667}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM16SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB2SMENR\_TIM16SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga697e195696990fa795f26df77fc7e620}{07668}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM17SMEN\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b6951647118ef7eb94ff0bc2cb7d27}{07669}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM17SMEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_C2APB2SMENR\_TIM17SMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1249db376b771a171f2638ea1b1ef57a}{07670}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB2SMENR\_TIM17SMEN\ \ \ \ \ \ \ \ \ \ RCC\_C2APB2SMENR\_TIM17SMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07671}07671\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07672}07672\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_C2APB3SMENR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07673}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae12cb1168d6377d6630b636476f59ae6}{07673}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB3SMENR\_SUBGHZSPISMEN\_Pos\ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8efb1b62faf7abb0bb17bf980082a32f}{07674}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB3SMENR\_SUBGHZSPISMEN\_Msk\ \ (0x1UL\ <<\ RCC\_C2APB3SMENR\_SUBGHZSPISMEN\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03e9153a887d58582daba79802604e1e}{07675}}\ \textcolor{preprocessor}{\#define\ RCC\_C2APB3SMENR\_SUBGHZSPISMEN\ \ \ \ \ \ RCC\_C2APB3SMENR\_SUBGHZSPISMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07676}07676\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07677}07677\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07678}07678\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07679}07679\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07680}07680\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07681}07681\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07682}07682\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07683}07683\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07684}07684\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5ee87b845c2f084d56f3e6b400e7f00}{07685}}\ \textcolor{preprocessor}{\#define\ RNG\_VER\_3\_2}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07686}07686\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07687}07687\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2013ef5a17240897df5b7bf00b7b290}{07688}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{07689}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_RNGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ee81827bb1d78e84e78a74449c8d56a}{07690}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\ \ \ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d1a529728903ae8659aa26f869f6537}{07691}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8253017bd1f0d7652f107266ffb0297b}{07692}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27424b682bcee7fff22f92a2dbcea57a}{07693}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a1a4e767f1958bcce1ed0a8520511f5}{07694}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad88c05386f3c90522a77ddd2c44d0a4}{07695}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_CED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga939fb7e756abc6c84d5f296a80a58716}{07696}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_CED\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf73d623b2262c9672d3f2195db62156}{07697}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG3\_Pos\ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a04dc7166f97386a7093bd2da51c7f}{07698}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG3\_Msk\ \ \ (0xFUL\ <<\ RNG\_CR\_RNG\_CONFIG3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9bd247d554dcdae22290ad3f03f4f1e}{07699}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG3\ \ \ \ \ \ \ RNG\_CR\_RNG\_CONFIG3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga431aca8de9097a69e53e01bb6324c802}{07700}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_NISTC\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga390aba08e6d93f0fab26690354489af4}{07701}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_NISTC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_NISTC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab7b5b11136e1898f68611cde2534b0f}{07702}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_NISTC\ \ \ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_NISTC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c4358a9eb19585e9c8033d0bba9e04}{07703}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG2\_Pos\ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga437a211b15f8489de54807ec1acfb6b9}{07704}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG2\_Msk\ \ \ (0x7UL\ <<\ RNG\_CR\_RNG\_CONFIG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b0eefb862fa874af0c94fed351abace}{07705}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG2\ \ \ \ \ \ \ RNG\_CR\_RNG\_CONFIG2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81a14431f71a0fac5b193b3c43c0143f}{07706}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CLKDIV\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5f670d51b5caa513fce24841af422d3}{07707}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CLKDIV\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ RNG\_CR\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bcbf8d356e20c915b26f77dc02f8fd0}{07708}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CLKDIV\ \ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_CLKDIV\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga593d66fd2efecf1f0e42686602f56073}{07709}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CLKDIV\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f9e536b44f16691bd667aeb772655d8}{07710}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CLKDIV\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RNG\_CR\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72a013efc42b47a3ad70784adcffdee8}{07711}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CLKDIV\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RNG\_CR\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22f23930051262622547034a6d1701e7}{07712}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CLKDIV\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RNG\_CR\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2ea788ed3ec0ea153448db1a490f45}{07713}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG1\_Pos\ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0347b1446d0f61a949ee2ecc262e5a39}{07714}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG1\_Msk\ \ \ (0x3FUL\ <<\ RNG\_CR\_RNG\_CONFIG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87e0bc7b267a7a3a81129c6a58803945}{07715}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNG\_CONFIG1\ \ \ \ \ \ \ RNG\_CR\_RNG\_CONFIG1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga491f61b6c1539f1a7d1431ed93ca7c8c}{07716}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CONDRST\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1494f75637b432ef11d938f04dfff2f}{07717}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CONDRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_CONDRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f5ed59022928fafd90feb253f102d8}{07718}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CONDRST\ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_CONDRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga059ce6eea3aa6335644553e9724787ae}{07719}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CONFIGLOCK\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga430eefc807d33b69351af70500a847d8}{07720}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CONFIGLOCK\_Msk\ \ \ \ (0x1UL\ <<\ RNG\_CR\_CONFIGLOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50d47277c0e379e271dd18cbdf9e7371}{07721}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CONFIGLOCK\ \ \ \ \ \ \ \ RNG\_CR\_CONFIGLOCK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07722}07722\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07723}07723\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07724}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17cb7add2587efeea18a208c76d73727}{07724}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{07725}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_DRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54434ed74bdb00fd0f13422d3e85a2fc}{07726}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\ \ \ \ \ \ \ \ \ RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga164b5050473dff67a5cd6ca400bb5a89}{07727}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga699d24eb133814c5be46fe6e588cc093}{07728}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bb49d327474c3c61877bb20290f51d0}{07729}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\ \ \ \ \ \ \ \ \ RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51e0238194c400f9c6ac0b34826e55eb}{07730}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{07731}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5562bc13afe295893dc3997a4917fee2}{07732}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\ \ \ \ \ \ \ \ \ RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga341c152f61c352b96fb0c3c245e3d958}{07733}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3efcca0c0381982a8044d09aaa6b6df9}{07734}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}{07735}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecf22f4de968dc9aa29d55760ebdb980}{07736}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d78e80e064c7746b98ed89304aab367}{07737}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6b0e11930f20484f0d0aca79959d9b2}{07738}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07739}07739\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07740}07740\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_DR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627ead841131c575a054e1a2beab8206}{07741}}\ \textcolor{preprocessor}{\#define\ RNG\_DR\_RNDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07742}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab80a22a8f111a40e41b068180da05e55}{07742}}\ \textcolor{preprocessor}{\#define\ RNG\_DR\_RNDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RNG\_DR\_RNDATA\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07743}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed022b60786e643a22c2ccfaf15ce821}{07743}}\ \textcolor{preprocessor}{\#define\ RNG\_DR\_RNDATA\ \ \ \ \ \ \ \ \ \ \ \ RNG\_DR\_RNDATA\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07744}07744\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07745}07745\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_HTCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfbeb64161b71e74008a73abf1b9d9d6}{07746}}\ \textcolor{preprocessor}{\#define\ RNG\_HTCR\_HTCFG\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d9e4249540ed3d7e694cc23f9a00f1e}{07747}}\ \textcolor{preprocessor}{\#define\ RNG\_HTCR\_HTCFG\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RNG\_HTCR\_HTCFG\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c36eeaccc9db7003dad3de4ac2c0f4d}{07748}}\ \textcolor{preprocessor}{\#define\ RNG\_HTCR\_HTCFG\ \ \ \ \ \ \ \ \ \ \ RNG\_HTCR\_HTCFG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07749}07749\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07750}07750\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07751}07751\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07752}07752\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Real-\/Time\ Clock\ (RTC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07753}07753\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07754}07754\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07755}07755\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2920dc4e941e569491e856c74f655a73}{07756}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa98be62b42b64aa8dee5df4f84ec1679}{07757}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3152952ac385ee1ce8dd868978d3fce9}{07758}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26458edfa3da49a421547e540b7fef0c}{07759}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3f00fc20610b447daa4b2fcf4730e94}{07760}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad42435e015e9f5052245c366ae08d655}{07761}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c9af54381689d893ba1b11eb33cd866}{07762}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{07763}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1412e72836e362ccfe5a927b7760fd14}{07764}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{07765}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8211df481853649722383e0d8fb06d5}{07766}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddad920d5681960fa702b988ef1f82be}{07767}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07768}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6206d385d3b3e127b1e63be48f83a63}{07768}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e264504542ec2d9b06036e938f7f79d}{07769}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{07770}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf169c6a3845063073e546f372e90a61a}{07771}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87978332f15306d7db05c3bce2df2c7f}{07772}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64cf91576871a8108d6ee2f48970bb4a}{07773}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga752747aa90bf35bd57b16bffc7294dfc}{07774}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07775}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1837f65a11192dd9b8bf249c31ccef7}{07775}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f27fb43718df0797664acd2d9c95c1a}{07776}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d682cf0198141f2a323981ec266173}{07777}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07778}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{07778}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07779}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84e86f4fc04232fd0294966434708e06}{07779}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad91d7700822050a352e53aff372a697b}{07780}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07781}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9c3087e3d4cd490af8334e99467f1dc}{07781}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07782}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac01a9e4b358ea062bf1c66069a28c126}{07782}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b76249e63af249061c0c5532a2a4e5}{07783}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641ca04f0ccdab58ac9fe27211719a66}{07784}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3ae841c3e4f90face971c95f1228419}{07785}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae39b22025a36d1e4e185e4be2bf326f}{07786}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{07787}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07788}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{07788}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07789}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5f0413990c26a5cf9a857d10243e9b}{07789}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5251e75005627144d7a044045484ca}{07790}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{07791}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747711823db36121b78c0eebb6140ca1}{07792}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07793}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{07793}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6eef03c1de3719d801c970eec53e7500}{07794}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbe7e738c8adaaf24f6faca467d6fde2}{07795}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{07796}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07798}07798\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_DR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee7ed9c50764bdf02c200c9acf963609}{07799}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07800}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad13d2dbed87fd51194b4d7b080f759}{07800}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07801}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14d55b6d841825ec65736e08c09b1d83}{07801}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a733698a85cc8f26d346ec8c61c7937}{07802}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07803}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{07803}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{07804}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e7cf7875d489f89d949178e0294d555}{07805}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{07806}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga261de093e10c99df510d650bea7b65bb}{07807}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{07808}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeda03e9857e9009b6212df5f97a5d09f}{07809}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb0b5f7684e31cb1665a848b91601249}{07810}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01f200469dbc8159adc3b4f25375b601}{07811}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga592372ccddc93b10e81ed705c9c0f9bc}{07812}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07813}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751a29a9ead0d70b6104bd366b7ab6af}{07813}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{07814}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07815}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f46c349f75a31973e094729fe96543f}{07815}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30cb803b191670a41aea89a91e53fe61}{07816}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd26d3601bf8b119af8f96a65a1de60e}{07817}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77e907e5efced7628e9933e7cfb4cac6}{07818}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d26f621d89bd024ff988b5ecab316ab}{07819}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5358d94c842b122b8bd260a855afb483}{07820}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{07821}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5781bd4d99f08d25b2741a43c0e694a4}{07822}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{07823}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9221f60ccf3581f3c543fdedddf4372}{07824}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07825}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54f64678df9fe08a2afd732c275ae7a0}{07825}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07826}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7845ded502c4cc9faeeb6215955f6f1}{07826}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07827}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47a14479cfe6791d300b9a556d158abe}{07827}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a420b221dec229c053295c44bcac1b1}{07828}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{07829}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07830}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c3834615b1c186a5122c0735e03e09}{07830}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52e40cec8161ee20176d92d547fef350}{07831}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8823ee9be7a191912aeef8252517b8a6}{07832}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546b218e45c1297e39a586204268cf9d}{07833}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4689a554a699f3df0a5939efdbebb94d}{07834}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{07835}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07836}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba04cbc99cf442c7e6155bef625c5663}{07836}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{07837}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{07838}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1668f84ec4ddec10f6bcff65983df05b}{07839}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad54e249241aebdda778618f35dce9f66}{07840}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07842}07842\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SSR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{07843}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e04530ca01c9863f847c09f51f64304}{07844}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_SSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3881f27b6c7a5c7609b1393682144aed}{07845}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07846}07846\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07847}07847\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ICSR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50176e9aad653ce5f16828a686a4cd5c}{07848}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07849}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fc6870c1bb5190ae962bc6fe0767b54}{07849}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RECALPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07850}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7330d8e1bf26d8feba7281a69360a24}{07850}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RECALPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4ec241b9fa48c2fc982436acdd1754f}{07851}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BCDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e87b1054f7d6d31d0316610dd1d3adf}{07852}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BCDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ICSR\_BCDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3be04ccd06ecb73337fbd19d2f45302}{07853}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BCDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_BCDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47ddab747991ee6bc8f8d37bc992cc20}{07854}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BCDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_BCDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8f98a8acd48d640e0397dfaf6711c9f}{07855}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BCDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ICSR\_BCDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5faaa650ca92652bab813e51a143510c}{07856}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BCDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ICSR\_BCDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d342bca9545a97cbeb15feef0a44d7f}{07857}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BIN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga962f17dbed64aef82f75e587237e3dee}{07858}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ICSR\_BIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa339d405bf40e0930be28682b0405a65}{07859}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_BIN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6f0904f5c4f495878cb156fd9381204}{07860}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BIN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_BIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad886bee901cd3a7377c6e00d7cbb175a}{07861}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_BIN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ICSR\_BIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed522c953adf878e7de8a4ee40c77b27}{07862}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076ecc3440d5d0779a7e753e29ac926c}{07863}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2237e7a42cee007a2619d3b330f4da98}{07864}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INIT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4160e0bca02137c4125d8a420fcae95}{07865}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c75b70ae25fadedf156679b7c1f54f3}{07866}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga924a779262e796d444ee731b37055e48}{07867}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cc3f013ee9718ae69dd861c899a78a7}{07868}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaead30cc12241f79f3c83a3a751d67fb7}{07869}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07870}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga271ed3f5bed03ab8a770cccb6647358b}{07870}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07871}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32c0d3a3ca75b3e47d19ec237f07ac26}{07871}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07872}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga710097f165af57b70e8bf5569c207a52}{07872}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a9c92642fb82b05bcf144d455facf2e}{07873}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07874}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1b13041150c5a3fa4ca1e9b7b6882b1}{07874}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07875}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad828a4fea03ed6b0814754612bdbe55}{07875}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_SHPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07876}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51a9b5897c45588cbb494d9bc3b39387}{07876}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_SHPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17987642401a314f72e2415d10485fa1}{07877}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b8844955c31310a194adcc869f93536}{07878}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_WUTWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5694e6cd5c02911c3128555910debb80}{07879}}\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_WUTWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07880}07880\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07881}07881\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_PRER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8240c029696ad91531c3fec1ef1e7fe}{07882}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f883861bb963a097885c5773f3c0b15}{07883}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ RTC\_PRER\_PREDIV\_A\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07884}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad248dca1e9532ba31f98d3ec9d2f8711}{07884}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga234f46098c91b34aa12502d70cdb93bf}{07885}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga776acde6c1789c37371eb440492825ab}{07886}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Msk\ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_PRER\_PREDIV\_S\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17bbd4e569a76446df089752cb41b1cb}{07887}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07888}07888\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07889}07889\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WUTR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7651fbee7e05b947c7ed81e392368b}{07890}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUTOCLR\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93996984c4f75c28a06a588cee78e0d0}{07891}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUTOCLR\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUTOCLR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15f1c5539ddc691253da6c14fc6abc2e}{07892}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUTOCLR\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUTOCLR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07893}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae50a0fcd154d36aa0b506a875e8d100e}{07893}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c2d178daf42c0febdbf67583a83b6a0}{07894}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e412c1448a7e20974f5b46129799eeb}{07895}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07896}07896\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07897}07897\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcff87e504709eb31156bb980f8d800f}{07898}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1e09851eac67b59b566fa6441300795}{07899}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OUT2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17707eb6fa39c0b51d394b5a0e9c144e}{07900}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb10ba165961aa26608a5df7c063fcb2}{07901}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9fff27a46194cf7e54c5ea9e71ccaf8}{07902}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_TYPE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga892e6abf4b08f178e932c3ca2aa4f391}{07903}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9598152eafcb76c4bc6a8aa2e7c6eaf8}{07904}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7bb33cdcb9312219a2a26a247935c47}{07905}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_PU\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352a9cb8aec3a7a72a1fe42522d60a7e}{07906}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07907}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1335a4ec133e9130fc231e7c4ec96307}{07907}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07908}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cdda7d78995d333a42e9436d5781882}{07908}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dec31097c149b56a79149ba888e2dfa}{07909}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7b6f0a7ee505af1b1c7c24eb2be3984}{07910}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga714da5ae67763afbbf7370bcfe17c5f5}{07911}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9951b9b5ab363c7c68e6b95418be1f5}{07912}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfe2238e3fe7714652026804af576d1f}{07913}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae780c849bc9af9fb23d805fa41d6ec4f}{07914}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ITSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fe4c391ecbb12afa9d760cf4073dc3b}{07915}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12e2706cb9754f06d60cb87d3ec364ac}{07916}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07917}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{07917}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cdfa862acfa6068b7ba847f77269d60}{07918}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{07919}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb684c910bd8e726378e0b51732f952f}{07920}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f81115ef3fd366de73e84ab667d369b}{07921}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe506838823e3b172a9ed4a3fec7321a}{07922}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15fb33aaad62c71bbba2f96652eefb8c}{07923}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013304c1d6002a7c9ec57de637def511}{07924}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{07925}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53f21b5adadbcc5eb255683d5decc9cb}{07926}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07927}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ae962f1f8c748682a3136ea5ab76e1}{07927}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07928}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8dc824636e99382fcd50b39a6fce8dc}{07928}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga197c587884b9c1dcb2970e9ec2589b41}{07929}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd9f44a96fafedd6c89600a0a14fe87f}{07930}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{07931}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e7a474de1a01816bc9d9b6fa7272289}{07932}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07933}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7614f35a94291525f1dd8cc8f41f960f}{07933}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07934}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62402c843252c70670b4b6c9ffec5880}{07934}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SUB1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{07935}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04a33865dc30af95c633750711fc6d0}{07936}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07937}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01aac32ee74fbafd54de75ee53bf1417}{07937}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ADD1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae1a8439d08e28289398dcf3c2b4b47b}{07938}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82db8f745799c761201a13235132a700}{07939}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07940}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{07940}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf376dffb9f2777ef275f23410e35600d}{07941}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07942}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1432b0a0a031fe1143d153fe3073d7d2}{07942}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d862c5a5e56813b86246d22821ac9b}{07943}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e0a1419830a16667cea4f6454913226}{07944}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad21245a52288246fbca5b954f38c65e8}{07945}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e79f603f18cfbc266cc55162b739260}{07946}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6269c9dd5cee650024ede0b0c42e87d}{07947}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd69cebbc7fc4a81655a7e53a7284b70}{07948}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0efcbd64f981117d73fe6d631c48f45e}{07949}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9138f75267bd93f8de6738225217d583}{07950}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07951}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{07951}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{07952}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07953}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{07953}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf919254119ed634798f3b936dc01e66d}{07954}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{07955}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga061be0d3cdea721e5cb695cda0699bc3}{07956}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae534f6bb5933c05bc2b63aa70907bfb2}{07957}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{07958}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17d0850002ed42742ff75a82dc4e8586}{07959}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{07960}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1adc6f86be463291c228b8a2bd3cfa40}{07961}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8cdeac61f06e4737800b64a901d584}{07962}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07cfe46e6e2f7e1b24044b8a1db3dec1}{07963}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SSRUIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11ee814f70b0ea838a22d2a80ca84c88}{07964}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SSRUIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SSRUIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf20ad2421dd28e8359f7d0623cab7a66}{07965}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SSRUIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SSRUIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262f18e12c214c9f172860b3a1234f0e}{07966}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6634873135b509b3a483abcbd1e0f347}{07967}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_FMT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07968}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2706e31a1bc8d95b682fe47611e0dd3}{07968}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07969}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace008c8514db9131ae301e7577979130}{07969}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{07970}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BYPSHAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34d50a3eff3364e6da4fefed9962a054}{07971}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07972}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae970d1c321c777685111e4a4f70ce44c}{07972}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07973}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd611d89bc17e379525602d5ea3a7d54}{07973}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_REFCKON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07974}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga646ef1071cacc2d30bbef5597c817021}{07974}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18a34610d5a2a22e66b027341ac6191b}{07975}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{07976}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSEDGE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07977}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad076bde34be7d24f088fd2c003b7a7f7}{07977}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad30da1c2029c23889c4dd29ee8fa7eea}{07978}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1961b22823e4f592ac8d1733e079e2a}{07979}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54a2d55571417d9dfb05826b40d997b0}{07980}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f03056e9aa78c133af90b60af72ba79}{07981}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360f7ccf7a89c5091f4affe6d1019215}{07982}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad247ac722f6900744cdc16f8f45ed923}{07983}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07985}07985\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8567138f5a3dddde68b6cdda56e41846}{07986}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07987}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81983eda15eb251ae9e94a8290450cb1}{07987}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RTC\_WPR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d21f29da0e92b2744719aab37278b07}{07988}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07989}07989\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07990}07990\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CALR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5458d41d3893259a7c1adcb12626552d}{07991}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07992}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5632e54eb1a07b95a3024c2a52665a24}{07992}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07993}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b13b9724302c25fbca76684f5968528}{07993}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{07994}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4a1d426d16a747f07e8d8cf98c7275e}{07995}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28f8c7f5f5bf772c81170a2eab055557}{07996}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07997}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ac54a062e43b815b226acdb30888ca9}{07997}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07998}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{07998}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l07999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e3f4cfc489f57c1b4c10c656fcf3e28}{07999}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_LPCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_LPCAL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92afb25b6a5b1e58b8a558cc7be51447}{08000}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_LPCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08001}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6ebf22c67c63382b41ffb3cae443e5f}{08001}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_LPCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_LPCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08002}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70857526590d6f7e25d9551187105583}{08002}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga702670ae12e1600fea81ef41ea485fd6}{08003}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga347a7b8bed29029bd0d8a78ce03268c8}{08004}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{08005}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{08006}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08007}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{08007}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{08008}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9146fbef6a53896f3160c89ed651b90}{08009}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe04fc9762d3f680f9145a50898c27b}{08010}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc4966c71cab83be4069e0566222d375}{08011}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08012}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae240b185d0c9c6e314a456627e6e4834}{08012}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08013}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8880325073e167137366402f15d5683}{08013}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08014}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8381cc75166acfc4b4c686ad7e5e599a}{08014}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08016}08016\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SHIFTR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0fdeb64a850c9840a1c140203e61d2f}{08017}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga145edd31d622a96121168d7f54af1f63}{08018}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SHIFTR\_ADD1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fee932563d21382db9ecad458356af2}{08019}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{08020}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c15ddd7f663060a1e540ded10aab86}{08021}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_SHIFTR\_SUBFS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{08022}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08023}08023\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08024}08024\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSTR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{08025}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08026}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga844125f323c84655caa5d09de90d676a}{08026}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08027}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{08027}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{08028}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c592f62a64ad486af67101a02badba}{08029}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08030}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5765274cda5284899563191cb505235a}{08030}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08031}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b682daaa79917786d55c2bf44a80325}{08031}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{08032}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab82c3482dd42a99d0a28d52cfb89be11}{08033}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{08034}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{08035}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a235fd8965c706e7f57327f6e5ce72d}{08036}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56f2bc31a8d01d7621de40d146b15fb7}{08037}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d848f11cf3130bb6560d117f97b7da3}{08038}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{08039}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08040}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae41110f902c7d1b538021d157da48a23}{08040}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08041}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7eefd1e26e643f63b5550cebcfb7a597}{08041}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9743a3843868c712945a7c408183ad73}{08042}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{08043}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08044}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf30459ae8455ad0fb382dd866446c83}{08044}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08045}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga513f78562b18cfc36f52e80be9cb20d5}{08045}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada4e4f24245be3e28d06c606bb1bd9e8}{08046}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga989ebeea3d902970e5189c667f08dd57}{08047}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64b186af486822cc015cfec613f5cba9}{08048}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08049}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8ff1f79f2ab33d00a979979d486bc44}{08049}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga506d192fef16558c9b0b7ed9e1a9147c}{08050}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08051}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{08051}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55cd85d2e58a819637d15f70f7179a0}{08052}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08053}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a4e53ced662f212e19f30ccf60fdf74}{08053}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga653df3d0cdd6c8235762f5152dda55c9}{08054}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08055}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fbdebcd1da2ea191cca51c222345f15}{08055}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{08056}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08057}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga807073dc98612721530a79df5b5c265a}{08057}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08058}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee05d278bdd457b4f61d797e45520d13}{08058}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08059}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24f2a25eab6521118adf40765216cfe4}{08059}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08060}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf868c2dda50075428856aa7551f712c4}{08060}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08061}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0d8fa76d45faccfe931d6227b29565a}{08061}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8990f4d1d493012289778e854c52e97e}{08062}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08063}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab6f4275d2a15e7307363124c03a64a4}{08063}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08064}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5610b3103a8a6653204f4fe7e9ea8587}{08064}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08065}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{08065}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08067}08067\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSDR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac365337a0d8e54ad40e3d4abeba10d33}{08068}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9022409e82c29cf18da7efe49032caf}{08069}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c76ea431470b87f22e7854bd5438d2f}{08070}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08071}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e9cbf062e41eecacccde522e24452c1}{08071}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08072}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{08072}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08073}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f2add59486679cc53f521c139d72852}{08073}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b1a8d81075b72d48e99990de9a22f98}{08074}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab11fc35bffeed3dbfb7f08e75f8319da}{08075}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7bce43482443f2038a8eebc681067dd7}{08076}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30556fea7362882afb160a1108ef0539}{08077}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85638fe2912aec33b38fcfc51e97aa2e}{08078}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5912337df16624b4703d2065c5fdf4}{08079}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cf9d23d49e121268a25445a7eed2f35}{08080}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49093134e4ead8b4990e5e1628db0692}{08081}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08082}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f31eb674f5a67402b6a3eb578b70a5}{08082}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08083}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad67666c54ef1be79a500484a5e755827}{08083}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d8e7630640b836002e20b25726e7f8}{08084}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{08085}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08086}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39c9ff61f3b622b829aa9354ca84e44e}{08086}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08087}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e02a917946bddaa027a04538576533}{08087}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08088}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga886739ae0e8c0f6144dbd774c203ed5f}{08088}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{08089}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{08090}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace7ca73ebca21ed3a17315f06757042a}{08091}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08092}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{08092}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08093}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa43ed53b8109ff32755885127ba987ce}{08093}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{08094}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209573a43dd1f21ef569d75593ad03f8}{08095}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08097}08097\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSSSR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac381e2fe1c99a95a6a41f1845d6f207f}{08098}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08099}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{08099}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_TSSSR\_SS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{08100}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08101}08101\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08102}08102\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMAR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08103}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{08103}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08104}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ade8f686276ed4761f3741cd928b500}{08104}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08105}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{08105}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd589f750a310c033dafdab213642649}{08106}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccf0424c522933862730917c9c79f81b}{08107}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08108}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a7fdc1719b3159e099c3979da26dd92}{08108}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08109}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4d605cd74901b7544c8a6cc9f446436}{08109}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b864018e7de62c954d6fff34bde926f}{08110}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08111}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga934ea7910b5f5988f6c46ae4703dc29b}{08111}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08112}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0cb880cece843ba5314120abcf14e9fc}{08112}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{08113}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{08114}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f818fa2666247ad93611752020097b1}{08115}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08116}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga784589946bdf3ca0d675cc22d9bafbbf}{08116}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga687a85ed4e7623bdb60196f706ab62e9}{08117}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08118}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d2ec65de047fdece20083f030cc6cfd}{08118}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0050d5e8d64e4f684e325446ea173a}{08119}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79a55db963d0707fc0ae14bffc51c297}{08120}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4744abec80afe01487c6133d9325f47b}{08121}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{08122}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{08123}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08124}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85bfa4c2296c553269373a411323b21f}{08124}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08125}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ed4ff622a2ac83edfaadc596995c61a}{08125}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab68dc30427951b19aecf399b0ae2900}{08126}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{08127}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08128}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{08128}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08129}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55bc04190e9eaa916144fa2d1777cbfb}{08129}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4165b904cdf6bdf4ed6c892d73953453}{08130}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab50f98903ad0183c52c40375d45d4d77}{08131}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c62bbd3ce817fd1d6f871ed894222}{08132}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{08133}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga491fda42cfad244596737347fe157142}{08134}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga756c2c137f6d1f89bba95347245b014c}{08135}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2068b4116fca73a63b1c98f51902acef}{08136}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7642e83ff425a1fe2695d1100ce7c35}{08137}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f516916142b3ea6110619e8dc600d2a}{08138}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae87ea1c4a907654aa4565047647afa30}{08139}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe0fda62acb0b820b859291e4b45e409}{08140}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga478d62d55a42779c558e9ba16aec74cc}{08141}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee274022f516021cba28dede0ff60450}{08142}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac320cc91348b22f3e5c0d6106594c09e}{08143}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{08144}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dab36fbc475b7ec4442020f159601c6}{08145}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6782f11cc7f8edf401dec2ff436d7968}{08146}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf766f39637efe114b38a1aceb352328d}{08147}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08148}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4fd9dea59596ad989af2bce818b1b93}{08148}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08149}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{08149}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22d67ff770aa27509d79afde1865c845}{08150}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{08151}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{08152}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc164d7ff70842858281cfaff5f29374}{08153}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e1199b4140613e8a1dbe283dd89c772}{08154}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbad0bb69a65557c15042154b66eab52}{08155}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08156}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga838b33a3595df6fe68152bb31f812beb}{08156}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8862250866a358ff3095852f45a160c1}{08157}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d9812296958846b0fd24484b205ebd}{08158}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{08159}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b623884457edb89f48a2a100aff183a}{08160}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae5c1ad41702da26788f5ef52c0d05ca}{08161}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e771d8055c52a1186d3f47dd567457a}{08162}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{08163}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30f4084231cdc1f72bec8c63dac981a3}{08164}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37bf69143ae7921782d1baa390c1c866}{08165}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8ec4171be73457bc3dba78bd246e35b}{08166}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08167}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf99585af681202a201178f8156dffe}{08167}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d7edbd0609415ca3a328f8498c4a63c}{08168}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga485a8c274aa56f705dc1363484d7085f}{08169}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d41833996dbd77a0bfbcd9889957a2}{08170}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08172}08172\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e05049e458b4f751f0caeba13fa3d7b}{08173}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SSCLR\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2592fc3584f9ffd9b2343223a40a9142}{08174}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SSCLR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_SSCLR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13a3b78ff4abb4ed79450ad67cc6705e}{08175}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SSCLR\ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SSCLR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97b73051e1ea4d40a4877f9580c2eb63}{08176}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08177}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77d71d0606814b6d20253a645bdb5936}{08177}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Msk\ \ \ \ \ \ (0x3FUL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08178}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{08178}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08179}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{08179}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbdb202f388835593843f480c3b3af57}{08180}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95feb5de45a74d7c75c1fc6515c32870}{08181}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08182}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae94c65876a1baf0984a6f85aa836b8d0}{08182}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08183}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafad644abdc92aa8681faa640167bf122}{08183}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08184}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a50d464153b10422f4a2501b5a2fd02}{08184}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5c69419fc862f5012e842942dd755be}{08185}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadba25e1519a8aa3222912425ae4c4229}{08186}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMASSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a6b683531fded4e2a77d047da7eb203}{08187}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08188}08188\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08189}08189\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2383d51761039ce9b70e6a33bfde165a}{08190}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{08191}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08192}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga934df96e83f72268528e62c55c03b50d}{08192}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08193}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac975a5ed682b832e8600dba67aa9ad37}{08193}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff53d89da5c55043f8d32e800319b0c0}{08194}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3acc5db599b055a0c1eca04024bf0285}{08195}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08196}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade6a75b6e4614f322bf046e07cabc022}{08196}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08197}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf438133a0350e3c1f9e956ea59c165e}{08197}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08198}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{08198}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34531fadcc9d2a702b3b7138831fb4c8}{08199}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08200}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabeb8410cfd578e600049846a694dc00d}{08200}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga553d2edb82ee8d85c71f795276bb4bba}{08201}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{08202}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0beeb5e7c9237d688d5784dba0a5c671}{08203}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{08204}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga121e8284bdc7ebd634f71e5810dc4f85}{08205}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78b99f99d3666212ab673dbc9f7f3192}{08206}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8551995a404be9f58511ea22dca71f1a}{08207}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2424f9d237a98722a6276d7effa078b7}{08208}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08209}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a10ef06416ab43ddcc978f7c484fd30}{08209}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca7cd93178102c8769d0874d5b8394c4}{08210}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08211}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b091bf9f116760614f434cd54a8132e}{08211}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08212}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{08212}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fc947f41bd2a091b13ffeff4312b67b}{08213}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbe2cd364c4d4701876832245cf20ce1}{08214}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1a64e9998a2032590d32d8e93ac89ad}{08215}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552fbb873fbab8cefd1c5c3536d0989d}{08216}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{08217}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3219c5b314ca459c8dcb93c140b210cb}{08218}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5880949c342cf52cc4596e73dc1f84e}{08219}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16f950667f6001e8b23b88b355cc072a}{08220}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{08221}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0223058b7ae0a4ae57a7a7997440385e}{08222}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a7c34c4e83f374790e3ed27a3e23443}{08223}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5e6d673134918e74d9a0f06ca4dc479}{08224}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae538b44aa24031a294442dc47f6849f5}{08225}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c08763995ee18cb34d7dd04a8f2d0}{08226}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a678de5920eddb36f8edc45c992aa10}{08227}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga124c24eb148681777758f1298776f5a1}{08228}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga995f7d294d4b202db6a6c06c0c40b325}{08229}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{08230}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05e2ef0960c04023b98a104202f44571}{08231}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1170e6bedeafe4da96568080fe3bbe3}{08232}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56977652001bc709e4c37fce5647eb40}{08233}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{08234}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec1334e452f9f973603fa7de232ec93}{08235}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14ee879ec288fff19824ee589b54972b}{08236}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{08237}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93830709da4736a2e8da1cf3a3596dda}{08238}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{08239}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga869e14a514b3d140a2dcad669e2ab3e0}{08240}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{08241}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga46564dcbbf9eec8854fa091155045f90}{08242}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f741db655cf45b9b6b254c491f3738d}{08243}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08244}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa472193eb2ace80c95874c850236b489}{08244}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{08245}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{08246}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7a6c70156cd32b6aa855e4f2e32406c}{08247}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2514a54011c9ff7b48939e9cbd13f859}{08248}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6b6e10efeaeac2898a754e2a360fb27}{08249}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga423e1673ab928b5e43e9fa9b65d2122c}{08250}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef14da4012b4e250c549154393537c3b}{08251}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08252}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{08252}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{08253}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa325b93084bf6fdc494842e1f0b652}{08254}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{08255}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac21f97b7b207139ffb0d1e6ede81bb91}{08256}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b548175b400ee92c11c2c446d6d129b}{08257}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08259}08259\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBSSR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8709fd991a2553ae0da5afc84a0ee174}{08260}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SSCLR\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga835d26685ca0d6ace9bb5c79094ec55f}{08261}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SSCLR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBSSR\_SSCLR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87b525a75b9b335a7906f505c9d4c272}{08262}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SSCLR\ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_SSCLR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bedfef79d265b81f561e7f2c5a6249a}{08263}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{08264}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Msk\ \ \ \ \ \ (0x3FUL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf287b0ec7dbf8e9d436cb78da287b244}{08265}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4d60185d1ac432b24b0a95e2918902f}{08266}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9763a1a382e40cc2ebfa6d84369580df}{08267}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga598283f8a8926f0dcb7916a2224f79bc}{08268}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf017c71fc7eb34519de3945a028677b}{08269}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0401de63b77bb0399184b5416507af06}{08270}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4776562303444b771820c7bd873e4a8b}{08271}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f2a25c58bddba6df25d75825eff3f76}{08272}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{08273}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMBSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33ae74f38392431aa631d397a7e7c305}{08274}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08275}08275\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08276}08276\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab771340c759c8de0946e2584bd987374}{08277}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_SSRUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01d673f9aa6265d6c955c4de9084a01a}{08278}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_SSRUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_SSRUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdbd8603fca808763541fd80ea473aed}{08279}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_SSRUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_SSRUF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga465a7af4efbcfba11a655a4aa31cfee1}{08280}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81891aaef2c521eded8936e0679291e}{08281}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga051aaf50556af76e42bc4dd4e4638c12}{08282}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ITSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab93a5efd62091459bba0dc124118208c}{08283}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf8d82295ff10ce4d17b6ffaaa4f881e}{08284}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e28555498ebc7a3adaa36d0a8ce034}{08285}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSOVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74bf968b86cf3d5a193b9ac2c29e48d4}{08286}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fa320df04dd6aaa354e6b126d438c6}{08287}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7865113a9ca4faf8697aa627263cee39}{08288}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga209d901c04142c5c4ce7f735837872c2}{08289}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d04ef6108b6dc8e83b8fdd4a2750ca3}{08290}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_WUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga565cba919762e70a1b454088efd8b1d6}{08291}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_WUTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c7492a36d99bde2ed3c4dccaf63bd55}{08292}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1123177d64462e844b9c7f164b7de7c2}{08293}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8259e3d637a017694fe4f3da856935c}{08294}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRBF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3c2c59753defddeca43e3c8d24e433a}{08295}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cb46128a8239337e94bbfac6690a0af}{08296}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38b04b7a9446308cba84f39750d3baa0}{08297}}\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRAF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08298}08298\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08299}08299\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_MISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9300d1c68a27b6d799e499fd91709eec}{08300}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_SSRUMF\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58d9ae85355e773779d80263e06466e0}{08301}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_SSRUMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_SSRUMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54522f8ed45b86bcdd4d256193ca09ca}{08302}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_SSRUMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_SSRUMF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8263ba3c5adbb4961d2f71e5b70c058a}{08303}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c52bfbe4e94b40097306250c3ce42e7}{08304}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ITSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae02773c131960b4ea7475826c66b299b}{08305}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ITSMF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09c8c7907f21ae6b5ca21cc07dce2c24}{08306}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7557aba50812f83d7e3d64efc2b0e22}{08307}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSOVMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad19476acd98d995ca756b10d69efa0f2}{08308}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSOVMF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga685343741e9e0532c2b01e177aef712a}{08309}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8dd591b72d4d45b04420d10a71acd75}{08310}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0a16f21d19b5309e896a2bd3f6186c6}{08311}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSMF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16c7ea91b99c4a0af4b9cc146ffecfb6}{08312}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab71ca623f558f420eeba943e8644047d}{08313}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_WUTMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cc34e442f8c4ac7c265e0a0612e427d}{08314}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_WUTMF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae91deba66095810be3699329adb07b42}{08315}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32836d22c582dca1dc6dfd782b90772f}{08316}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRBMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4065ac6def0b83a06c36826215aa8441}{08317}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRBMF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dc7029de1c88893ea5ad44f1539d821}{08318}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8ad43f9def2d370536f8ef8a067fc04}{08319}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRAMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78f69a35969eedc5c6b838b7e34ade57}{08320}}\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRAMF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08321}08321\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08322}08322\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2145c84456b4642590761d5290679d8}{08323}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CSSRUF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga539d819aba60e8fbf530b02d7fe9c7e2}{08324}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CSSRUF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CSSRUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad33d71846cc222265ab3b2d2548cfc1f}{08325}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CSSRUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CSSRUF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdd2ccf0f8cb2b36368c889092b46ca6}{08326}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100b31a68264780c2c717f050041c85a}{08327}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga375ec23d31dff4d3fdf77bfc79b8744d}{08328}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CITSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7cf4a0915e43c36cf38100e7d212168}{08329}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae360137d8b42a9ab4dbe5ec5908a859}{08330}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae158f920db6192a5cea298c413eaa638}{08331}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSOVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaddacdefbeab0f3c1dc8b5f35e33b12}{08332}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d68e3c17ff48feb447a27e1be75b3c2}{08333}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf0454cf14feb21eea98dde44587346}{08334}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae582b4de4e95680fd5380ddccb3179a1}{08335}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab69e8ae28c1b4ab6c572fad95afdd943}{08336}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CWUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b90f9a88cae4496854e72899c27b71b}{08337}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CWUTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5256f5a312640a5b3fbb85bc193b383}{08338}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3ba328a0b2f55206a006575b7df4e1}{08339}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd1312fe3012372d9559db7a11150343}{08340}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRBF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d1d090c911dc85319b1c277b9eaafe}{08341}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaab8e18576cf9f38319bef566fc76b9}{08342}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8689ea45bac4bd6c90fb459de3c59e2d}{08343}}\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRAF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08344}08344\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08345}08345\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRABINR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac010586ba3b749a383e7538571b737a}{08346}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRABINR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga291e0f6e82135295e3d029892718edbb}{08347}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRABINR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_ALRABINR\_SS\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac31dc4e9a730d573be0ea165503c001e}{08348}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRABINR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRABINR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08349}08349\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08350}08350\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRBBINR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08506b8aba79d5b01f27acf519b82487}{08351}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRBBINR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64da3ea00a7cd521212a2fb595026fe9}{08352}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRBBINR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_ALRBBINR\_SS\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad144d8d4966c7ef120c85fb4ad3c280b}{08353}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRBBINR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRBBINR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08354}08354\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08355}08355\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08356}08356\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08357}08357\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Peripheral\ Interface\ (SPI)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08358}08358\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08359}08359\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08360}08360\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{08361}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07233629d8982af09168080501d30522}{08362}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97602d8ded14bbd2c1deadaf308755a3}{08363}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd3274c0dce6293370773c5050f9c4be}{08364}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95caab18b821909a9547771f9316e2b0}{08365}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2616a10f5118cdc68fbdf0582481e124}{08366}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27567886a2c76d088e01ad16851cdb71}{08367}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab94621170d4ce16d6e7f2310461df97d}{08368}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_MSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b3b6ae107fc37bf18e14506298d7a55}{08369}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a71c219a81b476e66c3579d72120b9}{08371}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec378749f03998b5d2769c3d83deef23}{08372}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga261af22667719a32b3ce566c1e261936}{08373}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa364b123cf797044094cc229330ce321}{08374}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e93d18c8966964ed1926d5ca87ef46}{08375}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28b823d564e9d90150bcc6744b4ed622}{08376}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5515b536f82c1d91a64bd534030284}{08378}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{08379}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{08380}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga982b564879d1dc60a3be787409df0c27}{08381}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{08382}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{08383}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad99cf4909aa9307e01f61645451a9d0e}{08384}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0bfe153c59ffd52199d4b37e3287f89}{08385}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f154374b58c0234f82ea326cb303a1e}{08386}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab2909290fab17ee930afc335811f574c}{08387}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43417092a8ed735def35b386a251a7bb}{08388}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e236047e05106cf1ba7929766311382}{08389}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{08390}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02d6321808ed988c60d703e062d58b64}{08391}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_RXONLY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ffecf774b84a8cdc11ab1f931791883}{08392}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e0d520a4bc6e5d181cfab0156888df5}{08393}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{08394}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3828b6114d16fada0dea07b902377a5c}{08395}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{08396}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaebbf9ed4a9723901f5414654f151d816}{08397}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCNEXT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57072f13c2e54c12186ae8c5fdecb250}{08398}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{08399}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5a712f31c65ea8ee829377edc5ede3}{08400}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9339b7c6466f09ad26c26b3bb81c51b}{08401}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2975c27caad9e31aad719d78d591ac1d}{08402}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcee503ed5669187bb980faf90d57ca}{08403}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga378953916b7701bd49f063c0366b703f}{08404}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{08405}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2c9301aa73d6795e9739f8d12d42c15}{08406}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43608d3c2959fc9ca64398d61cbf484e}{08407}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08409}08409\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3079c4eebd0aef7bd22817bb99f21021}{08410}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae038c9a5d545c01038bf6628492cdc6e}{08411}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23c590d98279634af05550702a806da}{08412}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24ae89d7e48296566cd18fb7495a2c81}{08413}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga884bb8bbd8b60cea7b7fb11a23231678}{08414}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3eee671793983a3bd669c9173b2ce210}{08415}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0d0f5f51a5804e1a204bf1643516896}{08416}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de245d8ff3e31709fd9a665e58f15c1}{08417}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_SSOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae94612b95395eff626f5f3d7d28352dd}{08418}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f3d219a0dd2637fb87e10a081f4a298}{08419}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1281722c6a39352d7a245ab1d6fd4509}{08420}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_NSSP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e7d9d05424a68e6b02b82280541dbd2}{08421}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa192ac1c1066c8867a6fec7de630d222}{08422}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47060f3941e2410bd9bc3b570f39a3d1}{08423}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09e3f41fa2150831afaac191046087f2}{08424}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{08425}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0fb21a03a7b4e7bd38520e2909063c92}{08426}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf18705567de7ab52a62e5ef3ba27418b}{08427}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2e1e16fa6007b96880333d0321c5971}{08428}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad371f3900a415251ab34cd186d9a44}{08429}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{08430}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01e9b00dc195c10d1baefd0687ab9262}{08431}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{08432}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23f683a1252ccaf625cae1a978989b2c}{08433}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d99d892c07e86bdec0167e55afefea2}{08434}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7db0848da7dbee5d397a27c6f51a865}{08435}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad72d3bea8f7b00a3aed164205560883e}{08436}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c8b0bd4da867611af0da029844516da}{08437}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6a617224e715578574d6ecd4218624e}{08438}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadab568575d59e159d7b607216a02c802}{08439}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab05715df3b87f83b5caf3509e7b2eb34}{08440}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8140a279ef9c9bcbf108177185b95ee7}{08441}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aeae96a86eaad0ace634241b0de7ce2}{08442}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRXTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e02994914afef4270508bc3219db477}{08443}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19fb6b0a429f5c9c32744b957921fb2b}{08444}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga328a229d4b4e8e5a84f2d2561796e985}{08445}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMARX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{08446}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81e7407f185f89e5c5a82a7aa8141002}{08447}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae17aed0276aab29fd9f996bfd02db3ce}{08448}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMATX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1fe5d3bde9983ff16a5227671642e1d}{08449}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08451}08451\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306a27b203d1275f848f2767d76c9e3b}{08452}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85e7198d3d1f577cae637c8295e7691e}{08453}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40e14de547aa06864abcd4b0422d8b48}{08454}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92e10388eb117c22b63994b491d9ec9d}{08455}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee9564d438c48424c767347324a2eb03}{08456}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{08457}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5b742da8b06539f6119d020885a6e0c}{08458}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga226666adbdbd46974bcc4a05772bbfc4}{08459}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CHSIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{08460}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93586e3966e74b1df8dbda75e68b26f0}{08461}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{08462}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13d3292e963499c0e9a36869909229e6}{08463}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga411b6a4aa85d06e425050130f82db35c}{08464}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4f508924f9e531136bf0d4fadb68d48}{08465}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CRCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69e543fa9584fd636032a3ee735f750b}{08466}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{08467}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3db9b07f317546b9f724067956b07e9c}{08468}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_MODF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaa043349833dc7b8138969c64f63adf}{08469}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{08470}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73daf0783ad13468420bbf4d05e150dd}{08471}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8d902302c5eb81ce4a57029de281232}{08472}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8313629719f8dc81536dd8faa824e6c8}{08473}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcecff7ba1632cf4035a83dd588c4421}{08474}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa3498df67729ae048dc5f315ef7c16bf}{08475}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0e70677f5775a55044111eb83e1ba6}{08476}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{08477}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace2c7cac9431231663af42e6f5aabce6}{08478}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f440bc7e9a34e9094268fe763eeb53a}{08479}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{08480}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60df84101c523802832c4d1a2895d665}{08481}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa71097020570fca9a40525ab885006c6}{08482}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab005ca7ab6c83b59888e4f6185fd2495}{08483}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac66cece750fe7dcf3edf1bbb432c16c5}{08484}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15785f5b333e50c39392193acc5f2bd}{08485}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17880f1e186033ebc6917c008a623371}{08486}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39582c6501a37d23965a05094b45b960}{08487}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaecd73445c075217abe6443b3788d702}{08488}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08490}08490\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{08491}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf50021b52352481a497f21c72c33e966}{08492}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{08493}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08495}08495\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CRCPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{08496}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67c234978a817dee4fc561201b3ef056}{08497}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_CRCPR\_CRCPOLY\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae968658ab837800723eafcc21af10247}{08498}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\ \ \ \ \ \ \ \ \ \ \ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08500}08500\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_RXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{08501}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3318f05b5d1bebf96434ae4bc88e46da}{08502}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_RXCRCR\_RXCRC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a01a578c2c7bb4e587a8f1610843181}{08503}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08505}08505\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_TXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a0e6e24778c36e45838350d052916d1}{08506}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca1f646ca0bb6ae44744956b39b0702d}{08507}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_TXCRCR\_TXCRC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c69dc721e89e40056999b64572dff09}{08508}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08510}08510\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SCFGR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ea301a1a44423c53d2d388a9c7677bd}{08511}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a842b52587ad0e434153bf9df2ecc50}{08512}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CHLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c362b3d703698a7891f032f6b29056f}{08513}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{08514}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbffb30650c0d4c84232813213271169}{08515}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc12f9d2003ab169a3f68e9d809f84ae}{08516}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa20ad624085d2e533eea3662cb03d8fa}{08517}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6e940d195fa1633cb1b23414f00412}{08518}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{08519}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b3b7c3f4fc9a499410bff94553534f5}{08520}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{08521}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d794bb7f4327025db354ad26bf83986}{08522}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{08523}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a822a80be3a51524b42491248f8031f}{08524}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeba0a45703463dfe05334364bdacbe8}{08525}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0142a3667f59bce9bae80d31e88a124a}{08526}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf486d8ce50abc465f372b6fcc7a0704d}{08527}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{08528}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_PCMSYNC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66a29efc32a31f903e89b7ddcd20857b}{08529}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c7f5184bc8db838c594b07965e81619}{08530}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{08531}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf09fd11f6f97000266b30b015bf2cb68}{08532}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga421c94680ee8a2583419e2b0c89e995e}{08533}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80c398b9e79fcc61a497f9d7dd910352}{08534}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08535}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga967de848b594a623b10019d912266ed3}{08535}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08536}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{08536}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{08537}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga443830d47e0ebc5e0141dad4a7d43978}{08538}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08539}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa67cab1dd9189de25a0aec2cce90479a}{08539}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SMOD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae99763414b3c2f11fcfecb1f93eb6701}{08540}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae4f01c11a1364ad5c130d956d395ec7}{08541}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dc65165d65e19f30514bf67a9ccfcac}{08542}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_ASTRTEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{08543}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08545}08545\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SPR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{08546}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ae53c9d1c862f377fb76fb253324ac4}{08547}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ SPI\_I2SPR\_I2SDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga406ce88b2580a421f5b28bdbeb303543}{08548}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08549}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfb7274ed8833e66663a995ca074c1d9}{08549}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{08550}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_ODD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d6d4136a5ae12f9bd5940324282355a}{08551}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1219b3f0097930dd635f434a019d38c6}{08552}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{08553}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_MCKOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25669c3686c0c577d2d371ac09200ff0}{08554}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08556}08556\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08557}08557\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08558}08558\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Tamper\ and\ backup\ register\ (TAMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08559}08559\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08560}08560\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08561}08561\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR1\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc6e19c5e983f911969fc145510a295a}{08562}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08563}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4f438ad40ce76bf67fbb7531be73a11}{08563}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08564}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1748f790cfef882104296b61031f205c}{08564}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP1E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb}{08565}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ab4195eedc91a7953dfe5fc443b8bd2}{08566}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd29dbf6023df48f66962f9817f9b7ac}{08567}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP2E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8457f72dd50841be61a3e363e3fbc691}{08568}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e9ae2d1b2eb45773c93ac4d551b407}{08569}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56354c0ec55dd7a3955fe6ae29d1f638}{08570}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP3E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34d3c1119dd5c940403221fe822fa4fb}{08571}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae567ccc24fd2c2c1d975f0926b12ac5b}{08572}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4381d30702543c8b4e98701fa65e844f}{08573}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP3E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga076e1eb05c9c313be2e7697c8b8c0bb6}{08574}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga764a22fd71999a00b7560a3f1b4cfb40}{08575}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58793f51f8b8116aee207b93046dbbb4}{08576}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP5E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08577}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2996eb42ebc116fd15df07ebd8fca8c}{08577}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08578}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fc3b51a89e9951baaf1b6cbc3271582}{08578}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a6d0580f0587735433a4dae3745fa4}{08579}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP6E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66543c576702c33ec38c9297291bb280}{08580}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP8E\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb10fa8fdb9d12e70b626d66701cd65}{08581}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP8E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP8E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7bb77a962be863e6462ef097caeb766}{08582}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP8E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP8E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08583}08583\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08584}08584\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR2\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ed5e8aa6257bddd497a1207adc4abde}{08585}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafca897cf2862140894c71f8d5d3cca8f}{08586}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1NOERASE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4c7f085ee768fa6eb0f212f022087fa}{08587}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d7a4f90cfeea34250853f1cf70102be}{08588}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga737e125303dba4862b8180c96641677d}{08589}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2NOERASE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf70de8d09978068be03521b7085d61c3}{08590}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08591}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b2c4f4978c26ef276c1d0ba43aca8f5}{08591}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee61f6037bc62f7ac2f8057ddea6bff8}{08592}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3NOERASE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4acad4554c92cf9078a784d6738317de}{08593}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3NOERASE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d947f93551568a9c8221c9062e13ca}{08594}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef2bd0fd3dfa008b56c26b232bd782aa}{08595}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1MSK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77069215dfbb87ad3c7920b2526645b8}{08596}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1MSK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08597}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3df4f28aceb075a692b893585243668e}{08597}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395734d1d0f27e0b4f8f552ac7d0f400}{08598}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921281dcf55af10990f3e96723f76c50}{08599}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2MSK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2578e18d44d612e4340195a201273b6b}{08600}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MSK\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08601}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b6cc0299b6d5e08caf3b50222bcc1dd}{08601}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MSK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3MSK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5cb02f5e5e3afe7843f8327cb52cd2}{08602}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MSK\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3MSK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24a6d931239b2fb60b84e0c42bda73e8}{08603}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_BKERASE\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8728f88f77655bbc988c65d82fe491ff}{08604}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_BKERASE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_BKERASE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ab9db203df3cd96d395c4c106b3fb50}{08605}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_BKERASE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_BKERASE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37984bf229397f49d929a4c021b8676d}{08606}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf47bded665f1738281a4beaa66b2231b}{08607}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182facc5faa307d2985439e818db2c4a}{08608}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac69c3e27b4eba44a4ef561aec11de1e8}{08609}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga432bb06fe25ba898b65faa339babdda4}{08610}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga810f591823cfca2dbcddd2e94f6bb8da}{08611}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08df17fb976050f5012a01b3b1069da1}{08612}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace6551082280b48ed78eecbfcf1ffdf7}{08613}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e27bd9d6db0fc7e7d044332b87cb420}{08614}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08615}08615\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08616}08616\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR3\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dd3fb87513ef976b0a75030edcb6c85}{08617}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP3NOER\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b8f1298b723a2a9ddfba8ed312a9161}{08618}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP3NOER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR3\_ITAMP3NOER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5584078be3880fdcec7f650ef58ef5e1}{08619}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP3NOER\ \ \ \ \ \ \ \ \ \ TAMP\_CR3\_ITAMP3NOER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7545790ddaca7a171c9f36ee18ec4dc4}{08620}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP5NOER\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9107e2b6b5f34d910c29d695bcf0b7a}{08621}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP5NOER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR3\_ITAMP5NOER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa566a62cd334bf6e6f85e604da142279}{08622}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP5NOER\ \ \ \ \ \ \ \ \ \ TAMP\_CR3\_ITAMP5NOER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bc07ffc8d35bf09c4902b3a7554b1bc}{08623}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP6NOER\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac63f9ec1919346f3eff6339ccadff25d}{08624}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP6NOER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR3\_ITAMP6NOER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08625}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga498fd600860a374b9573613a03a8e51b}{08625}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP6NOER\ \ \ \ \ \ \ \ \ \ TAMP\_CR3\_ITAMP6NOER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5adaabedddf31ec20e3f24800ff7e99}{08626}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP8NOER\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa22e4036800db3cd63d98f919cf371e8}{08627}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP8NOER\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR3\_ITAMP8NOER\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e51ca0c66b95309e57f96d7c99a2928}{08628}}\ \textcolor{preprocessor}{\#define\ TAMP\_CR3\_ITAMP8NOER\ \ \ \ \ \ \ \ \ \ TAMP\_CR3\_ITAMP8NOER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08629}08629\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08630}08630\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_FLTCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga552f83ca0bb591050b3b62f0ba1b9624}{08631}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d57c65e1bcbc78263afc4a2a5b58cf2}{08632}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Msk\ \ \ \ \ \ (0x7UL\ <<\ TAMP\_FLTCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga074273c1ea0ed65de0f9ad0cddc2cc15}{08633}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3667d4ea6dfd4223425d3c648332902d}{08634}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_FLTCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfcb433cb1df98fe4643ee7650819fe1}{08635}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TAMP\_FLTCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga624f5675e876069ce2864841fb5799a3}{08636}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TAMP\_FLTCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a8acf6caa091f7890fcd9de80e13ba}{08637}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabdce9e2efbb31a8979d187b2ec5430ab}{08638}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4336408e093aa80a7a4e8f6331586537}{08639}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\ \ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23c756d1b062398ab07eb91427199ab3}{08640}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_FLTCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e8c46e0b2a808d4ce1f23ec7eff9fba}{08641}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TAMP\_FLTCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga139c98eed035088153494907225a1469}{08642}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b23afddc14e563941ff31262aeef6c3}{08643}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aded2a3edef720b3fde44adc2a16967}{08644}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbb3d83271e00ddbd2394b30314d8af4}{08645}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_FLTCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2641bd7a30e8897cd60dc4981ff1060c}{08646}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TAMP\_FLTCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cea92a942ae34823531dd06a370bbf5}{08647}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1c4e6c9b994d4f42afb15065483a0d2}{08648}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Msk\ \ \ \ \ (0x1UL\ <<\ TAMP\_FLTCR\_TAMPPUDIS\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08649}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafce860f7de28618278c7c3624ef1f1b0}{08649}}\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08650}08650\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08651}08651\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_IER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga563ca75045b17aa28b4c28587a908aa7}{08652}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e852ad37be831c5d07114ab03f967c3}{08653}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga792642e651d3a7ad078dd4676bd7e5a0}{08654}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP1IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga638f2e8e074c8cfb30c9aff0e5214902}{08655}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga219f1e26007d38201bfa11c2bb329c00}{08656}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd83e8aa3da0e87d56f872593efab75}{08657}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP2IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee759cc67eaae21825dcd39aa1fe8d6a}{08658}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542093696bc087b9ad0ece1c9cd76ed5}{08659}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga618d85eaea4a5d7ed03912e591f45618}{08660}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP3IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf2ed0f0f4533fd0bcc361c28b164aee}{08661}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4968f4685ed249df061f4d998bc0fc7b}{08662}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP3IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54c9a70f2b95745866f4cc2cfc32a0b4}{08663}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP3IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0ced3bcf2fafafd50954338b8c843fa}{08664}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08665}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga282cfc6b87a867f67b4d3ac63c0be0be}{08665}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP5IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ee1a0931de53ecd43cce3e6fd1f23a2}{08666}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP5IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52167e9473ac0989bdf548afe28c548}{08667}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6b7ba3c3b98d438333fc29a0b6b3c0}{08668}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP6IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bd2ed81bffe206520efe169fa5425eb}{08669}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP6IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9541ec20f97b30bcbe24bb6fa764b17}{08670}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP8IE\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08671}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca11c57ec806210953e07aaaf3e76306}{08671}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP8IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP8IE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08672}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a80d50ea12dc9bb7ae6169c35fa3d5}{08672}}\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP8IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP8IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08673}08673\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08674}08674\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99b68119407a9c8a3d734e10e24e38a1}{08675}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac56e9c3f88039b25514fba1485e105b9}{08676}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08677}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53d8c6348c70f7cb1b77ec230a7b327a}{08677}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP1F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc1b6e14d4b39af465b42aa576e32b8f}{08678}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ee435293813e8d028dbb67f09ea3927}{08679}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba906cb02b9c301a234c1d1056631931}{08680}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP2F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a45ae73fbde2638fe00cbdc2ff0b44e}{08681}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08682}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2da4496d7015437ca3279ac484086d62}{08682}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1dded47351f57f61e86ced4056ec9a}{08683}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP3F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3637fe38f0ebb86d165844f79f2a82cc}{08684}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b68fe2c935c236ed1134a3253bd5887}{08685}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08686}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6add27bfd767ad4703d5a19db9f9a9dc}{08686}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP3F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b54273b4a53daf411ab87b1e856adaf}{08687}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73591b34246e4f3856d6872c6ba764b3}{08688}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP5F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1edccee40c1de260277d8f61641e5aa5}{08689}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP5F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c4f9355ceb746b93e8194ddc317b679}{08690}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacef43ca61cb3e23a9141e59f23234d26}{08691}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP6F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d5aa1aa48dca53d1c0926b4bdc43158}{08692}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP6F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4144c54c5b462682810e943f56794914}{08693}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP8F\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cfe19d7e21918af7173a700f2ccd3a3}{08694}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP8F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP8F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e1023f279ca7e2b1f688150f4520668}{08695}}\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP8F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP8F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08696}08696\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08697}08697\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_MISR\ register\ \ ************\ *****/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b76cd32cf982d8de01dac8ecff55cd8}{08698}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18e7e8100fbc679cb3e2ed5dbc02060b}{08699}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP1MF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ae14e657e3d53a1db6d475d9508779d}{08700}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP1MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6aa273ab1e3c8a226ea129ad18f206de}{08701}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae86e506c162b59201f135f3992cde63f}{08702}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP2MF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c5f07af28e21d97c6c93c7d7ce43d6c}{08703}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP2MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga157375dcaf7339823cef76d408dcb1bd}{08704}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a35cf7e5586c0ae889747997c02ebcc}{08705}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP3MF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6654825c200a097b8bcf65a11ec78a9a}{08706}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP3MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05d42a1d01dadd0335e064358b98d70}{08707}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad325e225877c2a14781b2233d11d2a15}{08708}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP3MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71276de1250fe722d9c08b175c79a1eb}{08709}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP3MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea8a0cf371cba6f3cba9b12ad7b5fd43}{08710}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41a3a2912836d3b475cac6a5f5c921ce}{08711}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP5MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf7a105fab26bd19c7e2958a7241341a}{08712}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP5MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea5cd161bcb46233f3891b81376d1256}{08713}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac524ca79653c89e34c8e1d9a0144f1c5}{08714}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP6MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf466559b3e08103d70f2b2fea4592b3}{08715}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP6MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a3e3081d88ffb896896e385932146d}{08716}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP8MF\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a6002e72f52ee2c5f14129a3da1ad1}{08717}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP8MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP8MF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5de0fcb2bfae81a4c7998af6aa14f4f6}{08718}}\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP8MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP8MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08719}08719\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08720}08720\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SMISR\ register\ \ ************\ *****/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4db8c24fc7fd1a55f8022c0b4e3fbb59}{08721}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP1MF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08722}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga750c3cf44fc0cbb1cc2d9cc2578fadf9}{08722}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP1MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SMISR\_TAMP1MF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08723}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga249a8a9ee7fdf48555dfd43f1d71c780}{08723}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP1MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_SMISR\_TAMP1MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08724}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1798648c1859719c7ed9bc1019afb316}{08724}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP2MF\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga800bfacee531a761337fce38164eb2b3}{08725}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP2MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SMISR\_TAMP2MF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55aa3791b169d78c384a339f2bdc008a}{08726}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP2MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_SMISR\_TAMP2MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13fef97f11b79701a5a20f2b71923f39}{08727}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP3MF\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b108216c7c6601bd8a975b32b2e156}{08728}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP3MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SMISR\_TAMP3MF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga266faf1a8515a00c1a286dee229e26cb}{08729}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_TAMP3MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_SMISR\_TAMP3MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24bf28404ced22e5edbbafd24cd9a5b4}{08730}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP3MF\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfd295b0d300ee1a83d7f09e078b7a3f}{08731}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP3MF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SMISR\_ITAMP3MF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9298131c9148a9ee02cec8db15f2da5}{08732}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP3MF\ \ \ \ \ \ \ \ \ \ TAMP\_SMISR\_ITAMP3MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff4bc56222196fde3377d0ac960cee6a}{08733}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP5MF\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaeba5334f2365def864057a32c1cbed6}{08734}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP5MF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SMISR\_ITAMP5MF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f43b2dfef7e5631139c364187ca8998}{08735}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP5MF\ \ \ \ \ \ \ \ \ \ TAMP\_SMISR\_ITAMP5MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15b01da0210300ab2af39c9bf193e46f}{08736}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP6MF\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09450f0c565e40d75411a24dcc8b62c9}{08737}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP6MF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SMISR\_ITAMP6MF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52ce4a3ba8eb513d9d0f85230f58a2f}{08738}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP6MF\ \ \ \ \ \ \ \ \ \ TAMP\_SMISR\_ITAMP6MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a8df6738bcaf1cba02a5778ab934f8b}{08739}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP8MF\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabade5e3b71d28a45f9b21518f95eb3f3}{08740}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP8MF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SMISR\_ITAMP8MF\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5680a5a446920df25293bbca9aefe83}{08741}}\ \textcolor{preprocessor}{\#define\ TAMP\_SMISR\_ITAMP8MF\ \ \ \ \ \ \ \ \ \ TAMP\_SMISR\_ITAMP8MF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08742}08742\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08743}08743\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5cabdb97033da5e346566afbfc8291d}{08744}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga701877f32c5f1f851c084138388b1225}{08745}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33fe4cb087eaea6d219f5a9ef1ec39d6}{08746}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP1F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa23a2820c97dbd9215f89573f994e76f}{08747}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a7c982b6b1ce61b44e025e81935acc2}{08748}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab50cab65b61650a424ced4f7939004e9}{08749}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP2F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87874695da5567b7a4ab61961e687a2}{08750}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf79919a6841b87cae5e105875aebce4}{08751}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08752}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa15caf198f37d9e2936a82dcf6ddf5f5}{08752}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP3F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08753}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga593453784e0284d3d0f51a093fd954ed}{08753}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08754}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac59e2ece4d3d12beb483c3f50e7090f2}{08754}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP3F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08755}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga954c4f053670a7e20299b7bec7f62b91}{08755}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP3F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d10a431933093933b8012077d16f9df}{08756}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e4a564630b1d1061dd1ce19ec1d91d3}{08757}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP5F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga470c6b070a4e6d5f92199a2a9b92f310}{08758}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP5F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61fb772c94bbd4b0d3fedf5b0cc6606d}{08759}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc391a375a4afc0ab8dcbe8254c7d20b}{08760}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP6F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9337b38b253a0898ed68cb95affa61c}{08761}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP6F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59e106a74ff41a8b24d4ad8c95183325}{08762}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP8F\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde055259b2b1d426247ebf17cd919bf}{08763}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP8F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP8F\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga101351590abc4f412479f0bc8d6db226}{08764}}\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP8F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP8F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08765}08765\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08766}08766\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_COUNTR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf36929dac8ef936f6e69273536b697}{08767}}\ \textcolor{preprocessor}{\#define\ TAMP\_COUNTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08768}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14f9f28cafc46b82ffe646dc200fefb0}{08768}}\ \textcolor{preprocessor}{\#define\ TAMP\_COUNTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_COUNTR\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d625c69291857ebda4026e1f5a33a02}{08769}}\ \textcolor{preprocessor}{\#define\ TAMP\_COUNTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_COUNTR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08770}08770\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08771}08771\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP0R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e842be843f6091f68fc193334dc06ea}{08772}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8306c6fb239b55d710249707d2c1a942}{08773}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP0R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea260442c7008c59673a7229eeac24ac}{08774}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP0R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08775}08775\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08776}08776\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP1R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1f19ce93435ad7abb303d8a32ff5bf0}{08777}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08778}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26b065f9e5d20e6e24c2cb15bfa83d16}{08778}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP1R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08779}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e032ee44727d64dcb4e2c852e41d3f8}{08779}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP1R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08780}08780\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08781}08781\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP2R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08782}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56f6f4b804f75f7098546735a10d1b0a}{08782}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3ba4d9e980b03c556f748eb858b2dea}{08783}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP2R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa85f99284579c57ae926488413dd7a3f}{08784}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP2R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08785}08785\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08786}08786\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP3R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72cc57a94eadc8e98bb27b49ed4ec54f}{08787}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08788}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3db497a8d742ce7a2b1c6a5acbda0dd}{08788}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP3R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08789}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4e328f8371a8a2842ae849ca03b4536}{08789}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP3R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08790}08790\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08791}08791\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP4R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4850ae24ae56f1a3465d1b256f1c7d8a}{08792}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08793}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c184fa06f1a80f8c524e107b58c6369}{08793}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP4R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4}{08794}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP4R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08795}08795\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08796}08796\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP5R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08797}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga432d1a56082d41382c19fa5005279bc5}{08797}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08798}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb02d5eb3cba8907c579e6ca26bfa93}{08798}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP5R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a29d8fc58033275d11dc34a30d69307}{08799}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP5R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08800}08800\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08801}08801\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP6R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407a6a2cfbeeb75f09f02d068595c2d0}{08802}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08803}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98a6bfeb20b367e33ddc6f4f3cbbedd3}{08803}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP6R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76fed567a127204f1aea3274d74ba081}{08804}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP6R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08805}08805\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08806}08806\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP7R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e998338da53cd80548575bb598aa253}{08807}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d756e59d100054357a3ba006992e729}{08808}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP7R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ce78c717b38cdaa0d547f8da84c0c3f}{08809}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP7R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08810}08810\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08811}08811\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP8R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade9a75c2183cae0ca65bf85cff2767c0}{08812}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08813}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9f8f52646cf8aa32976d691fe1793b8}{08813}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP8R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga926290a576a05624248a2d278a76563a}{08814}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP8R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08815}08815\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08816}08816\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP9R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa17a93ec83dddf41ab5a3ce9399999d3}{08817}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c24f46a1b89b04bfd88e267530cc471}{08818}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP9R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cbd8fead29185925bd54105fdd17b88}{08819}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP9R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08820}08820\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08821}08821\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP10R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b39d1c333ab6fd20bd84ee6755e0ff6}{08822}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93129f05a17232935462a71ecf079bf2}{08823}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP10R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac25c4c04ecbf2a5cc6d495a8d5c7d92f}{08824}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP10R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08825}08825\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08826}08826\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP11R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08827}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39572d74bb41aa9438fbea9869129c78}{08827}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70b33193ba0e282bdf91930caea258d8}{08828}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP11R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ff7c0c35b05012280231362e7144af0}{08829}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP11R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08830}08830\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08831}08831\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP12R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dda1b75b888686df598f94504819071}{08832}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b08bd727937792be91a5d9964870395}{08833}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP12R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b04727b658fab27cb73afcd95e00fb9}{08834}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP12R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08835}08835\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08836}08836\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP13R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f69bac0770da39580e9a6c9bda18c88}{08837}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b50c86c351d48dcafe8393ed7ac4180}{08838}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP13R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dd146232e5af9fcab54d6e56a4a0692}{08839}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP13R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08840}08840\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08841}08841\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP14R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38f6d721a19c246d0c7e059ed6947a1d}{08842}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga487d16e2cafd6a1155be52bc29c74c91}{08843}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP14R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa536b685b0c7a0afd2de31711370ff5b}{08844}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP14R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08845}08845\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08846}08846\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP15R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08847}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35e09ce1ebfa5ec7b8e1ac392d5da270}{08847}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac525490e1f27ea7c59729574d8d1f1f6}{08848}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP15R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08849}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga145d949e4c47b5ae9c6a981098351e51}{08849}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP15R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08850}08850\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08851}08851\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP16R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca92a31fcc464bb6dc103ae30bdd6663}{08852}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP16R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c817416a4540cb334c247924a563ce3}{08853}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP16R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP16R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae184bb57d798aba900c582b13381df7a}{08854}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP16R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP16R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08855}08855\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08856}08856\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP17R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b0562f849248a1e55566ec328c73b3}{08857}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP17R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a9933673730f553212b64c182352da6}{08858}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP17R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP17R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga447b1499df11ded47105c42580093e83}{08859}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP17R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP17R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08860}08860\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08861}08861\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP18R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab22fa94dbbee013dab7e7a16046c6fde}{08862}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP18R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf4b18dd557b2d2f793bc498c13c3c3b}{08863}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP18R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP18R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0aeaa5f8b275434e560ceb43520f1974}{08864}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP18R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP18R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08865}08865\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08866}08866\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP19R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac169fec7a2e2d5fc84359ac832fadcfe}{08867}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP19R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84132b0f4063d68305e8e64596540fca}{08868}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP19R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP19R\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0b1ecff64cbc64ad3861a585aafacff}{08869}}\ \textcolor{preprocessor}{\#define\ TAMP\_BKP19R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP19R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08870}08870\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08871}08871\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08872}08872\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08873}08873\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08874}08874\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08875}08875\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08876}08876\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_MEMRMP\ register\ \ (SYSCFG\ memory\ remap\ register)\ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20a445ef41a942b3ec617cfce8297931}{08877}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1309dcedba4fee11e085cdfaf974cc3d}{08878}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c05039ec67573c00da29f58b914f258}{08879}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30d5f406535f94faea2e7f924d50201b}{08880}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5d76e8b4d801b35c31ef352b33407be}{08881}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42eb2e54640311449d074871dc352819}{08882}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08884}08884\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_CFGR1\ register\ \ (SYSCFG\ configuration\ register\ 1)\ ****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1899e756148f7c17d240ef52344a184f}{08885}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb31e569eae913f4707024e66fde991}{08886}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_BOOSTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga948471b86a4c7bf56000670b10b203ab}{08887}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga826fba242f6edc42c0c6895d42f5c2b0}{08888}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{08889}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{08890}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a42ee69d7be6f9390bfd8c1970edc1}{08891}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac594ec163e1f4c32fce0d01c8ec73187}{08892}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08893}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{08893}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf79aa03fbdd4e3c09c11c4a8c59440ab}{08894}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{08895}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa82a8f51624e4fa343996c0d6166c2}{08896}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a527d4fff85610f26103ebf330047c5}{08897}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga988f9843b6c6d9a38ec09b30193f1037}{08898}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbc009692a61536e59a135d5a6b63afc}{08899}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e370599c91d80625491b2e3ad7669f6}{08900}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaea318d04aaef50492a399bd5a8e3ac4}{08901}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{08902}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88009c154ecd16c483f8d2a4af002dce}{08903}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga789d8696c461275e1679e60953dd5cab}{08904}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{08905}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ee1eec1b9b688bc7601eb9c6cf7ed0c}{08906}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08907}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadd593ab3a28fd7074715d3b8194fa27f}{08907}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C3\_FMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08908}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6d532c7b92bc3454f375f1792062a7a}{08908}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C3\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08910}08910\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR1\ register\ \ (External\ interrupt\ configuration\ register\ 1)\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{08911}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c2b219e4d77fac522233905dc0d8de8}{08912}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75b70d07448c3037234bc2abb8e3d884}{08913}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e187825ececb74bc0dc9bb16a22e8af}{08914}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac033e65cf79968349e0fa5e52ebf4ccd}{08915}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{08916}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08917}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga283584ecd69e2dfd310b2b09d1028457}{08917}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1383ce11441c048c62e317e78eff0545}{08918}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0a0a6b8223777937d8c9012658d6cd}{08919}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08a505d92a83c5fc8d5d0c8202119f61}{08920}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90072fd2defc44f0975836484c9d9bbf}{08921}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3bf2306f79ebb709da5ecf83e59ded4}{08922}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08927}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{08927}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08928}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf43c9ef6b61e39655cbe969967c79a69}{08928}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga861a4d7b48ffd93997267baaad12fd51}{08929}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08934}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4b78c30e4ef4fa441582eb3c102865d}{08934}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a11fce288d19546c76257483e0dcb6}{08935}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae45a8c814b13fa19f157364dc715c08a}{08936}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4096f472e87e021f4d4c94457ddaf5f1}{08941}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08942}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cd240d61fd8a9666621f0dee07a08e5}{08942}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03ce7faaf56aa9efcc74af65619e275e}{08943}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45ed24773c389f4477944c2c43d106c0}{08948}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga652183838bb096717551bf8a1917c257}{08949}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{08950}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08952}08952\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR2\ register\ \ (External\ interrupt\ configuration\ register\ 2)\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08953}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2d0b453a61771de5591f5eb58ccb174}{08953}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf05f6030b07cf7ca730a2ea8325e7640}{08954}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2a57b4872977812e60d521268190e1e}{08955}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade15c38da4f70df1a360337abac37314}{08956}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa47b595915b1cd571357a04f31c79656}{08957}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6682a1b97b04c5c33085ffd2827ccd17}{08958}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab355e39e166c83c356999c3da7fd7893}{08959}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaadbcd9e40a5da23a133cd3479d326c66}{08960}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{08961}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa503d2cda916e0b9d0f621317c3f1601}{08962}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97160d2262cb4ab1ae9098809391f52e}{08963}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga638ea3bb014752813d064d37b3388950}{08964}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08969}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51147f1747daf48dbcfad03285ae8889}{08969}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga917aeb0df688d6b34785085fc85d9e47}{08970}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14ac312beeb19d3bb34a552546477613}{08971}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb9581c515a4bdf1ed88fe96d8c24794}{08976}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08977}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90a3f610234dfa13f56e72c76a12be74}{08977}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{08978}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{08983}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{08984}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53d8745705d5eb84c70a8554f61d59ac}{08985}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{08990}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab18d324986b18858f901febbcc2a57b7}{08991}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08993}08993\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR3\ register\ \ (External\ interrupt\ configuration\ register\ 3)\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{08994}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab693b7e686ba5646959113dd6b408673}{08995}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2a656b18cc728e38acb72cf8d7e7935}{08996}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08997}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6d994a483df2e705db0343cb88fb53}{08997}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08998}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ea1b3c5cb074a305ad06709a7023689}{08998}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l08999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga002462e4c233adc6dd502de726994575}{08999}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d6efb981e6435ae15643e438196ffba}{09000}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09001}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1803c2719fb53533547496e02c8b07d4}{09001}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09002}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fc06b17c3b3d393b749bf9924a43a80}{09002}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29b9c2241040cf831bbb18391cda402c}{09003}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{09004}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{09005}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c6843a871f1a06ca25c0de50048b10}{09010}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{09011}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93e284e59c4ff887b2e79851ac0a81c4}{09016}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9271cbc1ed09774a5fef4b379cab260}{09017}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25acdbb9e916c440c41a060d861130ee}{09022}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8d9aec4349bf38a4a9753b267b7de7e}{09023}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca8a85d4512677eff6ed2aac897a366}{09028}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{09029}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09031}09031\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR4\ register\ \ (External\ interrupt\ configuration\ register\ 4)\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81bcb273eca8dad24924a1402c31411e}{09032}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{09033}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{09034}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{09035}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafaf1614a726586aeefae87ca1d803656}{09036}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09037}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f04cda5bfe876431d5ad864302d7fa1}{09037}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09038}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga525a67279d0e7f222fd770de959a96d5}{09038}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09039}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95bb6740c8bc08eb716e3ef71841e81a}{09039}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09040}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde06df3ec6e357374820a5a615991aa}{09040}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09041}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2d829ebf74fc207970f57a960bd8b4a}{09041}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{09042}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd325c27cff1ae3de773d5e205a33f4e}{09043}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{09048}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09049}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad8b00a462533a83c75c588340a2fa710}{09049}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09054}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0514aaa894c9be44ba47c1346756f90b}{09054}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09055}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{09055}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{09056}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09061}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ad140a68e3e4e0406a182a504679ea9}{09061}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09062}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{09062}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09063}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ca668cdd447acb1740566f46de5eb19}{09063}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2f28920677dd99f9132ed28f7b1d5e2}{09068}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{09069}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49778592caef3a176ee82c9b83e25148}{09070}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09072}09072\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_SCSR\ register\ \ (SYSCFG\ SRAM\ control\ and\ status\ register)\ **********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09073}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e7235a9c0e313c5944333419912e138}{09073}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_SRAM2ER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa93fe4e059073d97382b75b4dff9fbfa}{09074}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_SRAM2ER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SCSR\_SRAM2ER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2980c87d46dca95c2670581abee8e3c}{09075}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_SRAM2ER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SCSR\_SRAM2ER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09076}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f9826ae61f097892e4d66ba9de60000}{09076}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_SRAMBSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24dbf2e2de3bd78f62b7284857f18c42}{09077}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_SRAMBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SCSR\_SRAMBSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10c2cd41bfae3186f6611e02a03fd565}{09078}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_SRAMBSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SCSR\_SRAMBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8377468779db2965ad609787ec2e2fd8}{09079}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_PKASRAMBSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09080}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcd57ab768421730e7fb4a529876a1e7}{09080}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_PKASRAMBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SCSR\_PKASRAMBSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09081}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga378c3b64e5e7deba02f5804d759b4fea}{09081}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_PKASRAMBSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SCSR\_PKASRAMBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09083}09083\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_CFGR2\ register\ \ (SYSCFG\ configuration\ register\ 2)\ *****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360c802b41e1bc7fa89de9319e296d73}{09084}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1fc0165248de4dad33629111e39a048}{09085}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_CLL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09086}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37867c85a6455883bf60424879a281f4}{09086}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09087}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga588495646475add997a5175ea2f87234}{09087}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09088}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51c8e9869fb0f6f6fa266974085ac312}{09088}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbf387c6e12d90c012dd85636c5dc31b}{09089}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d196bde1810d3915573a0a7c422ade7}{09090}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0db1bfa9007424bbd53c468e0accd23d}{09091}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PVDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09092}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{09092}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09093}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa719052c0d5d3f901424ce0809e085ed}{09093}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{09094}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_ECCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{09095}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09096}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6d49969c9310a2cede78a3636ef4d8d}{09096}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09097}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84b73007bdcf65cdd09998fca7d298bc}{09097}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga155014fba33b6dc281892ec1ff27e4da}{09098}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09100}09100\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_SWPR\ register\ \ (SYSCFG\ SRAM2\ write\ protection\ register)\ ***********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09101}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf961bd413520b207e886da0996a75c58}{09101}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09102}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf802b94d62a0daa17fe5f980fbd438db}{09102}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09103}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02e369a9d753a147d6edbc6561847bab}{09103}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09104}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9691fb4c5cb629d6d39f62f958e368a}{09104}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09105}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ba1c5a48173a67e9f1dcb153edb05dd}{09105}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga65f465abe61aeb9d54f96f61a26dbcba}{09106}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93905c78be84b80f4d3a87aa9c32697b}{09107}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09108}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8eeb2331d466e56ee5db2aa409a91312}{09108}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09109}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1ab048295a0b4ee0900e91a41dc68fa}{09109}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09110}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05a9ab27638468d845008862f39d67b1}{09110}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09111}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf31208298db0b202aee95c46df7d0db}{09111}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09112}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978517b95be487a0b51c54cb04a5e1e4}{09112}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09113}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b6dd5ede211a9405113effc420b53de}{09113}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09114}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ab43b0ce28bfc0eeb65002f726c1f04}{09114}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09115}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2436f2c3268b8cc74c1f92c8130fb6a7}{09115}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09116}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f5163db5db933322d80c28a432867f}{09116}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09117}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cf7ab83da2b8c807c41959ef54620db}{09117}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09118}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd9ab12f7ddde4d8932a2581ffac341f}{09118}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f791ad0ca55c5f085ec397185849876}{09119}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga071c82ee34adb960c2ef6ffd00b13e4f}{09120}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63c45b97c76927de3be62599c6057d5c}{09121}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc3f122fddd7b99efe453eb1a80f167}{09122}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaa18355d5dbdf8b060abd9fdbba7c00}{09123}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09124}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga910f8ca93c564c395a4292ef88b0cfc3}{09124}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09125}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9142d1b12a83339f40ba0b9c1d96db4c}{09125}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75a4f5604474ba3496ae88d94e748b3c}{09126}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81415c135dbdf0e231976ea32e46c9ab}{09127}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09128}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20b5948721e9dd03b1813898bc54b99e}{09128}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09129}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75c6309282309bb6073fef76637a3dc7}{09129}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e3b118edf79214c51c85b761ee65b8e}{09130}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49064e62540de2ec6d096cdb5460dad7}{09131}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f90155839e3d3aa76b76afa731cd089}{09132}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga048c2339b904f6441a46d8c6453455d5}{09133}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a7e30b74ea6a3613614c075f48ca7e0}{09134}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09135}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5732b25b90d05f6d95cb877f49aee62}{09135}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09136}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5270bddc08a881712b88e5f437567f31}{09136}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75f1ac905f280ceecb9bd9f6212bde7e}{09137}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7087e05033a9836e33422761ac482046}{09138}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f08edc0a4ad0a2282f50596afe77ac8}{09139}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6f741054bb199cf9007a345e9894fb0}{09140}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a433f3826b730688dfa1973225c60d8}{09141}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fa7360a8bec9a1cdcd1625aac70cf6e}{09142}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1029eb26434c9d3a707087fd06b42c5}{09143}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20213b03f596a6dc496a49368ca9f3cb}{09144}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e6eadeeb74de0fd0f0f0a56257e8a4b}{09145}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ad980f04cb0eae96c7e8e1bde0c6337}{09146}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b16ebcd98ecb80d17ccfe3b3626f5f2}{09147}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09148}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6acf9084f1f326f9febba1cc1109d883}{09148}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09149}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52f495a001ef5e9d8797ab8101312b0e}{09149}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f6f90d61ab931d2d4b67bedff3d9a7}{09150}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7d8bc8852e7da4ae6d0088ae7e55b91}{09151}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35252a10c83c8d49d2b1b5581a26765f}{09152}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE17\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87fef78893f9931688ad1c7aba187b90}{09153}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a806574288dcddf5e7b84786cd47231}{09154}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3f906a083fe01e6b4d39384508cac63}{09155}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE18\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09156}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f3884e60c845be484189f84f88ec7d8}{09156}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1713eb14791147c42baef2f6903dd807}{09157}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57d10774a1a807f43d67d9b2bed1171b}{09158}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE19\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b14d261440f76ea7cb16e74a56d1dff}{09159}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa565ec0de8151438994e9eebd13e0548}{09160}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09161}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4770f35b74eeb1505d4a3dba71516500}{09161}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE20\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09162}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabde06181bd9db94f2815eb5e9d5f5eb2}{09162}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5b16c3f1a0fad4042413bfc2c35b1be}{09163}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ae97189233515cbb67f6ed644889718}{09164}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE21\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad240ddcb9cbe9d4b627313b9d7a77ca4}{09165}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaa3df1e7cb6574ff5c73b9f66a160f6}{09166}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09167}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658f1eeadc57acc03731c013f7e37a0e}{09167}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE22\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9e9671bead83a650aeb4424eba8cb23}{09168}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e0124bb6ca1ab92a0903aa269e220a3}{09169}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf15596f3cc14dad803e41244b79ef5eb}{09170}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE23\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad6161018b18e09bf827694973fd716}{09171}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09172}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa51b4ac2de2452a3c1c4c8c11cf64d62}{09172}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e92a59e848d6000465ad0f67c5d30d}{09173}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE24\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab509c0f7f07eb58e1f8df00ee9e90885}{09174}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac50051410eec710dfc7e121f872adb4}{09175}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32a367b3f8e28ad5b373082e96036355}{09176}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE25\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09177}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadea7b1f3ad191d05b4ed74609432f6b4}{09177}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09178}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d6d7bbb2f1ef9a0531e544b7c37cb3}{09178}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09179}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac275ff192458da0418dc55cafc08f84}{09179}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE26\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48e39832a94d82fe7db0a299c090bceb}{09180}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd0e7733bcc420917f170f665d29435b}{09181}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09182}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada54e5c0b09de0c20adc9af8ef88c82a}{09182}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE27\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09183}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6b93d8eb471f385597386871151405}{09183}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09184}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ebce7402eb39f201226227aaf0cea78}{09184}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09185}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ac7594c8636ba42e024f4e41fd42f9}{09185}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE28\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7474bcca745c717b9c2abfb9c0256037}{09186}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6352f816d398979661db82f1cbd1de34}{09187}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf51364e3ce0a5b2198b8a89d3f7192e8}{09188}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE29\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09189}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41f37306bd1a03770d61853b8bfcd21a}{09189}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa534ab64f683a27becadf2af2f80f0}{09190}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87ce001581f0b03233a9df6115b5e54b}{09191}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE30\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09192}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cea20bcdd2685bd293ac39fca852b49}{09192}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09193}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac88442a67eee93208d4485bdf1370f00}{09193}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7975f9ee7fef59411023c4c6bae22ab}{09194}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE31\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ae18bdae6978a65bf218c4966ee602}{09195}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09196}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dcf0fe89f64583950463de6c50d97b9}{09196}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09198}09198\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_SKR\ register\ \ (SYSCFG\ SRAM2\ key\ register)\ *************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae037dfc5f97f7b07c07881ff2133cbe}{09199}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09200}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e7c1b594125b1e9b0b112bfcaf3bcc4}{09200}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SYSCFG\_SKR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09201}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67abbc594d34875b851dfaf9cb97e4ff}{09201}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SKR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09203}09203\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_IMR1\ register\ (Interrupt\ masks\ control\ and\ status\ register\ on\ CPU1\ -\/\ part\ 1)\ *******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac23e278b51e9cf6dc28841856c35bd65}{09204}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_RTCSTAMPTAMPLSECSSIM\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d06ab6f41cf2920ee05eca36b767950}{09205}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_RTCSTAMPTAMPLSECSSIM\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_RTCSTAMPTAMPLSECSSIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf20894a989f7bd310db9c6b69222ffcc}{09206}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_RTCSTAMPTAMPLSECSSIM\ \ \ \ \ \ \ \ SYSCFG\_IMR1\_RTCSTAMPTAMPLSECSSIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga256a3bcc975b8697d77f660d507580c1}{09207}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_RTCSSRUIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac425cee46ffa8150fe84c71388811bc6}{09208}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_RTCSSRUIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_RTCSSRUIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09209}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga975845e54285820a9d639b78c3ca64d6}{09209}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_RTCSSRUIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_RTCSSRUIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8af28349abdc5edd74c7d7744a5ac7b}{09210}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI5IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09211}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25e72fb942c7161cd0f52fef5935ecc4}{09211}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI5IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09212}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b2f6aa5105c97f2cc75846df8f780b}{09212}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI5IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19f4e52b8c162afd1c1c3fc5cff3a45f}{09213}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI6IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e69ea3cea4984e13e89d119dcfcbb3c}{09214}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI6IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab130a8aa3b0629f6715fbfb6971ee709}{09215}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI6IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52c0aa12024e2f20dd8f0efde9fda534}{09216}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI7IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc11ef9071db251e9e9990d1e651b53}{09217}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI7IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac9d24e18f13a74ddc83d13a7a6a05c6b}{09218}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI7IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52049593e0624dbe57ecbe852064513b}{09219}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI8IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71e52c8d95598e5809b81508ef626243}{09220}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI8IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI8IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga983d8edfd08381be18b2cefd74f37041}{09221}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI8IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI8IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09222}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfd4d772ab2c589da8bf91faddd17a1d}{09222}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI9IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09223}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1161ed50e420722b7ce2d0f4947c09c4}{09223}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI9IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI9IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09224}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cb5b7403fbdc297992e211d603bf9c7}{09224}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI9IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI9IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09225}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f9e3fda0a6a909e02781dba6688ee6f}{09225}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI10IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09226}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9f48da9741c874e18d82c284c8108a5}{09226}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI10IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI10IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09227}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1056880310bc8a1dcf63c596e457307d}{09227}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI10IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI10IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09228}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d14d883e50002baa69b4dd0d908e0d7}{09228}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI11IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09229}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacce86b86f9d3bd6f05a14c46921dc6a0}{09229}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI11IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI11IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09230}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4d05d909e271d0c83df93e21711850f}{09230}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI11IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI11IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga021dacec55f69da203065f23a5230d9b}{09231}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI12IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa1a9db92e9edeed899c88181e014eb3}{09232}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI12IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI12IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f80409092bb08af5774fe5e938cea67}{09233}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI12IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI12IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b2ec3912ef20969f805421a04f6d7db}{09234}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI13IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga305627625550e55d370ee2aaff6032ef}{09235}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI13IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI13IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54064a443493bd1e1a2d232b9bab4c2c}{09236}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI13IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI13IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf599e7dbe0240d5abe5dea2a925f3914}{09237}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI14IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8badc5f5b1b3f68f7a4c2fdd06693e50}{09238}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI14IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI14IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0043db792cce97526166983205c0f7b}{09239}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI14IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI14IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e12e3f524a559b957c4383cb10af4a1}{09240}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI15IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88f607b563a2ccdcf0e7c870cd62976f}{09241}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI15IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR1\_EXTI15IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga932aef63dbabc32ba33226cc3d571588}{09242}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR1\_EXTI15IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR1\_EXTI15IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09244}09244\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_IMR2\ register\ (Interrupt\ masks\ control\ and\ status\ register\ on\ CPU1\ -\/\ part\ 2)\ *******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga173be378f6cd9db4cfaad94eaeadc935}{09245}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR2\_PVM3IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09246}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ed4f2c40225dd14b618663bfd456414}{09246}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR2\_PVM3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR2\_PVM3IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaceb8b0410e4816cea10d725d293a457f}{09247}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR2\_PVM3IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR2\_PVM3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f5b81a38b92327288c8b2e365bdbd7e}{09248}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR2\_PVDIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga010366910f5aa076de242aaaedf7234e}{09249}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR2\_PVDIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_IMR2\_PVDIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6682672047f046277365dbbe2ec63e4b}{09250}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_IMR2\_PVDIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_IMR2\_PVDIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09252}09252\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_C2IMR1\ register\ (Interrupt\ masks\ control\ and\ status\ register\ on\ CPU2\ -\/\ part\ 1)\ *******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab65fc400bf4886a50b96d9d32a5df1c0}{09253}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCSTAMPTAMPLSECSSIM\_Pos\ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8063bd0e28712083164677ba5b2a503f}{09254}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCSTAMPTAMPLSECSSIM\_Msk\ \ (0x1U\ <<\ SYSCFG\_C2IMR1\_RTCSTAMPTAMPLSECSSIM\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1cf6e9fa96f780b449f724746f526ab3}{09255}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCSTAMPTAMPLSECSSIM\ \ \ \ \ \ SYSCFG\_C2IMR1\_RTCSTAMPTAMPLSECSSIM\_Msk\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ Enabling\ of\ interrupt\ from\ RTC\ TimeStamp,\ RTC\ Tampers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ LSE\ Clock\ Security\ System\ to\ CPU2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09256}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5d6ca14805e5153f73767082876e82}{09256}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCALARMIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a55f4af50255f93b3085e0c513a0013}{09257}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCALARMIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_RTCALARMIM\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad90085d93df1fd3c60e08ee4b4301d75}{09258}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCALARMIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_RTCALARMIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee06262a689f8409015b02c8d64b009}{09259}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCSSRUIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga407d90a54f51edb2007650c0277ec2ed}{09260}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCSSRUIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_RTCSSRUIM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa40c4d2d6d79951cff402d82f2ca5fca}{09261}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCSSRUIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_RTCSSRUIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09262}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga436d2df2baa55596fb76100b5016e295}{09262}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCWKUPIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91e02c06d1a7b7db90facb60bd031ae2}{09263}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCWKUPIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_RTCWKUPIM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7b158806a5e9ca64a161196ac2a515f}{09264}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RTCWKUPIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_RTCWKUPIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48caf1673cfb25d324df83ba7f50eb09}{09265}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RCCIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09266}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga262414a83f93964d42d1409190b6e5a8}{09266}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RCCIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_RCCIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09267}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8307aee6b18eeb89440ec5aa05941559}{09267}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_RCCIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_RCCIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga932685840de5483ca46e47c050bfbc76}{09268}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_FLASHIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga080fe70662e8257140030620cdd19c67}{09269}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_FLASHIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_FLASHIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc9f59ee893611b5b9281c0c1bc0d68}{09270}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_FLASHIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_FLASHIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47d9384a244ab2458497b51001466d45}{09271}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_PKAIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277cd56e16c3b9b1f6f7635f94627e3d}{09272}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_PKAIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_PKAIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga56871f5ed3837d54762be7532f942dcd}{09273}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_PKAIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_PKAIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca164e2db39b9a74c4fd22c89b0204e7}{09274}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_AESIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09275}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3c5378ff9f6161e9e1dde3a82bd0d11}{09275}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_AESIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_AESIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09276}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d1b5d607645bd78f636b26319b8eb3f}{09276}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_AESIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_AESIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09277}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab00056f6ec62aaa09af45ab26d63f3c3}{09277}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_COMPIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a8365a4fd57255f99e0e2d83bb9339f}{09278}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_COMPIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_COMPIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cac9cf1012d870e65c11505e864ff38}{09279}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_COMPIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_COMPIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b7bc885b8318b87af505901350016ea}{09280}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_ADCIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ac2fe9f0509a1bc788cb89157416b3a}{09281}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_ADCIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_ADCIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13f007a328cb6b89a72a041da2f30e09}{09282}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_ADCIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_ADCIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f0dbde1daf22c2ab03de72ff6db3dca}{09283}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_DACIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09284}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf220a9a2dff42dd4ce46f632b2acd981}{09284}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_DACIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_DACIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga357d854f96028d998ab9ac52ac9cc26e}{09285}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_DACIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_DACIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12d24b3fa94b78e1d8668e1323fabb9a}{09286}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI0IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga304c7816f76b500cd875985d027193c2}{09287}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI0IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI0IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59e3b170beed5563729c6698c1f46c3c}{09288}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI0IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI0IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga818418ac9cae384ecbe3d9b0f18d6757}{09289}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI1IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee39c17e1e2cedbc43440aa94637cf6a}{09290}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI1IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79e3c56a1aca2b476d5c35e194e37a07}{09291}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI1IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca7dbcc5d5109a8fc7e85fdce10dc51e}{09292}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI2IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79e9fe4d74350a5828547e56286c615d}{09293}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI2IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI2IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9686787eeb9315148cc108c35397d08e}{09294}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI2IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI2IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac13f670afebb24c8eb423b1836e9109a}{09295}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI3IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad551cc53113f9fc29c0de27bf79389ae}{09296}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI3IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a8e3304b41c6aa15dab008d92d9a049}{09297}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI3IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d44a5b757f88062e9fca392710f8de}{09298}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI4IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09299}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fadd78fb65f6d97ff5efc22ec1814bb}{09299}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI4IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI4IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad54dd4ff6cd4b4da0cf851ec51029f4b}{09300}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI4IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI4IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b58607690bf51404b0d29e7b9b3d497}{09301}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI5IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9e02ce613e19262f5e0a41a0a82bdc7}{09302}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI5IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95eedc06792f4e703b18bd41f4f8a41d}{09303}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI5IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga505760ee8498558fbc7a7551c6aaa291}{09304}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI6IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e6ed2d63bffd12b14584784d16f2b75}{09305}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI6IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga822dc07968bc6dfaa91d70d8f5593fe7}{09306}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI6IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfc67ada6f1a7b383b87c86a74e426bf}{09307}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI7IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60278b9d0c5c88c2150a11163ca45f09}{09308}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI7IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e12356920913aa69de07ead93cda61e}{09309}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI7IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf088395c27910f7384d923a72d0a67fa}{09310}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI8IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1d510d2e3590b7f4c90a6eb8cb99955}{09311}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI8IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI8IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95cb69fef9cd555f696ddfcc65d0b6d5}{09312}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI8IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI8IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4623916c7561974ae864f04e3f2a6805}{09313}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI9IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa612975bebdb73d7030a22b14da1de2}{09314}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI9IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI9IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09315}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6583f42349abca8e728b18f829ec60d9}{09315}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI9IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI9IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac14f759f71550d660644a2d0017c1415}{09316}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI10IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4f419378357bcd460ae10d3ce34dfe7}{09317}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI10IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI10IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b4f47daf1162671392b155acc1d7a8d}{09318}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI10IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI10IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga536617143a58dd4712d07c545af7ee09}{09319}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI11IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga665f6dea59ce3365368bdedaf897dfd4}{09320}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI11IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI11IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac758c9b6c6a31c2bf26ca9bd44022a2a}{09321}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI11IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI11IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68244391b5e00958482569693d7ae907}{09322}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI12IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09323}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7077ae135cbc5219be727edee3ff993b}{09323}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI12IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI12IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09324}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f754f6d9d514fee1b98b570dc5fb0e}{09324}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI12IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI12IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdc9585a63e857037eaaf258a514275}{09325}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI13IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1c0fa5501cd9e85d9182c7cdbf0637e}{09326}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI13IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI13IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3e08ff8fbc01ea68e90a7f88ffdca81}{09327}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI13IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI13IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaccfb8e4f042f0fa863b9c79496f7355}{09328}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI14IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4cb9366072968436e93d785bab61d70}{09329}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI14IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI14IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga654ffde6de76814d46832d4ccb499869}{09330}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI14IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI14IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97fbb4c41759eb9bcb8a81c8fae3e9d4}{09331}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI15IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09332}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a9b39e48aa5a65fbe4f7bfbe33fe9e0}{09332}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI15IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR1\_EXTI15IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c75a3504a342e4e7943a76612f02722}{09333}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR1\_EXTI15IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR1\_EXTI15IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09335}09335\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_C2IMR2\ register\ (Interrupt\ masks\ control\ and\ status\ register\ on\ CPU2\ -\/\ part\ 2)\ *******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09336}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc4a80701810008fcf3008d6b17500a2}{09336}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH1IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ce505c9e8ea0ad6533894e7fe4847f1}{09337}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA1CH1IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6303b18f9edee9c396b500f9a6cd4448}{09338}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH1IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA1CH1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga205f6d78908fc3477a75271dd0ffe15b}{09339}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH2IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41cbe465eedcafb477f3b307aefc952c}{09340}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH2IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA1CH2IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c33a3a887fd44fbb2ffb1b360bb3724}{09341}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH2IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA1CH2IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92bdc34038220e3e0eb707b1db35113d}{09342}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH3IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9756e2596beb906a65e59fa4c2dc9391}{09343}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA1CH3IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33f31c764febc1d9a599bc8677f7e38e}{09344}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH3IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA1CH3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09345}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e6f5ff42608edafd69290ff61d86bc5}{09345}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH4IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a2f90a5fd9bf0979f3122613b1ce5ab}{09346}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH4IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA1CH4IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7eff9e8c5436d9901533b2671933e5ca}{09347}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH4IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA1CH4IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff787ddfc2f9982c379935a58ac63629}{09348}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH5IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09349}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01976e4d6a92a55b149c651eba4ef503}{09349}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA1CH5IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga253c18b060220e5c8b8a870d2e954336}{09350}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH5IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA1CH5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac41b0c3d1972acffb12f85f76334500f}{09351}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH6IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga10afe3959a20ba32749c7a944a228e77}{09352}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA1CH6IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee9d278041bd3bf8d646a32f1ffdb592}{09353}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH6IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA1CH6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f6c58132ad0fce2caf6846e4e8da4a3}{09354}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH7IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae74c64e92caa05652b082758f34e3e0d}{09355}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA1CH7IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9573717292236cae4e980b01586a1d83}{09356}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA1CH7IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA1CH7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09357}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga064bd3adc844f50806aed430f586bd46}{09357}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH1IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09358}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fd8024ade821e372d4743a95307b53e}{09358}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA2CH1IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38410ebabc26fda47f348e22bf5acd0b}{09359}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH1IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA2CH1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bb4ea9bdbac4f735f2e6fd9db23d289}{09360}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH2IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga35566c9b2ad1b8e7f498b87858c84346}{09361}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH2IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA2CH2IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f5abe0f1c72d3f1ad9bd58f2517dae8}{09362}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH2IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA2CH2IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09363}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga873a3b75825b4568aa40685acae448d3}{09363}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH3IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a666d0215066dedea94495c8b040dff}{09364}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA2CH3IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ddb247fe67d8adfbdc575dd224e0b5}{09365}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH3IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA2CH3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f556ef3552f843c05ca9773e3fe3b09}{09366}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH4IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4e66d5acc90201248e1e5c12e58bca2}{09367}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH4IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA2CH4IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae28fcee506ce2b831165e4e688cd2756}{09368}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH4IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA2CH4IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace796fb36fc75713fa44333534a34dd0}{09369}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH5IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09370}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11d04a4993c6ded8618a4857524eb769}{09370}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA2CH5IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09371}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b484891c87465e573440cb549c7f819}{09371}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH5IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA2CH5IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac08ce1df473fa2b1759e511322f25df}{09372}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH6IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d5d5e046845fd2681938c490f996a1e}{09373}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA2CH6IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb20d1774044f5ffc5eddd7db8e53be4}{09374}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH6IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA2CH6IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0f8c003a80396e64233a4435c233a81}{09375}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH7IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a26c12944cb325f739b6e3b3e39f70c}{09376}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMA2CH7IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad41ed1ce539e9d13321989c8ed774ca6}{09377}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMA2CH7IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMA2CH7IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01425e4b6a2d431d5862a37566e36fe1}{09378}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMAMUX1IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf458cc8eeb5bcdb04435619e863e2741}{09379}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMAMUX1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_DMAMUX1IM\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac2e792897e42761b26005df45c75072b}{09380}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_DMAMUX1IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_DMAMUX1IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga899c324bbc89e5d862969c6fa8e022fd}{09381}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_PVM3IM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3220e4d6665f32b3d2b468913fc1477c}{09382}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_PVM3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_PVM3IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga632350a904aa58ce34eb8d4dd7726313}{09383}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_PVM3IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_PVM3IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45cdff8be823357a95f6a443849e0832}{09384}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_PVDIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0bc4d33271029393cb01c035b6e75402}{09385}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_PVDIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_C2IMR2\_PVDIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05fbebd45489a039c436324856113c8c}{09386}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_C2IMR2\_PVDIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_C2IMR2\_PVDIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09388}09388\ \textcolor{comment}{/**************************************\ \ Bit\ definition\ for\ SYSCFG\_RFDCR\ register\ (SYSCFG\ radio\ debug\ control\ register)\ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac52365cdbd241e6d83e6d12a75411347}{09389}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_RFDCR\_RFTBSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cd98782b70a516843341cd5a3403f54}{09390}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_RFDCR\_RFTBSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_RFDCR\_RFTBSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70b8e196bc702c52f9affb3fc8aa2c54}{09391}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_RFDCR\_RFTBSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_RFDCR\_RFTBSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09393}09393\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09394}09394\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09395}09395\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Inter-\/integrated\ Circuit\ Interface\ (I2C)\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09396}09396\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09397}09397\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09398}09398\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7954738eae12426137b23733f12c7c14}{09399}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641d1563a97f92a4c5e20dcdd0756986}{09400}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga953b0d38414808db79da116842ed3262}{09401}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5709c819485012d8a25da27532ca5682}{09402}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd4f19017be50f03d539b01840544e74}{09403}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{09404}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22c11e015740a9c541983171469cf858}{09405}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29839b4ea437d36c7d928c676c6d8c32}{09406}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{09407}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a96e487d4a9ece218e3ebbb805a0491}{09408}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d2a3ad8001084b45c7726712ac4c04f}{09409}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ADDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga275e85befdb3d7ea7b5eb402cec574ec}{09410}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga658618a45a681d786f458a90e292d3e9}{09411}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c87dc49b7dcec3e54113291c39591f4}{09412}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NACKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{09413}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78d523fe80ade14583f592b7c210ba77}{09414}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae20f8d61a4a63bce76bc4519d6550cb3}{09415}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_STOPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{09416}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09417}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c0630dea37366c87269b46e58b7a32b}{09417}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09418}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf6fa01b4238634c18595d6dbf6177b}{09418}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{09419}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d50d5bde73807289d1e0995cf78fd5d}{09420}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{09421}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75e971012a02f9dad47a1629c6f5d956}{09422}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6e1d618bee79c5c11437517409ce1ab}{09423}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{09424}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_CR1\_DNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2ee714428013b4a48aba608f6922bd6}{09425}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ac4fd3b4e54f94b3060b72df13b168}{09426}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3920a53ac328fa582e56a3a77dda7ba9}{09427}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ANFOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{09428}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae98f66350195b4d9e12028a92418d0bf}{09429}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{09430}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da363db8ccde4108cf707cf86170650}{09431}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga104ff6658fd793e162a156b2517c2181}{09432}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51c8825e168710277ef0edfc6714e6d4}{09433}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a60efaeebfb879bec280f46beb30ea}{09434}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5d1ada16ff415341e018fcb28ae3a5f}{09435}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{09436}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SBC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga973b09b232a3f758409353fd6ed765a2}{09437}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{09438}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e4eb2525f0444cc6320f96cc6c01804}{09439}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga197aaca79f64e832af3a0a0864c2a08c}{09440}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7266529618030580952f062b4996649d}{09441}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{09442}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_WUPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75a226d059143573fab07f866853ce75}{09443}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab724dbc59e49c500bf7ae1d5aae10e2a}{09444}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga722b2ce13c7159d6786a7bd62dc80162}{09445}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_GCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac28d4f433e501e727c91097dccc4616c}{09446}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6c36c967ddfe1c5e9b0adfa943703eab}{09447}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdfb79fbb8e0020837f662dda4b4af9c}{09448}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBHEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca44767df3368d7f0a9a17c20c55d27b}{09449}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a423076644a3c84a2850d3e1c8bb9}{09450}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{09451}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga656e66b079528ed6d5c282010e51a263}{09452}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9ac4b2a3abdba26286c5a097d25055d}{09453}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1eef9b3f7abfe45a6bce7c952710b99}{09454}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ALERTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{09455}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51dc1b71239d8c29a557adcbe01e9d8a}{09456}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc632e3f7c22f90dcea5882d164c6e4}{09457}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PECEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga393649f17391feae45fa0db955b3fdf5}{09458}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09460}09460\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga345042d0c459945eeb995572d09d7eb8}{09461}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac570a7f74b23dcac9760701dd2c6c186}{09462}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_CR2\_SADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{09463}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga163b3a97f88712d6315c82a9bf90bb9a}{09464}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888e78b43e53510c2fc404f752a64a61}{09465}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RD\_WRN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga268ec714bbe4a75ea098c0e230a87697}{09466}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09467}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6727029dc8d7d75240f89ad9b6f20efa}{09467}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09468}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91a2dc032b0850b2f5d874d39101af57}{09468}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09469}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5454de5709c0e68a0068f9f5d39e5674}{09469}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62fa6bb2f4f0e8abdec315854b82fadf}{09470}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga804de50ff64b0bcc02f40424acfbc7db}{09471}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_HEAD10R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2de0f12e6fb297c2c29bee5504e54377}{09472}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2275a40bdbf9fb2d79479145dac82b40}{09473}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{09474}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ac78b87a12a9eaf564f5a3f99928478}{09475}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga281936f6a82953273129d4b49c3fa18b}{09476}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeae72d8a7ce76085731146d329fe42be}{09477}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37007be453dd8a637be2d793d3b5f2a2}{09478}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa111bdbf7119c6016d079f11e056e2b3}{09479}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace1c42b5631b8c6f79d7c8ae849867f1}{09480}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{09481}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga543bf3506a45a9d3bd2f07a7381a27d0}{09482}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0444674df6d55acb07278798e4eafafc}{09483}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_CR2\_NBYTES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23a58895a897ccc34a8cbbe36b412b69}{09484}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d609383e8211f61b5156c96fc893fde}{09485}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{09486}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21a796045451013c964ef8b12ca6c9bb}{09487}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40a52e70fef6b2511cf4abf851f3de35}{09488}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79097be4d77200f9e41e345a03e88c57}{09489}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_AUTOEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf789c74e217ec8967bcabc156a6c54}{09490}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae64def9753ec76fce7f32c36cff0fc8a}{09491}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67940fdd66f6396cf117e6e907835fb3}{09492}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_PECBYTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{09493}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09495}09495\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f23a5d38cdfb657316843f2eb593779}{09496}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09497}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga433069f5a49655c045eb78c962907731}{09497}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_OAR1\_OA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09498}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb954a9a0e3e3898574643b6d725a70f}{09498}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga131fb64dd60dc481c8f08653bbb1cf0a}{09499}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ad6aca1744a212f78d75a300be6eb90}{09500}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5edd56eaa7593073d586caef6f90ef09}{09501}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d8494e091aa7d42612bd6405080b591}{09502}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32070b13a17e891ffc59632be181b1a2}{09503}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09504}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3bb2ec380e9f35b474eaf148cefc552}{09504}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09506}09506\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42e2cc2537de174ba963e10465839429}{09507}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadad9a246092670c1ae96bbefc963f01d}{09508}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_OAR2\_OA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4627c5a89a3cbe9546321418f8cb9da2}{09509}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga174c52a1a52ea230c1df9deaaeb225a6}{09510}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09511}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga888d2971aecdd48acf9b556b16ce1ccb}{09511}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{09512}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{09513}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2NOMASK\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57d97d3acf2bd80942e357f3f475b014}{09514}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c20c37e5ff6658a6067545b343b72c7}{09515}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK01\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{09516}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12b324eb77eca7f482335a4c487baea2}{09517}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{09518}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK02\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09519}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga748987767694ba4841a91d4c20384b4c}{09519}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf376675c38ba759a190b4622f07f28ca}{09520}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8889c8b265557307da276456ed6a4c0a}{09521}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK03\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad175519e75a05674e5b8c7f8ef939473}{09522}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09523}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga710efe1da20e12551125232f7bec0692}{09523}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8e239413de938965dc36e8ee3492692}{09524}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK04\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{09525}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e7f6ac5e62c1d502500e70539bdac9e}{09526}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a72fdac43da48d36343a253fbe11280}{09527}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ (0x5UL\ <<\ I2C\_OAR2\_OA2MASK05\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga964d46311d97ccf1ff4a8120184eed81}{09528}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09529}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5}{09529}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6afb0acf5d17256de2f8255e0ec0b552}{09530}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK06\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{09531}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ec5df2a98928a3a49e21b16e2ab38a0}{09532}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325b288eed3681b816ec41bc7ee81b20}{09533}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MASK07\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8555f5c7312e5f17f74a7f1371ade84c}{09534}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09535}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4ad64522f818be53e2296d7935b3aa4}{09535}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09536}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{09536}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{09537}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09539}09539\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_TIMINGR\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30e63a7bc531a8a74283dd0db04d82f8}{09540}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337cb482f7c07894d03db35697d43781}{09541}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2d52eba6adbdaa16094d8241aeb2b20}{09542}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76876f2b0ee371ae51c7edaf49b7908e}{09543}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09544}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga440dd2f3104fa7cfa533735907eb6142}{09544}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLH\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1eb185e660b02392b3faac65bae0c8df}{09545}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6bb99d8fff5aaa5694f8f73dd80ca911}{09546}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab69e78bf8f76e34def168e4c1b71def}{09547}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SDADEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09548}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40f8fd2508d3b30a732c759443b306e6}{09548}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09549}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161f0eb0b81cabc49a410634c104269e}{09549}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga334b13015d3ebe937fb3ce2653822cd7}{09550}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SCLDEL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{09551}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1331841a70ef826b762e9d96df38703b}{09552}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9498f600a8b201946de0d623a82889ad}{09553}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5cfdc434959893555b392e7f07bfff7}{09554}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09556}09556\ \textcolor{comment}{/*******************\ Bit\ definition\ for\ I2C\_TIMEOUTR\ register\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b8106d20526ae7331a81e6f55befd4b}{09557}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09558}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabf1112407680a49bc19e6affce30075}{09558}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09559}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5a924e7fc2b71c82158224870f9d453}{09559}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4ce8be1057bbab05b36f95f9f1f3e93}{09560}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5441e50a4709ed78105f9b92f14dc8b7}{09561}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIDLE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0f7b6650f592e9ddc482648a1ea91f2}{09562}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09563}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff5f73dc497548fc6d1f007a092e2a7}{09563}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09564}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad818dcc77fb5558c7fb19394a60f4cda}{09564}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga48d81bce8d2faf7acbef9a38510a8542}{09565}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b7f58db7b232337697e4eb77a6c3506}{09566}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{09567}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5defcd355ce513e94e5f040b2dad75a6}{09568}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09569}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcfb74e08645d90f4cd0a9794443ab6d}{09569}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63981e2bce46e074377f1e6dc1c3ed11}{09570}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TEXTEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95aa3d29b8e59de06a45d15d03f721af}{09571}}\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09573}09573\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0009385c4ff0c3e9959b870b9e7ace8}{09574}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga200f703a0cb3222638e0fb26e2231437}{09575}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1dfec198395c0f88454a86bacff60351}{09576}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09577}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69d68fcf5699e9efac110d08866c1c05}{09577}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09578}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b22ba845eabc2297b102913c3d3464b}{09578}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa848ab3d120a27401203329941c9dcb5}{09579}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea0670926d93f117848dd6d0ba0305b3}{09580}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a7580ea50d005aad1d3e45885c95b63}{09581}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{09582}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa70d48ac9eb5511d487beea822c90ff0}{09583}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09584}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga639aa794461805d956aecf4b0c27cb6e}{09584}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{09585}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca2cb2a1182484457c4f36df7689fa2d}{09586}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaffc140d2c72cc4fb51213b7978a92ac3}{09587}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_NACKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2fb99c13292fc510cfe85bf45ac6b77}{09588}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7fecaffd6b9412766724e78b6f5636f}{09589}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae056a2c873f7a37de5cf3cf5b3511008}{09590}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09591}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga24dee623aba3059485449f8ce7d061b7}{09591}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5dbc14227b3e6166444fb20b688ca88d}{09592}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33477482cff1fa98dad6c661defabfb}{09593}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac47bed557caa744aa763e1a8d0eba04d}{09594}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449c7f963e50ef2197ba6b4368d1ce5f}{09595}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab60e5624b0054143bb7a5ee15b2af74}{09596}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09597}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76008be670a9a4829aaf3753c79b3bbd}{09597}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0a6bc21622903130514a30c1d379491}{09598}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09599}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf830061f7f1df62bfbc9fb335a12e431}{09599}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0dd0d8fdc41303a1c31fc7466301be07}{09600}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09601}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga265ab05a2e4da2a90a67c45951d5bcf5}{09601}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23cc08e323b46817fb4a7a0ef69df228}{09602}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09603}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54ae33fec99aa351621ba6b483fbead3}{09603}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadee97d76c661455b9abbe4e722d9659e}{09604}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3474223f53eb71f3972d4b31f2d09c30}{09605}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5976110d93d2f36f50c4c6467510914}{09606}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcf07263f18f4aa830949c0c08ec8d79}{09607}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga100908b460fd51993e0f32508956f8ab}{09608}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_PECERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09609}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1d42968194fb42f9cc9bb2c2806281}{09609}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52d9983842806eee20110d73be4c9671}{09610}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{09611}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63fc8ce165c42d0d719c45e58a82f574}{09612}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a2a6c5a1a734ffd4721225862ce4216}{09613}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c82b2d49a3def61e4d803e7f843c983}{09614}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09615}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c6c779bca999450c595fc797a1fdeec}{09615}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09616}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga985490b4fc13a6741e2a56f4cb0a8dc6}{09616}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae605cd91e7fd4031ad5d278a25640faf}{09617}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12ba21dc10ca08a2063a1c4672ffb886}{09618}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993072971fbd0407698aca55c6d22ad7}{09619}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab8c49318377d92649db2e6ad7533f3f}{09620}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4890d7deb94106f946b28a7309e22aa}{09621}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga276e6692440e4c8afeafc013e56fa2bb}{09622}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d5d5222eadb800dee912f148218ec4}{09623}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_ISR\_ADDCODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09624}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9050a7e2c1d8777251352f51197e4c80}{09624}}\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09626}09626\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab129239058f702e7f5d09e908818fce2}{09627}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09628}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2228bb1e8125c1d6736b2f38869fa70c}{09628}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ADDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09629}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac46e27edee02106eec30ede46a143e92}{09629}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee92451db537602ee8e474003979350c}{09630}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18c315466a15d1b66f3441a3ea9fe495}{09631}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_NACKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab68515e7c5c0796da616c92943a17472}{09632}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga843a4a9e565f4cfdfd2e493f2077b4e1}{09633}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c4b6846e49f463291cfcf9ac155cd38}{09634}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_STOPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09635}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe59e51ed40569ab397e2cf9da3a347f}{09635}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0852a41941609bf61e426d49e0918e5b}{09636}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f5dac5bc1f009630f97d82ad1c560be}{09637}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_BERRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a64f0841ce0f5d234a72b968705c416}{09638}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga118063279b7e54a6842bf411c15019a4}{09639}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea0d3266ec25c49575c9c7d9fd73a89}{09640}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ARLOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bc8765152bfd75d343a06e3b696805d}{09641}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8}{09642}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09643}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga490809ffa8771896ad7d0c9e21adcafc}{09643}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_OVRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{09644}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa003c1a5e54eb65f3e95c8337657f8fb}{09645}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c24f10cbf7d0019917000a7b0d5f734}{09646}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_PECCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{09647}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6838048cdfcde822e12ab95b17396c3}{09648}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09649}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66e5f2779e858742cc33f1207db53b69}{09649}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_TIMOUTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a76993c176007a7353a33b53e7d3136}{09650}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09651}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8fc03c41ac87ab9194dcbc24a9a0cc6}{09651}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06ba190037b7c242e6926aa8e83089b3}{09652}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ALERTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{09653}}\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09655}09655\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_PECR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5158d6e1bd0cd0436d01bacda80c52eb}{09656}}\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09657}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{09657}}\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_PECR\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09658}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac30a300f7bcd680b82263f4059f67a89}{09658}}\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09660}09660\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_RXDR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fea8788580dee5f72df6ced4f43314a}{09661}}\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac57fdfd02860115ec16fa83d1ab67d27}{09662}}\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_RXDR\_RXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga54a8527f0da080debfb9cb25c02deaff}{09663}}\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09665}09665\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TXDR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab77ec5257c4f0f54f2836ca6bcfd0943}{09666}}\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{09667}}\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TXDR\_TXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6081e174c22df812fca8f244c0671787}{09668}}\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09670}09670\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09671}09671\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ Inter-\/Processor\ Communication\ Controller\ (IPCC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09672}09672\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09673}09673\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09674}09674\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09675}09675\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1CR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf450548d1ffe8b3da7c2f2167640a5b5}{09676}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1CR\_RXOIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09677}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaced77c42e2ae2b8086eb8f42998a9c96}{09677}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1CR\_RXOIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1CR\_RXOIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c3f2652da96b8830c1ae573ca0552d8}{09678}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1CR\_RXOIE\ \ \ \ \ \ \ \ \ \ IPCC\_C1CR\_RXOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae4811274240a90c2ad8ccb33152f731d}{09679}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1CR\_TXFIE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9626a5a51cc40d1c5e7cefc107eb6709}{09680}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1CR\_TXFIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1CR\_TXFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae558c7b7d2da376958a4aef6ece2ea8}{09681}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1CR\_TXFIE\ \ \ \ \ \ \ \ \ \ IPCC\_C1CR\_TXFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09683}09683\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1MR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09684}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a3e3696fead8793fbd26a5cd9969ed1}{09684}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH1OM\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6820f34c850614d850922c9b73e5ac88}{09685}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH1OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH1OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09686}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0e775f356495ea5e863f496f8bc6bef}{09686}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH1OM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae234ea1c56856edbb469eb2c688eaf15}{09687}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH2OM\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71352b06bc8fec35541498ab710d03f3}{09688}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH2OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH2OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04ac6282af5351b699566c9b6e20f823}{09689}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH2OM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5b319bfb23bf9194487630ca42fcfa39}{09690}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH3OM\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae307d5543feefff203120db5f061d156}{09691}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH3OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH3OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09692}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d15e9ba8c42e8fab81c70f10460fd25}{09692}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH3OM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08b2b15cfc56a7c8e4a82b2f2642a223}{09693}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH4OM\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaac77719bce4e4da2cb1b62e83390451}{09694}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH4OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH4OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc6c11f28c44c655ee7f5a5d1f564a95}{09695}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH4OM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09696}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97f6891fa0894dc60c48fc9ac2b6ef70}{09696}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH5OM\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09697}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07d3f0ceb3a71ab8423966ae1710f6f5}{09697}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH5OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH5OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2ee60d7196368cca40b8fc040220924}{09698}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH5OM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafa0947c1bff73c81b6bc0852740e68a}{09699}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH6OM\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ecf20b7a96967eaa4ab95584bc53ba5}{09700}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH6OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH6OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe4cd79f95acc75ce269808c7a2c30ba}{09701}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH6OM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b7ad97885484235cb132625ed00a2a4}{09703}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH1FM\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf289089f5866ff6c3a20881511fd09c3}{09704}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH1FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH1FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad2875187e3f99264973733d33dd2c871}{09705}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH1FM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad864a9fcf5351c04474ce55dfeb279f1}{09706}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH2FM\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2551e3f35652f469af1bdd73b1f44474}{09707}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH2FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH2FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b37941b3deca53823ebb93fc62a65c}{09708}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH2FM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf2889745f35e258157b3bc9868d67be}{09709}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH3FM\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6cfee16268b49f84740e216e10bac46f}{09710}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH3FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH3FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7ee39115963fd8ab8371c3d4f2f7a86}{09711}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH3FM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94084f250f099f4ea8e995105b6c0e8a}{09712}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH4FM\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dbe7814dfb031949f133785f31c6ced}{09713}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH4FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH4FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac5b2d65b33ff516a42d3dbb07a082db2}{09714}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH4FM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53a136eddf736fe65ddbe2e41b690310}{09715}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH5FM\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1394e62fddfeef9b04688e0cf261ec8}{09716}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH5FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH5FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85a91c8c4ff53f03b5c1b7618e69b9ee}{09717}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH5FM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac1a92a8ff9ee0ce6477aed2156b7dda9}{09718}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH6FM\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b8fe10dd670061bd0ef9a7a0da52f97}{09719}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH6FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1MR\_CH6FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c49c751c6c8ed206a7bdef36221e901}{09720}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1MR\_CH6FM\ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09722}09722\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1SCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09723}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ad8d82fa1c7025dd166e7ae5209d614}{09723}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH1C\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09724}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae81023d69a4c4e8d18ad04a07dbdb8da}{09724}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH1C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH1C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258391dec1ae72adea1a736e44a34606}{09725}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH1C\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc917ea0c192e899e5c89fb173a6c7a7}{09726}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH2C\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9b637e2035d0396f19d64f82d0fc20b}{09727}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH2C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH2C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ee0441156bdc905c5cef0aa62c8baa5}{09728}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH2C\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga21d30af271613ed68841c1574fdc6b12}{09729}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH3C\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab575d817981bd61940a6a703a3861e5}{09730}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH3C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH3C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3716be1f5312220ea743e1567aca5896}{09731}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH3C\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga103acdcfbc475e2575424d590736220e}{09732}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH4C\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad654f09fbf88b0fa3a73a2e82c166f02}{09733}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH4C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH4C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga125c33b54e1d7f6b3ee2db3e4d42d0e3}{09734}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH4C\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6785c219e9906930fe0e6e8458041f9d}{09735}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH5C\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01a6e3f74acbe8582b9aad084094671e}{09736}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH5C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH5C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6121399bcd2d01afb72f9554e1c9ca5d}{09737}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH5C\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7adf4826f85c0718ad229597ab628863}{09738}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH6C\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9133372069ac850aa311fb261bef9b63}{09739}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH6C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH6C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec3b0ca3b1d79f077160f663f759c33a}{09740}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH6C\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09742}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7380d498173e4d69e54699e3e4d7657}{09742}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH1S\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09743}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a60605ba39668908575e5fcd199d9c9}{09743}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH1S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7fd909278321672b116ada642c103f5}{09744}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH1S\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad011048c6b8261e74b5fb2e5b6da480d}{09745}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH2S\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga89929b4d9562f6535796de2e96a03aa2}{09746}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH2S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bfb4291a20325587d5f5bdcb499cc82}{09747}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH2S\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab41d0c0cd41b72d971cf4b562a5560f4}{09748}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH3S\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3289d066c17131cbb8548f3c1ae90d54}{09749}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH3S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa080c18e79870062984012597f580ad}{09750}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH3S\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae817c69a6223b451330cc59c0cc1ffe1}{09751}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH4S\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09752}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78ac7b2ce1547471bd1ed0837609a80}{09752}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH4S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09753}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ce1c5138a2964502619e4d8c383e02}{09753}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH4S\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09754}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf91edccb4cf2264a53696ba3f43092e9}{09754}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH5S\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09755}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d3b0bcaa2bf0455ea3a6acab9fb7510}{09755}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH5S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH5S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09756}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea286964104394e5d7affdb5bdd5aa97}{09756}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH5S\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4cdb9833e014e80d5a5cb1550e4c526e}{09757}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH6S\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7db098e7130880b093fbd977d7c4bf56}{09758}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH6S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C1SCR\_CH6S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1168b5695fcb15b3870525918c3d1850}{09759}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1SCR\_CH6S\ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09761}09761\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1TOC2SR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea53ba4ac18e135249f54445e79af2ce}{09762}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH1F\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09763}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7564472045fd29c618f05d1a025f79}{09763}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH1F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C1TOC2SR\_CH1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09764}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf59899b2e724c85e3b714420d32eb46d}{09764}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH1F\ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa04c5821fd4da03ee62ab082e015d093}{09765}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH2F\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3492f9518e20cb2c8e0a18b690c13240}{09766}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH2F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C1TOC2SR\_CH2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6598d69a17c15b3e98d5b43e67d13a0}{09767}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH2F\ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09768}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d4f1cad15e068c37da07524306c55ed}{09768}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH3F\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09769}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32a6521b2e4413cf0514929672df2373}{09769}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH3F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C1TOC2SR\_CH3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63f16e1c90f0b4c06a2e533598c188e3}{09770}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH3F\ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ce85699080be4fecc4d07eb009a92ef}{09771}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH4F\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1350b6c0023cc24f1cf63752af873093}{09772}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH4F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C1TOC2SR\_CH4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09773}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e1b4a16036b7659d140221bf6e516d2}{09773}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH4F\ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09774}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac32792be095d05d5d9c589acf3f3a54c}{09774}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH5F\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09775}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58293f72765e6fc56fdc2d92e0c160dc}{09775}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH5F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C1TOC2SR\_CH5F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0b5f0485b042232869cdaf82b8d145}{09776}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH5F\ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH5F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga889e162f3148c1980e266892d3ec2fe8}{09777}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH6F\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09778}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ff416d0489564d14ed8cfa69ff68c8}{09778}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH6F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C1TOC2SR\_CH6F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09779}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb0316497a6eda8b7269f2b6ea3072df}{09779}}\ \textcolor{preprocessor}{\#define\ IPCC\_C1TOC2SR\_CH6F\ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH6F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09781}09781\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C2CR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09782}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga599e8928838fb6426e5626aba94856bd}{09782}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2CR\_RXOIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09783}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9708c3074d1f1cd86328f3bea1b246c1}{09783}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2CR\_RXOIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2CR\_RXOIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09784}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga30fd6f7e7983e8bcf84911ba59198cc9}{09784}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2CR\_RXOIE\ \ \ \ \ \ \ \ \ \ IPCC\_C2CR\_RXOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca74f01e0e183d43bc0758fb86e9026}{09785}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2CR\_TXFIE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga295e3d85d21bfb4de66ce1192207d048}{09786}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2CR\_TXFIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2CR\_TXFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68cfb3bfd73af521ccb010d6e29660ad}{09787}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2CR\_TXFIE\ \ \ \ \ \ \ \ \ \ IPCC\_C2CR\_TXFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09789}09789\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C2MR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fc9e5a913ee8f08bf1bd2f2f1e8875a}{09790}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH1OM\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496f3e6ff365a9ae83770dcb4ce22aaa}{09791}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH1OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH1OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga295ade917b23a522a5cfe7f93414a682}{09792}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH1OM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH1OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09793}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada03cdcbf2947b99f7e7391db0661bbe}{09793}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH2OM\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09794}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga486c38e6617a076422cbdc17526c036f}{09794}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH2OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH2OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee85b5b6f8a4ebc163352c49c9b2f72c}{09795}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH2OM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH2OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3b64ce61bfff3fdd134e0246b13c491}{09796}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH3OM\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09797}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e21ed998fd9e05b0bd7f4b9d8ca859d}{09797}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH3OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH3OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09798}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff0583c3a4a5af23b58d57a7d60520b4}{09798}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH3OM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH3OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09799}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef526952ef05d0a1962ce73d3351b3b}{09799}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH4OM\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09800}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88cc9ebbd89f8fc1ccc65e740848727e}{09800}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH4OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH4OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09801}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac69f0d1c726034afd1706e6e1c81fcf8}{09801}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH4OM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH4OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f6089ddbcee8f1f08edfbd9df4184d6}{09802}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH5OM\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09803}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7c924d0f68d6698da438721c209aff9}{09803}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH5OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH5OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1a9cbd6c5e19234c5baa4d1500460bb}{09804}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH5OM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH5OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada1f67fce218b8aa3072539bb581d252}{09805}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH6OM\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0acca08795a153873e4f6282cc59af11}{09806}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH6OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH6OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42003469247c8c10b613083e2c1a8c1b}{09807}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH6OM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH6OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb93ac23cc66a00f33d98283a7a2afcc}{09809}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH1FM\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf04122659cac123e1488472fba30ab34}{09810}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH1FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH1FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4861fdf47d276822cbd3dd734da1193e}{09811}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH1FM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH1FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09812}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga518978cf96df167eee9ef0606c26d868}{09812}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH2FM\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09813}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d79549f81641ae8d5d30fe349203c85}{09813}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH2FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH2FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafeb3c5bb4e73d9bdeea5cbc2312422b7}{09814}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH2FM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH2FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09815}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6627a35cece1fd03dbd2400433df48f0}{09815}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH3FM\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga016806ea847c4081f3962cd6758001a0}{09816}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH3FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH3FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09817}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09e16df608845d33f7f451079aaa603a}{09817}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH3FM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH3FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09818}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga921dea14e87d5aa7cda857424c8da3de}{09818}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH4FM\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada06bffa109005731e519b3bc2ccc884}{09819}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH4FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH4FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaabb0ab3df5a9df0e929d68fae63d303}{09820}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH4FM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH4FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a828f04ad78070edd522f37427900da}{09821}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH5FM\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c93b33b516132ecbd1c8292b573897}{09822}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH5FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH5FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga170cee967dceab85e4ba2ec83584fae3}{09823}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH5FM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH5FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63ea0925da05893243b24a1562290193}{09824}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH6FM\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09825}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914bd858a92295a5e7242fd5f15666ae}{09825}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH6FM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2MR\_CH6FM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09826}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7f36c7454d5a7a4e7839083e927373d}{09826}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2MR\_CH6FM\ \ \ \ \ \ \ \ \ \ IPCC\_C2MR\_CH6FM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09828}09828\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C2SCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf53a0b7fe9a056788fa43dd6404f9fd}{09829}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH1C\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09830}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9435af599ce0c57e551fa35a3df76cd}{09830}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH1C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH1C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4c38a4765926729ec97aa3e944056ec}{09831}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH1C\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH1C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36b97dbda5ceee31d9762a60766810a5}{09832}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH2C\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f722abc68c574f277109d2828ede935}{09833}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH2C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH2C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c3b699c14b52a766031e160d7385453}{09834}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH2C\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH2C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa7db76bdd3622270bc4a061b459de4ff}{09835}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH3C\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09836}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6fea52a469c916ed1e561774890bf77}{09836}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH3C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH3C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga207183c4b30e5828df8dafb205e21ea8}{09837}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH3C\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH3C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bb383e80f62f396d531619545ce154c}{09838}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH4C\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga333a89465aa4ae72e43dfa171f012323}{09839}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH4C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH4C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7184dda01822e18b9405d58d68a6ffbc}{09840}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH4C\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH4C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf5701db6d984cf18d629fa21abe93486}{09841}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH5C\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f2181c339dc33a966e864ec197df852}{09842}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH5C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH5C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4231b7940c1d8ba8d41e3ed9e1cf854}{09843}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH5C\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH5C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff559c639caaabba22aaff1052c3faf5}{09844}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH6C\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5022dd70d26141d25d19bf936617a1a}{09845}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH6C\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH6C\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1663af930c7a70eecfdf8b69760ea2b}{09846}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH6C\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH6C\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a8ee4fee7b8d2160f886b25543680ad}{09848}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH1S\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09849}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade75fe463b06820c3b1e68320a530453}{09849}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH1S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09850}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5944c872f5397036155a191b3920ebac}{09850}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH1S\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92f3e3f74ff4552c9624630a5d9bc881}{09851}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH2S\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bfea065f9216c225f749c99047c0758}{09852}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH2S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0da739fb0dab0ea3a40a137d3c6eb03}{09853}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH2S\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ba1fb37aab7428b544c7738ceac91dd}{09854}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH3S\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09855}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga050f3e97a19090bac219c625832f2986}{09855}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH3S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f391844ba5c6a3343908ab8bb5b14b6}{09856}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH3S\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4482cf7f6eb6ce8c21925547420116fc}{09857}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH4S\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaddef7311912fcc6053b1454cb5a377ac}{09858}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH4S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd2ea7595ac07f8d1a4f039a0ffb9726}{09859}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH4S\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ff5878d0a643db20bebdbb37a733fb0}{09860}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH5S\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca10df2419e570d267a8551245c46ff7}{09861}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH5S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH5S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09862}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1d50a49700d1b86bddfdc106cd722d1a}{09862}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH5S\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH5S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafc36ca8faa5ce06fc04d0e118477c42}{09863}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH6S\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga344ffc82ab6a3c4e83dc90fffcc397f2}{09864}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH6S\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IPCC\_C2SCR\_CH6S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9201eb8542fbd85d238d266e66ebc577}{09865}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2SCR\_CH6S\ \ \ \ \ \ \ \ \ \ IPCC\_C2SCR\_CH6S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09867}09867\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C2TOC1SR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8621726abfd240ca91e115ee06cd1977}{09868}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH1F\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09869}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0c023d780ae33dd264dbbfc07fa4bed}{09869}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH1F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C2TOC1SR\_CH1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09870}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga480f6a8e87a7bde6422f7fd2fac92059}{09870}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH1F\ \ \ \ \ \ \ \ IPCC\_C2TOC1SR\_CH1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09871}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcffa15b804286371ae1ae89d5fb7ee8}{09871}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH2F\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09872}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5cb98d8b15b72b03cbc4b7d9598fb4fa}{09872}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH2F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C2TOC1SR\_CH2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaf66f8bb4f30bade6581e163800669c}{09873}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH2F\ \ \ \ \ \ \ \ IPCC\_C2TOC1SR\_CH2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09874}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafae6c6215dafdaf96a4191df7583bf61}{09874}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH3F\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09875}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga90e237dbbcb8b0f759536ea6eb1a6baa}{09875}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH3F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C2TOC1SR\_CH3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09876}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe2a6cd36665f3e6244dcec630afde79}{09876}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH3F\ \ \ \ \ \ \ \ IPCC\_C2TOC1SR\_CH3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09877}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff5530c5cb22eeff41dccd3477f7de5c}{09877}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH4F\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeb653e3b4da8a48fab4846fe69272d1}{09878}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH4F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C2TOC1SR\_CH4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad79075a38c2303a8f46403a9fcefbb88}{09879}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH4F\ \ \ \ \ \ \ \ IPCC\_C2TOC1SR\_CH4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e7d8bdda2b13dedf8766e76752fee74}{09880}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH5F\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d53d62200bd2a799ba5c99e1db27cfb}{09881}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH5F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C2TOC1SR\_CH5F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3b4faf477cb70a398da3983082923a3}{09882}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH5F\ \ \ \ \ \ \ \ IPCC\_C2TOC1SR\_CH5F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga732e0677edcc881b7ea79804f80b7247}{09883}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH6F\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09884}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8610be98aeaf167ae15b4f6ec9764959}{09884}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH6F\_Msk\ \ \ \ (0x1UL\ <<\ IPCC\_C2TOC1SR\_CH6F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga725c8b51472473a65a260f093fa6926f}{09885}}\ \textcolor{preprocessor}{\#define\ IPCC\_C2TOC1SR\_CH6F\ \ \ \ \ \ \ \ IPCC\_C2TOC1SR\_CH6F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09887}09887\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1CR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6b1b2f21fdb34f7429514cc42c9d536}{09888}}\ \textcolor{preprocessor}{\#define\ IPCC\_CR\_RXOIE\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1CR\_RXOIE\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6e898e94d2491bb2d127ef0c580ea8d}{09889}}\ \textcolor{preprocessor}{\#define\ IPCC\_CR\_RXOIE\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1CR\_RXOIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac72f2f97094f2831280ffab6eba8e47b}{09890}}\ \textcolor{preprocessor}{\#define\ IPCC\_CR\_RXOIE\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1CR\_RXOIE}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc0b188f811be6123617e24a872ea3ac}{09891}}\ \textcolor{preprocessor}{\#define\ IPCC\_CR\_TXFIE\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1CR\_TXFIE\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga470049db39c91e43c5eb203b3952667a}{09892}}\ \textcolor{preprocessor}{\#define\ IPCC\_CR\_TXFIE\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1CR\_TXFIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09893}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacad2cd232f337f33f0dea76ec9ec4cbe}{09893}}\ \textcolor{preprocessor}{\#define\ IPCC\_CR\_TXFIE\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1CR\_TXFIE}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09894}09894\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09895}09895\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1MR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b495fe67b15f10859b50a1253268e7}{09896}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH1OM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1OM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga980aac992b38a392e18ccfed8b2e65b0}{09897}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH1OM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1OM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1fb93a9101f11e0c019a339d55ef4c2}{09898}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH1OM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1OM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43a044528c3a91792e994e78eb4bd303}{09899}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH2OM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2OM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf263aff2ff90e630c15f1ab05a9ac7c2}{09900}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH2OM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2OM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8906be6f15952bdadb680d1036bc5816}{09901}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH2OM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2OM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09902}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa1789d6f660cfe5719b4eafec1cfd472}{09902}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH3OM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3OM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09903}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58303a549b72ead2b3a1a45383ae943d}{09903}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH3OM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3OM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab99c92967b4d46987e3c462f4378e692}{09904}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH3OM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3OM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39e139bbc76f5bb9168319c29753d719}{09905}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH4OM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4OM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13063483024aba17ee33ab7b6b7e0a1f}{09906}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH4OM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4OM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09907}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88bb606e90478f4c31fc0c175ea56ee7}{09907}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH4OM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4OM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09908}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37564cf4b254b31daf36e605933d5042}{09908}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH5OM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5OM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e02c264295b4ca5e56eace7be818c01}{09909}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH5OM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5OM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade63b78cd79483b029b92e1d01d50ab8}{09910}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH5OM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5OM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91ffe72a5c708c4d7836de75dce0693a}{09911}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH6OM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6OM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95e72e432eb0f55c5b79dde3ae205dc2}{09912}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH6OM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6OM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ce1307c599abf5b9a8f12ae567df448}{09913}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH6OM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6OM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09914}09914\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8aaaeed29e663da1d560fe217ff6da76}{09915}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH1FM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1FM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f1ae8e98d3a78eac24bd4a172f839d6}{09916}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH1FM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1FM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09917}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1bd2b38447d2155b91ea7060ce9d80d1}{09917}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH1FM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH1FM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09918}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d43c52510705dc241ca33fa57245135}{09918}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH2FM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2FM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecc0a0b0ebbbfac5b3aa27286403b8f0}{09919}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH2FM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2FM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaffdbfc654740a8825f9bba8f944ce42}{09920}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH2FM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH2FM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d5affa86bd69f2fbce6ec7c8bca84a3}{09921}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH3FM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3FM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb25e679461cd948ec9dab58249ffb52}{09922}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH3FM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3FM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b358463d138fe2579c8ce3d5b778138}{09923}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH3FM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH3FM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa43f02d518961bcad920fb57c0df66ad}{09924}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH4FM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4FM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a5f256ad9c818243c3ab3586393c468}{09925}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH4FM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4FM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb22a7d345243c43b58ce2809d53d72b}{09926}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH4FM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH4FM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09927}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32f28875bf4429530d858ac34336c113}{09927}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH5FM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5FM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09928}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac43ea1ccca0d162a80e7a4f8ce046001}{09928}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH5FM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5FM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac02710950092b5d0bde4a88c96dfa457}{09929}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH5FM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH5FM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3bd311d500df62dd095f764c4a9fc1c}{09930}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH6FM\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6FM\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d8efef4af37a5f380d1dc36580d2743}{09931}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH6FM\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6FM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab020d99011f0aeb6ebc761a4ab9a06af}{09932}}\ \textcolor{preprocessor}{\#define\ IPCC\_MR\_CH6FM\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1MR\_CH6FM}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09933}09933\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09934}09934\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1SCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09935}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0a7b60a6daef0d836cb1fce92ac7c50}{09935}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH1C\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1C\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c1daeaf4e5ddbf5d7affe8ec5ece744}{09936}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH1C\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1C\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09937}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga593edbcdb4624365dfb62a765ceb8856}{09937}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH1C\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1C}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb7df68d8a840aa06e285521edc26b34}{09938}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH2C\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2C\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga417814d02ba2161a21c76e18b241ce4a}{09939}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH2C\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2C\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09940}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfdc5590d5722be34c0674feabe94b8c}{09940}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH2C\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2C}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09941}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb3275c17a5c6c9ca8763a128971916e}{09941}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH3C\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3C\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09942}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4fb21eaee8e7e2b97ef663206c3d1c42}{09942}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH3C\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3C\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00384cae46635c4e8e765ec2ed0922c6}{09943}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH3C\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3C}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8133d0515391410904a2bab6639b7e1}{09944}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH4C\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4C\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga37c0e8daabca9033f4786c626d13545e}{09945}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH4C\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4C\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga452fe1f31cb7d3bab7e1cb1f0d9c6910}{09946}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH4C\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4C}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ad3aecfa650b849dce651c06057a21a}{09947}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH5C\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5C\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd40fcf38395d66a25d9083f82257096}{09948}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH5C\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5C\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5964e083ec911badfc32761ef8dd1b89}{09949}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH5C\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5C}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d0a74e34f4640ad590e06a2d82ab739}{09950}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH6C\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6C\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09951}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25098ff77c54821cd1684327e9022134}{09951}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH6C\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6C\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e883888d7f197b7376449a4868235ea}{09952}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH6C\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6C}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09953}09953\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d9e2befee0e88740dbd93420934e5eb}{09954}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH1S\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1S\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b5a6e73c0801d5e2304a18883b0d4d}{09955}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH1S\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08e552a75a3620d33192a82f2dc50848}{09956}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH1S\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH1S}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3693974089f9cc560831441934e5d8e5}{09957}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH2S\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2S\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbeb3ad3f922bac54e1bead5bf78be95}{09958}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH2S\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9db91585b9bab90a51166a324f1c56e}{09959}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH2S\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH2S}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf50bee04838150821e6583bb2413dfdf}{09960}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH3S\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3S\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94ec68ad7c0622af4dd81e6cfdf082b3}{09961}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH3S\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga88bb738a121cac0e79029f41caaedbfd}{09962}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH3S\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH3S}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9432bfdbf8fccf660ba55906f501a165}{09963}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH4S\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4S\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafef8e619df9f283e86120abe3bb1e236}{09964}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH4S\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga569011a4fa22f7bd758d9d4f4782fd53}{09965}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH4S\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH4S}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e8ad185d8a7a46f1eb1ec2a33b280e4}{09966}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH5S\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5S\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93eb0e9226c2ed2df582d2e00f7c0d8a}{09967}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH5S\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09968}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5710da258f162f063f2a46481ed2e0f3}{09968}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH5S\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH5S}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09969}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7ecbb31df8d05fe68dbd2f47e075ff}{09969}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH6S\_Pos\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6S\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136e653595b43adfbe6d6460462ddf5f}{09970}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH6S\_Msk\ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga992e47ca5cc4a64902eb96a89501b3f6}{09971}}\ \textcolor{preprocessor}{\#define\ IPCC\_SCR\_CH6S\ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1SCR\_CH6S}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09972}09972\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09973}09973\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ IPCC\_C1TOC2SR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09974}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6254907d1111b9ce41587f29732f7b3f}{09974}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH1F\_Pos\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH1F\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf22415bcedd4eaf70424942505e446c9}{09975}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH1F\_Msk\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH1F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6867c245063f6990118b476658cef82c}{09976}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH1F}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09977}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbb7b009590c1274312ce8616a711267}{09977}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH2F\_Pos\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH2F\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09978}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a2df3578e4e501688248042c699c2a8}{09978}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH2F\_Msk\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH2F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga875a5ba72e37fa563f302a672f2b133c}{09979}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH2F}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe7c4a33e19968befa39bd24f2e6f30e}{09980}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH3F\_Pos\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH3F\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac73aee78a6ef60dd6417fbaf96ba280b}{09981}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH3F\_Msk\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH3F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f4e1f8bfa6e68fd12a403810b3d05ea}{09982}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH3F}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c374b7b26b9720b9b248d2964f7e3e1}{09983}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH4F\_Pos\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH4F\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8fede87f4c1d76fda9bab3a106849c62}{09984}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH4F\_Msk\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH4F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c61b1a147fdc1d125c1bcd13551d7d6}{09985}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH4F\ \ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH4F}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277d81f9404df93e775c42eb4ce9fac0}{09986}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH5F\_Pos\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH5F\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09987}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65890cbfa28a3a0db964d11316a1b1a}{09987}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH5F\_Msk\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH5F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga071e0fe08b581cef61226c338d2ec4fa}{09988}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH5F\ \ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH5F}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09989}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fc3e192df23164beebee2758db54f6e}{09989}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH6F\_Pos\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH6F\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad35d2134fac6dd02bd1e24fcbc851b3f}{09990}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH6F\_Msk\ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH6F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed17d5c957f5d81c2ec7c907fc099d6e}{09991}}\ \textcolor{preprocessor}{\#define\ IPCC\_SR\_CH6F\ \ \ \ \ \ \ \ \ \ \ \ \ \ IPCC\_C1TOC2SR\_CH6F}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09992}09992\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09993}09993\ \textcolor{comment}{/********************\ Number\ of\ IPCC\ channels\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4afc044cd74a41d7ac3f362cec963ba3}{09994}}\ \textcolor{preprocessor}{\#define\ IPCC\_CHANNEL\_NUMBER\ \ \ \ \ \ \ 6U}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09995}09995\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09996}09996\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09997}09997\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09998}09998\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l09999}09999\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Independent\ WATCHDOG\ (IWDG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10000}10000\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10001}10001\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10002}10002\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d1982414442435695ce911fc91b3c}{10003}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ccb19a688f8e5b1c41626d3718db07e}{10004}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ IWDG\_KR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{10005}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\ \ \ \ \ \ \ \ \ \ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10007}10007\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_PR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d9c482d27bbc46b08d321c79d058e7}{10008}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{10009}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de39c5672f17d326fceb5adc9adc090}{10010}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\ \ \ \ \ \ \ \ \ \ \ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9b727e7882603df1684cbf230520ca76}{10011}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10012}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafba2551b90c68d95c736a116224b473e}{10012}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10013}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{10013}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10015}10015\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_RLR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57519650f213ae6a72cf9983d64b8618}{10016}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10017}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga797562ce090da2d4b6576ba3ec62ad12}{10017}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ IWDG\_RLR\_RL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10018}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga87024bbb19f26def4c4c1510b22d3033}{10018}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\ \ \ \ \ \ \ \ \ \ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10020}10020\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8174d249dcd092b42f36a09e5e04def1}{10021}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e966837f97df9cde2383682f0234a96}{10022}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_PVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269bd5618ba773d32275b93be004c554}{10023}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{10024}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab984dca55296c6bc7aef24d356909c28}{10025}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_RVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10026}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadffb8339e556a3b10120b15f0dacc232}{10026}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10027}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadeaa2fb81a2cb62943ad2ef07503f40e}{10027}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{10028}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_WVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba26878a5ce95ea1889629b73f4c7ad5}{10029}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10031}10031\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga501905060a7f7c4c8a7735b679eecee8}{10032}}\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e9f5079599aefad1da9555297ae1f34}{10033}}\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Msk\ \ \ \ (0xFFFUL\ <<\ IWDG\_WINR\_WIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a609548fc74e1d2214de4413081e03d}{10034}}\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\ \ \ \ \ \ \ \ IWDG\_WINR\_WIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10036}10036\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10037}10037\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10038}10038\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ VREFBUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10039}10039\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10040}10040\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10041}10041\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ VREFBUF\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10042}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0298ad2d1299a53b0ffa3f1f446ef076}{10042}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10043}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb01560c98053108bd6dcc46784a128d}{10043}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\_Msk\ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_ENVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10044}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20bab4e4f333ddecff9bf922c7d93a02}{10044}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\ \ \ \ \ \ \ \ VREFBUF\_CSR\_ENVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10045}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac02b91573abfb88f0ffd00478f608422}{10045}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10046}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac554abd13f0d71d7aaa066a159e4c443}{10046}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\_Msk\ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_HIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10047}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13d4cf5943c63ae8ff694e1446266bcc}{10047}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_HIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10048}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga737f453797494c5e45401c3b0be310aa}{10048}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10049}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70e2e51d50d09d6bb78999809b6c93a1}{10049}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_Msk\ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_VRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10050}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad4670ed4900a7abf116f8f13378ea6a8}{10050}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10051}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaec24fc9adae5d4f09c49520e5d8e18f2}{10051}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10052}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63d409c5a5d01f1646b672fd5ea18140}{10052}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\_Msk\ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_VRR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10053}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{10053}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10055}10055\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ VREFBUF\_CCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10056}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabe9cb9a9a9189183160b6f37438b52}{10056}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10057}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga993f0949dcde6dd6b1148750dfa1640e}{10057}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\_Msk\ \ \ \ (0x3FUL\ <<\ VREFBUF\_CCR\_TRIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10058}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352e19b53b9986eb54de8fd79b27d052}{10058}}\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\ \ \ \ \ \ \ \ VREFBUF\_CCR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10060}10060\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10061}10061\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10062}10062\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Window\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10063}10063\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10064}10064\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10065}10065\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10066}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{10066}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10067}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{10067}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10068}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga400774feb33ed7544d57d6a0a76e0f70}{10068}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10069}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga305c0da4633020b9696d64a1785fa29c}{10069}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10070}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44e5ea3baea1e37b0446e56e910c3409}{10070}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10071}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{10071}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10072}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga64ede5bff80b5b979a44d073205f5930}{10072}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10073}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{10073}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10074}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9f41b8c9b91c0632521373203bcb5b64}{10074}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10075}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{10075}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10077}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga51b9fed94bc5fdbc67446173e1b3676c}{10077}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10078}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06bd586be3859790f803c1275ea52390}{10078}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CR\_WDGA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10079}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab647e9997b8b8e67de72af1aaea3f52f}{10079}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10081}10081\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CFR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10082}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9c98c783bea6069765360fcd6df341b}{10082}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10083}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3aed21af49014ce535798f9beead136d}{10083}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10084}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabfbb9991bd6a3699399ca569c71fe8c9}{10084}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10085}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f4016f9990c2657acdf7521233d16d}{10085}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10086}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546410b3ec62e976c0f590cf9f216bb3}{10086}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10087}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac3de841283deaea061d977392805211d}{10087}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10088}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0394248f2a4e4b6ba6c28024fa961a99}{10088}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10089}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25594b7ced3e1277b636caf02416a4e7}{10089}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10090}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{10090}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10091}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{10091}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10093}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6b4e702f6496841d60bc7ada8d68d648}{10093}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10094}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaca4ed7e970421b1b4b4b0f94e3296117}{10094}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_EWI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10095}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga931941dc5d795502371ac5dd8fbac1e9}{10095}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10097}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga496363a4b305b4aa94d9ec6c80d232f1}{10097}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10098}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga627018d443463abccf249b1b848e2b64}{10098}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ (0x7UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10099}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga067b1d8238f1d5613481aba71a946638}{10099}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10100}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab94b761166186987f91d342a5f79695}{10100}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10101}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9120ceb094ab327ec766a06fc66ef401}{10101}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10102}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa212cf015a764569f0434011a123d025}{10102}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10104}10104\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10105}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{10105}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10106}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284cdb5e7c17598a03a9a0790dd7508c}{10106}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_SR\_EWIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10107}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{10107}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10110}10110\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10111}10111\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10112}10112\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10113}10113\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10114}10114\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Debug\ MCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10115}10115\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10116}10116\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10117}10117\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_IDCODE\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10118}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad05a229877e557798dfbabe7188d7a54}{10118}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10119}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf18661126fecb64b8c7d7d4e590fb33}{10119}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ DBGMCU\_IDCODE\_DEV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10120}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd961fcddc40341a817a9ec85b7c80ac}{10120}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10121}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{10121}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10122}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d92c620aed9b19c7e8d9d12f743b258}{10122}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10123}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga887eb26364a8693355024ca203323165}{10123}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10124}10124\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10125}10125\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_CR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10126}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b996a2be01fbeeaa868603c7bca6044}{10126}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10127}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga127e0531bc305bb460fd2417106bee61}{10127}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_SLEEP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10128}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga037c80fe1d7308cee68245715ef6cd9a}{10128}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10129}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga998b25ffd43297001c2f20ebb04fbcc9}{10129}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10130}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd122085cdadba462f9e251ac35349}{10130}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STOP\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10131}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf511f21a8de5b0b66c862915eee8bf75}{10131}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10132}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74521b2e06cd16f46ea5987d82f9ff19}{10132}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10133}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52e9a797b04f9577456af2499f5bd9ff}{10133}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STANDBY\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10134}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga107a9396d63c892a8e614897c9d0b132}{10134}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10135}10135\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10136}10136\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB1FZR1\ register\ \ ***********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10137}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf6234f0ec3303d8ae28e736e7cd91c8}{10137}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10138}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1afef8611e0e9e20665bae18b9c7e7ef}{10138}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10139}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e31e820e9968c30b108509598027fd2}{10139}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10140}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga379608004abc6fc9cab53b586e711458}{10140}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10141}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9914a6ac7dcf0d7c0933fa937b8e0158}{10141}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10142}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e0629a1c623acc595acbd4cf1393036}{10142}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10143}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26fa68d128f2280629c8b9aa1038d022}{10143}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10144}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80bb6b060ccabb7753bce2f61476ea57}{10144}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10145}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52ce8904c3deb2ee9f7c4ccf24338ffb}{10145}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10146}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07e87708bb327ab41e6cff6bb43e43d8}{10146}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10147}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac718e5c6fb75090420d1e3954bfc3d72}{10147}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10148}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga316d929df7efccd0f815165d6b820064}{10148}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10149}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da2d2d53d17cae7254e119dfc7ffd6a}{10149}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10150}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2db1f62185d8f2baaa12824b0e88681}{10150}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10151}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a015c9e7e6ee4a79a7569d6e0bb3019}{10151}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10152}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac73451cb8ad62de1972a8e1bee934cf6}{10152}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10153}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d4acf2bdbddacd9685a8a06575d371e}{10153}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10154}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06359bf275dd6005dc0cfb3d920925af}{10154}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10155}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7d5e16a8a20e7ef4863617e5683f5cc}{10155}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10156}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacb3a00bc63c19c794fb7ef4205c9ff8}{10156}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10157}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga803390303f6c30099e913aeed3ae9c70}{10157}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10158}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23a76eaa28fa24f4a26689f190f8b469}{10158}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10159}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga460fdf42d752a57ded9376a5eaf11b21}{10159}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10160}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a1bf488eda612a1dd204a392e17f806}{10160}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10161}10161\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10162}10162\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_C2APB1FZR1\ register\ \ ***********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10163}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d221f0ab065f1443a68155f78dcf28a}{10163}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_TIM2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10164}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7550f3f4591ca50da28411a97c0667b}{10164}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_TIM2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR1\_DBG\_TIM2\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10165}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9845170d2032c739fad0ac0424e8450}{10165}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_TIM2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR1\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10166}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1abfdc4679697704aea4fa88f820dea6}{10166}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10167}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2087b0e7c0179bdb67f34d09e1c08d99}{10167}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR1\_DBG\_RTC\_STOP\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10168}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8694bf0305d218711bc71bacb2a57e93}{10168}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR1\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10169}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4ab29704e8ec54e913684c906db6a6b}{10169}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10170}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6f530e9606c1ee26e58abc0d27eb194}{10170}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR1\_DBG\_IWDG\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10171}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga856e2038041c0001135f541a3b6b3580}{10171}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR1\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10172}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef4bf2d115602eddce9c0a770f216042}{10172}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10173}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga72a413069519289791260851d0b2506e}{10173}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR1\_DBG\_I2C1\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10174}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e4fb72fa4a59f5632559e415408ad74}{10174}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR1\_DBG\_I2C1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10175}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa26cb19f994618b788cfe714b2d0b943}{10175}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10176}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02ea4af5b2020186942b2dfb3a89aff3}{10176}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR1\_DBG\_I2C2\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10177}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5eb20a15a2857f15dbd35cd9e75bdb8}{10177}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR1\_DBG\_I2C2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10178}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3822320533b7eacfad6de3c5dee7912}{10178}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C3\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10179}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ce6bacc08a962708be056bcc956bebb}{10179}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C3\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR1\_DBG\_I2C3\_STOP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10180}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c4ddb5790abbcad77806a244d9f601e}{10180}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_I2C3\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR1\_DBG\_I2C3\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10181}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d88087979c6c61ee0ee53dc42077745}{10181}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10182}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe2b74e12d8b2740aa4b064f83752898}{10182}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10183}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94c195dda56154f4f99ab8fc87a6f33f}{10183}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR1\_DBG\_LPTIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10184}10184\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10185}10185\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB1FZR2\ register\ \ ***********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10186}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f1dbf1d6cabb0b46d68be6a28c2f14a}{10186}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10187}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6fbf7cdc7570d60422665a8b053f871}{10187}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10188}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a0e8fd3de4a817b09e0053665b10524}{10188}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10189}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga622772a2ab1642da8416dc376040b1d9}{10189}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_LPTIM3\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10190}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdf64db2a288064748262a7528bbdcab}{10190}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_LPTIM3\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR2\_DBG\_LPTIM3\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10191}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabaa1f4745480fd3a3190b420fdc2c52}{10191}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR2\_DBG\_LPTIM3\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR2\_DBG\_LPTIM3\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10192}10192\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10193}10193\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_C2APB1FZR2\ register\ \ ***********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10194}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289c810741f26ce305d88e13f85429eb}{10194}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10195}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3772d1dd985a4cd63eee39e8dd0ff929}{10195}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM2\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10196}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaabf3a2b3035bef8e13345bc9d551b5c5}{10196}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10197}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dcb38e8e7c126bb314ff5a4e5811759}{10197}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM3\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10198}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c4da0f1e80d79cae413f29a1a2fe81}{10198}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM3\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM3\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10199}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22e2ab62415bd8b45bed6d0b9cb19a2e}{10199}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM3\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB1FZR2\_DBG\_LPTIM3\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10200}10200\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10201}10201\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB2FZR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10202}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae65c3848bb73c8fe97bb85ec7d3c5609}{10202}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10203}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e5b6fbc6bba37b2978143a95f1faadc}{10203}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZR\_DBG\_TIM1\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10204}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07fc826c4aefc00b8107d8820b5601d2}{10204}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZR\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10205}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae37c7f8b4c14d1ec717c35feb68d72bc}{10205}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM16\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10206}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3103a7fb371d0ecb0a6025a5e0daf5e8}{10206}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM16\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZR\_DBG\_TIM16\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10207}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1991071c4a4bb3985f5262d658d96e81}{10207}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM16\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZR\_DBG\_TIM16\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10208}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3d01a7292797ec2afde1f09fd91ba2f}{10208}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM17\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10209}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb567e3c17d2b7b4eea7ccb6e92bb53e}{10209}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM17\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZR\_DBG\_TIM17\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10210}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8dc908ffc5b880da8d4eccad693f69d7}{10210}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZR\_DBG\_TIM17\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZR\_DBG\_TIM17\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10211}10211\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10212}10212\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_C2APB2FZR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10213}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbf8e5a32154301cdab1020a3f62e4dd}{10213}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10214}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa6e9d5134218f580cc1cf4f6e019aa88}{10214}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB2FZR\_DBG\_TIM1\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10215}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3957f6f8ed47d5efe87afa24b6ad79a9}{10215}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB2FZR\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10216}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc7ce4b33ded97a9fb8788f309beb0ab}{10216}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM16\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10217}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b7a6774fd89a5150efb2746f1d7de2e}{10217}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM16\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB2FZR\_DBG\_TIM16\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10218}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa69eeac058823d52d52e7c924f756a78}{10218}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM16\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB2FZR\_DBG\_TIM16\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10219}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1706a646d2f6c78127b5dbf3dd235f34}{10219}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM17\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10220}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf96c8f640c6dbcff5eb738ce3de84cdb}{10220}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM17\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_C2APB2FZR\_DBG\_TIM17\_STOP\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10221}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f9df991c5a51a67cdd4c48860d0a400}{10221}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_C2APB2FZR\_DBG\_TIM17\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_C2APB2FZR\_DBG\_TIM17\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10222}10222\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10223}10223\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10224}10224\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10225}10225\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10226}10226\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10227}10227\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10228}10228\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10229}10229\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10230}10230\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10231}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdca91d88f73215ab00bc9a84938584}{10231}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10232}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab39f58b244f6d1eb12be39b714e434e5}{10232}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10233}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{10233}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10234}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{10234}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10235}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab930af301c357d666089faef3fe38982}{10235}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10236}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{10236}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10237}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa68d9cdf8e673e01035272fa228ab239}{10237}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10238}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86b7788d2996e1a0b729c23f6c01df18}{10238}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_URS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10239}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b}{10239}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10240}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2cae3644294078a1a12ac19f86ece98e}{10240}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10241}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{10241}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_OPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10242}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29}{10242}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10243}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga161776b682c51f69581800125bf89a48}{10243}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10244}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad5f92c5c62905feea73880ccbf6836aa}{10244}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10245}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{10245}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10247}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{10247}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10248}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee4916455eb6d08d131dd9ae5b8013ee}{10248}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10249}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1}{10249}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10250}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83ca6f7810aba73dc8c12f22092d97a2}{10250}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10251}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{10251}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10253}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga517317561e18e823ac75a35ae05b2c29}{10253}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10254}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{10254}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_ARPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10255}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{10255}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10257}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee3940e6580a2f924894f6f2f80ca856}{10257}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10258}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0894ca61f67f8ce59882c5a9645f68bd}{10258}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10259}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{10259}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10260}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga458d536d82aa3db7d227b0f00b36808f}{10260}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10261}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{10261}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10263}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf464343e7584974eb24dd05fadeb3edc}{10263}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10264}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa09b833467a8a80aea28716d5807c5d7}{10264}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UIFREMAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10265}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0c8b29f2a8d1426cf31270643d811c7}{10265}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10267}10267\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10268}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a631cdfa58f91c731b709e27ee6d0d}{10268}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10269}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ccf78eb52ea83a81ed28e4815860df9}{10269}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10270}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{10270}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10271}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga944661589a5e77ab328c5df5569d967a}{10271}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10272}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac9908b05b59b90ba3e42124e7ad4347}{10272}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10273}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{10273}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10274}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga159a232ac14d50dc779712b5917e2ab5}{10274}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10275}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{10275}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10276}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade656832d3ec303a2a7a422638dd560e}{10276}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10278}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e8f8be33b5a8e48b67524b93e521a91}{10278}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10279}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{10279}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10280}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{10280}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10281}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3e55308e84106d6501201e66bd46ab6}{10281}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10282}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{10282}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10283}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{10283}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10285}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga493bce1bb3c1243de9e4a9069c261e54}{10285}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10286}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{10286}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_TI1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10287}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{10287}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10288}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5a3877d7270c1ddf25da016cc40ed21}{10288}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10289}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a08d73020c32fdaa4cc403f234792b1}{10289}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10290}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{10290}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10291}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga820e5a3fe5cf4265bc144c8bd697d839}{10291}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10292}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga146f505a2802837aa5799069416206bc}{10292}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10293}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae61f8d54923999fffb6db381e81f2b69}{10293}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10294}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7e01ac6a03a0903067f24c11540e2f0}{10294}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10295}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{10295}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10296}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61467648a433bd887683b9a4760021fa}{10296}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10297}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60d70395acf83574da7c53ca126bdd4d}{10297}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10298}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga831140b7e39cda6b158041797be1ed37}{10298}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10299}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769146db660b832f3ef26f892b567bd4}{10299}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10300}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf56da9ea6f82692b87573a45abab7447}{10300}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10301}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4d5376e0d45eef0125cf133db5a7189a}{10301}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10302}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad974d7c91edf6f1bd47e892b3b6f7565}{10302}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10303}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0849600336151b9eb3a0b405913bdd96}{10303}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10304}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{10304}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10305}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{10305}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10306}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab672f9b97f3346360d6d740328a780f7}{10306}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10307}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8644bc052bc6251ddf877b79a2ef6f48}{10307}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10308}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad644f2f4b26e46587abedc8d3164e56e}{10308}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10309}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga556f8a9d183deacc7abfe7233e6f55df}{10309}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10310}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f3b0a193707e2d7ba1421a526a531e2}{10310}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10311}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8c885772c50b24cbef001463b4d6d618}{10311}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10312}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga306dee1554fc8797ff3ce61ccbfd8b2f}{10312}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10313}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47b38c4fd500502e9489ef59908d5633}{10313}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10314}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf1e1eb07347f77426b72990438c934}{10314}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10316}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{10316}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10317}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f56183c230729b98063b3f3876bad47}{10317}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10318}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae199132077792fb8efa01b87edd1c033}{10318}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10319}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07efe60d8d7305b78085233ddaecb990}{10319}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10320}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0248e35956d0d22ac66dcd67aab317c5}{10320}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10321}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa49670c71a446e5201994716b08b1527}{10321}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10322}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3503937610adbf78153c1fcfa4bcd6ea}{10322}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10324}10324\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_SMCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10325}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{10325}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10326}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34db507d082a38eb597b9a27bb659ace}{10326}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x10007UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10327}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{10327}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10328}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d1ebece401aeb12abd466d2eafa78b2}{10328}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10329}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa980a3121ab6cda5a4a42b959da8421e}{10329}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10330}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63847fc3c71f582403e6301b1229c3ed}{10330}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10331}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf87a33432788ed16b0582056d03bc29}{10331}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10333}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaea721a2c84d19eb7ccb3a75b4262f5e7}{10333}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10334}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5453c5f4636105b0f1a6820dd57105}{10334}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_OCCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10335}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{10335}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10337}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcaa765c40260187fc144e9e8138cc4b}{10337}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10338}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2aa1e898f53a002c3bddaa336e8888b1}{10338}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x30007UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10339}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8680e719bca2b672d850504220ae51fc}{10339}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10340}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{10340}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10341}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb82212fcc89166a43ff97542da9182d}{10341}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10342}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{10342}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10343}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6abf2e23327e612d1363e664bf1e1221}{10343}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10344}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccf33c88c2d65cf2bcf20dbf80f4ea60}{10344}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10346}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga904f429175a5ab1cfb78af1487d8b187}{10346}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10347}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafba3fb13f79aeb124c0f496bef33e4b2}{10347}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_MSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10348}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{10348}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10350}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{10350}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10351}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga423e64cbb40275055b1b92a6d3ab0a12}{10351}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10352}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{10352}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10353}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{10353}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10354}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{10354}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10355}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb5528381fb64ffbcc719de478391ae2}{10355}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10356}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6082700946fc61a6f9d6209e258fcc14}{10356}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10358}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0f059d7026ed8c8b644ec62d416323b}{10358}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10359}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab319df2e386dc55f421f20a7f4c8a5d4}{10359}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10360}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ebb9e631876435e276211d88e797386}{10360}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10361}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00b43cd09557a69ed10471ed76b228d8}{10361}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10362}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf12f04862dbc92ca238d1518b27b16b}{10362}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10364}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{10364}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10365}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{10365}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ECE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10366}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{10366}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10367}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gada5b5864ba9fe393be0bcd168e3cf439}{10367}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10368}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77f8984e6ac3422454b0a586a2b973e3}{10368}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10369}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{10369}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10371}10371\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DIER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10372}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga177019595c3a462255e7ea4a64cde2a6}{10372}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10373}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab47c8f36981860ff345f922f6ba02662}{10373}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10374}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{10374}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10375}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca1de767246ce92802bca84ae436364}{10375}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10376}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{10376}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10377}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{10377}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10378}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5dcc06e124f3980a1d8a949787acc90}{10378}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10379}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{10379}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10380}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{10380}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10381}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3a26f9fd83be5be909cdbbf59fb138d}{10381}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10382}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78bd5f90a0f2d2d34132ef5568e18779}{10382}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10383}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{10383}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10384}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98032297756f6e341f92fa243278e98}{10384}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10385}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b5230621c6d2f44c44ff672a07ffaf}{10385}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10386}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{10386}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10387}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f87983f6cb8450b975286079c19ff29}{10387}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10388}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe9af339214666b3251fff9598277b1f}{10388}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10389}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{10389}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10390}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa348f21e19ac18be00577cc2844941d6}{10390}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10391}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadf3e781c907ca4774fae5c089e445f5a}{10391}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10392}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{10392}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10393}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68f1acf20b177e729494b03d389fc879}{10393}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10394}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad054244795a6fcd3bc1ff35e4c651982}{10394}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_BIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10395}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{10395}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10396}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5078f4d6a9f542a502194cd1499f90a3}{10396}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10397}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66544291fb58960e9f4018509a4dee09}{10397}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10398}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{10398}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10399}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{10399}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10400}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40247fa7b772b644df2754b599e71e22}{10400}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10401}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{10401}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10402}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga567e807487bdcf4d7db0c50c02154420}{10402}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10403}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74a3a6d017bcc45df793e9b1d19c013d}{10403}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10404}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{10404}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10405}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e08651981fedc16b1ed9925c4f84373}{10405}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10406}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{10406}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10407}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{10407}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10408}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{10408}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10409}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{10409}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10410}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{10410}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10411}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{10411}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10412}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{10412}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10413}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{10413}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10414}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1014527f96f63edc7dfa3b79297557}{10414}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10415}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbd5aee3b64fd928be288ae86b4fa020}{10415}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10416}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{10416}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10418}10418\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ TIM\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10419}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga558df2cd4bfe780f9381149b4e0eab19}{10419}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10420}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a713154f9408c97cd7b193f23affab2}{10420}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_UIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10421}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{10421}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10422}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61c518804171ea0813d7dd5702adde4c}{10422}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10423}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ce1be8a563567338d87977ddc0aa2c5}{10423}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10424}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{10424}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10425}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef088105198e8850e542fc8e0fd362ae}{10425}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10426}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac970c8ac8779185ba8f313e280c40902}{10426}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10427}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{10427}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10428}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{10428}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10429}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{10429}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10430}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{10430}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10431}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f5a114b99523c3f6766951ab28026f9}{10431}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10432}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62087fa2c5fa8166d6b4be7e32c60442}{10432}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10433}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{10433}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10434}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa44f0ec2b4134ef80ce28d7a878772af}{10434}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10435}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{10435}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_COMIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10436}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{10436}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10437}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc65e5e222f7625dda796d36e0c0d563}{10437}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10438}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad9bed9cae745d41a987675821b202a}{10438}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10439}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{10439}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10440}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{10440}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10441}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga778093c3983d94f88d6da49de96c9826}{10441}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_BIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10442}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{10442}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10443}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38f9773dcf1820ffbf5223529b607c7b}{10443}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10444}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad64da46f96903b3c765a23c742523ceb}{10444}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_B2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10445}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0c136d9338baf71a64ff650b385645}{10445}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10446}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{10446}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10447}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae38020b672e525cf31f3a21a01ee680f}{10447}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10448}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{10448}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10449}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0188211bdf0406c2712d92e7d644c3}{10449}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10450}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga772886dce929789865cf7053728488d4}{10450}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10451}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{10451}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10452}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga131fff23ae52a9ae98267f06f35b9abb}{10452}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10453}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36d466016b806136b3e0251363e7e38d}{10453}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10454}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{10454}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10455}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa692368f903e95550c110a8cdbece996}{10455}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10456}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga36421d430d4fd0d34d02444b5da804b5}{10456}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10457}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{10457}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10458}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c7c1fa324513963663efc33746d2824}{10458}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10459}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{10459}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_SBIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10460}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c84655ac31844ff644f796ef638e06}{10460}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10461}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8534da998a3c083d65ffb2faae4e99fe}{10461}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10462}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{10462}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC5IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10463}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2167773377ba03c863cc49342c67789f}{10463}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10464}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga384924af9f6b51bc3009bfd1b1f698e0}{10464}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10465}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{10465}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC6IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10466}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16e2f81b0c4fe28e323f3302c2240db}{10466}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10469}10469\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_EGR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10470}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71cd5b80d699afa003cb407a74dc0593}{10470}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10471}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ff315da1492025d608eb2c71e1e4462}{10471}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_UG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10472}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16f52a8e9aad153223405b965566ae91}{10472}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10473}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee06d20dfa5d132d221a28193dedd211}{10473}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10474}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{10474}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC1G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10475}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1318609761df5de5213e9e75b5aa6a}{10475}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10476}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49003c85e8c92b159faee96d1c6a8cea}{10476}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10477}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacfa4c983163836490441a78e7bf89b67}{10477}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10478}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5423de00e86aeb8a4657a509af485055}{10478}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10479}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8006ffc22a9a37d21364e8023d7eb145}{10479}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10480}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab73c2e5ea59b860e342d2ea5f99ff672}{10480}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC3G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10481}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga064d2030abccc099ded418fd81d6aa07}{10481}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10482}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49b4e300af06da863900ba29d894eb26}{10482}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10483}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ae87478438e43366db04ac05db1db0e}{10483}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC4G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10484}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{10484}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10485}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{10485}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10486}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab04646da2ee78ff6e2d4c483c8050d20}{10486}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_COMG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10487}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb06f8bb364307695c7d6a028391de7b}{10487}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10488}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad68094deb44a74ef649c243ec840b9a2}{10488}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10489}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb01f674152f674c87c21b6147963d5}{10489}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_TG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10490}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eabface433d6adaa2dee3df49852585}{10490}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10491}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga068531a673c44015bef074e6c926ce77}{10491}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10492}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3cbac05839c59f31bd13664890685941}{10492}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_BG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10493}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08c5635a0ac0ce5618485319a4fa0f18}{10493}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10494}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bd90bade3c3486602bcad1cfc58d5ed}{10494}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10495}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{10495}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_B2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10496}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42a7335ccbf7565d45b3efd51c213af2}{10496}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10498}10498\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10499}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8824b80350897e1b65c1b98f1b7e9469}{10499}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10500}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae45972a14def2a4e25e20a688e535b80}{10500}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10501}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{10501}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10502}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e4968b5500d58d1aebce888da31eb5d}{10502}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10503}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga299207b757f31c9c02471ab5f4f59dbe}{10503}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10505}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{10505}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10506}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae9383afb4e7ea68c9254f69461ec626}{10506}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10507}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{10507}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10508}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{10508}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10509}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ad2b511f62760051b61edc1d666b02}{10509}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10510}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{10510}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10512}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4e6a8f6b0480f58e9632780bb393c4d}{10512}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10513}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga45e26a7685848c6cd8572038f06ceab1}{10513}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10514}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b}{10514}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10515}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga410a4752a98081bad8ab3f72b28e7c5f}{10515}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10516}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b5f6ec25063483641d6dc065d96d2b5}{10516}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10517}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac024f6b9972b940925ab5786ee38701b}{10517}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10518}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac93dfe7865726bc84363684b9fa01c93}{10518}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10520}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{10520}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10521}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga574f991bc328a80c9b44224e9a74d045}{10521}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10522}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{10522}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10524}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e06c5ff5024706a767be3454512401e}{10524}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10525}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df8354fa71992fddecba93c6309c7f3}{10525}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10526}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{10526}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10527}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{10527}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10528}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{10528}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10530}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab7240668687c24e88a8738b3a84be511}{10530}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10531}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{10531}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10532}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{10532}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10533}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819513a7183766b4427cddfb08413eb7}{10533}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10534}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga664936de978a62b290fe7da4c2b1c395}{10534}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10535}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabddbf508732039730125ab3e87e9d370}{10535}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10537}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae31265c2d3adef5873acc64f2f0045a1}{10537}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10538}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7082e88c67576a8ce483e0534b0ae8cb}{10538}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10539}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2326bafe64ba2ebdde908d66219eaa6f}{10539}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10540}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadbb68b91da16ffd509a6c7a2a397083c}{10540}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10541}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedb673b7e2c016191579de704eb842e4}{10541}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10542}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad039a41e5fe97ddf904a0f9f95eb539e}{10542}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10543}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4afde805ac7d80768b0e8a94133cc108}{10543}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10545}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e30d09989e2a51517b5962e63baf1dd}{10545}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10546}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c788cd4e4e8549585b21e050bf91de5}{10546}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10547}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{10547}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10549}10549\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10550}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga84059edcc2ee8d02b8bc6757b667b47a}{10550}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10551}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{10551}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10552}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{10552}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10553}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05673358a44aeaa56daefca67341b29d}{10553}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10554}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf42b75da9b2f127dca98b6ca616f7add}{10554}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10556}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{10556}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10557}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8750e792254e281c4999de3fbf9e13}{10557}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10558}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{10558}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10559}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7dde4afee556d2d8d22885f191da65a6}{10559}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10560}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga201491465e6864088210bccb8491be84}{10560}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10561}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabaa55ab1e0109b055cabef579c32d67b}{10561}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10562}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga23da95530eb6d6451c7c9e451a580f42}{10562}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10564}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5eb62126e13b62bf9ed83bcb358532b3}{10564}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10565}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa7570c3a71156c52b0d95b4199f5d3e}{10565}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10566}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{10566}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10567}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{10567}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10568}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae861d74943f3c045421f9fdc8b966841}{10568}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10570}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed5a16f773b95122caa60dbdd5b22964}{10570}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10571}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b1456053707716ae50feded2a118887}{10571}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10572}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b942752d686c23323880ff576e7dffb}{10572}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10573}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d75acd7072f28844074702683d8493f}{10573}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10574}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{10574}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10575}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga932148c784f5cbee4dfcafcbadaf0107}{10575}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10576}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafece48b6f595ef9717d523fa23cea1e8}{10576}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10578}10578\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10579}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab00cf673f46bb5a112370ff94d5495b}{10579}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10580}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac236d456c1635745129611f040e50392}{10580}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10581}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eabcc7e322b02c9c406b3ff70308260}{10581}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10582}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{10582}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10583}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4bed6648aad6e8d16196246b355452dc}{10583}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10585}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3fada082e0cea460d9722f5dca1fe1a8}{10585}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10586}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef7fdd716098d6370d1fbef9ec6de226}{10586}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10587}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6d8d2847058747ce23a648668ce4dba}{10587}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10588}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{10588}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10589}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga340c7064a44bc7478982f5ef7a7655f9}{10589}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10590}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga276fd2250d2b085b73ef51cb4c099d24}{10590}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10592}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc968db76163687538732d31cf4d4d91}{10592}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10593}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{10593}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10594}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52095cae524adb237339bfee92e8168a}{10594}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10595}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga899b26ffa9c5f30f143306b8598a537f}{10595}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10596}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91476ae2cc3449facafcad82569e14f8}{10596}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10597}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20394da7afcada6c3fc455b05004cff5}{10597}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10598}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa715c5b88b33870f6f8763f6df5dab4e}{10598}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10600}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga03695b16c15f57bd329b050603e11ff6}{10600}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10601}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga040e81b609666fec1f0476346bb8b942}{10601}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10602}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4209d414df704ce96c54abb2ea2df66a}{10602}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10604}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{10604}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10605}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66957133f2ac46cacb14834a6ad46b9b}{10605}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10606}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga294e216b50edd1c2f891143e1f971048}{10606}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10607}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{10607}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10608}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6386ec77a3a451954325a1512d44f893}{10608}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10610}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69ec4d183286e02653876ead0a835a09}{10610}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10611}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{10611}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10612}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70dc197250c2699d470aea1a7a42ad57}{10612}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10613}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf1271844d8091a2494487cd082a585ca}{10613}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10614}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28c07cee007c349ef4ba4a954b341ff4}{10614}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10615}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3e951cd3f6593e321cf79b662a1deaaa}{10615}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10617}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{10617}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10618}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ffb46fed2d65aab83a895d8f791f84f}{10618}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10619}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{10619}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10620}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad866f52cce9ce32e3c0d181007b82de5}{10620}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10621}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafd97b1c86dd4953f3382fea317d165af}{10621}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10622}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{10622}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10623}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae00088921276b0185b802397e30e45f6}{10623}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10625}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{10625}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10626}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a3897ea2b9197cbc75507df645faefc}{10626}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10627}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1447dfe94bdd234382bb1f43307ea5c3}{10627}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10629}10629\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10630}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae531e77cc77a9a76a0f32074ad371cf2}{10630}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10631}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabec127dfbd39286e7467a88e42b0e2a2}{10631}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10632}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc3d11f2e968752bc9ec7131c986c3a6}{10632}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10633}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga588513395cbf8be6f4749c140fbf811c}{10633}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10634}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd27b9bdcc161c90dc1712074a66f29d}{10634}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10636}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{10636}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10637}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac13900fc61a22d5b43f579e5854fa2c}{10637}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10638}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad218af6bd1de72891e1b85d582b766cd}{10638}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10639}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31d5450ebc9ac6ea833a2b341ceea061}{10639}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10640}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26f92a3f831685d6df7ab69e68181849}{10640}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10641}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{10641}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10642}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9696c3da027f2b292d077f1ab4cdd14b}{10642}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10644}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1df596e58e5b71467be3d85988fb302f}{10644}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10645}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga289328a0304739b4459fa74978be5aa4}{10645}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10646}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{10646}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10647}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80f7d206409bc551eab06819e17451e4}{10647}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10648}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6690f5e98e02addd5e75643767c6d66}{10648}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10650}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafdce62241567cc540d3b7ce61084c1e2}{10650}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10651}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9f59cf5cc82d482d733a365cc7d887c}{10651}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10652}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad51653fd06a591294d432385e794a19e}{10652}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10653}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{10653}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10654}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac4dcc1562c0c017493e4ee6b32354e85}{10654}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10655}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b96de7db8b71ac7e414f247b871a53c}{10655}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10656}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25d0f55e5b751f2caed6a943f5682a09}{10656}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10658}10658\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10659}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga32822f2cd21a18c96f7e29c0b49c9521}{10659}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10660}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41440b5b66b657da3b56d964d5c98e6b}{10660}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10661}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1bfc494938e6bc6cecf58fe5200956a}{10661}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10662}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab8797e16e9a271f511855e2d78cf32e2}{10662}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10663}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc9d1be96a903e2317f0fc926e74f2e0}{10663}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10664}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2efaf0e7c00e772ba4662978f4793666}{10664}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10666}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc55654cfbb3416e4207046c90c2a718}{10666}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10667}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{10667}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10668}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9288ac5e548cd27131a8178dbb439148}{10668}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10669}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{10669}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10670}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafba30d9baa5e308b080bc7c0bc20b388}{10670}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10671}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc049a5a0b8a82af4416e64229e5a478}{10671}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10672}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf78cb1c998cc7cf37399aa471e338ab0}{10672}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10674}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac33a60e86a6796eafd5562dec9814263}{10674}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10675}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a806bf0c14b4a19f160feb99409e41a}{10675}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10676}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9317192d013659f6d1708faeeda26922}{10676}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10678}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga278195e7652134e746fbaddc08b82ff9}{10678}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10679}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{10679}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10680}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0edb08af3da878d46153477508fbbbf8}{10680}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10681}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadad2b24b8d25496f8a06717b73a73c29}{10681}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10682}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1634df85bbd21e3be7b5d09164d961}{10682}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10683}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga421f1263c2900e4c952424d5cb062476}{10683}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10685}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga466e3ed64b59a46aef001bb7915e1366}{10685}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10686}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7cf8ce57a967a976fa5a23029743d3cf}{10686}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10687}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41403a6becee1f75d12757fb922559cb}{10687}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10688}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{10688}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10689}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga918d4cefba958f09580585eb55e0c253}{10689}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10690}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7faa4f85b1118969ec7f596ed986cb56}{10690}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10691}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaff0202c101a1709dbf736a349995e7d1}{10691}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10693}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0998bdd67b7778deb48cc0d063ba574d}{10693}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10694}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab43e090b350a0cf1c09071d94970f5f9}{10694}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10695}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d91bdb4d4c027143628767929f996b9}{10695}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10697}10697\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10698}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6da61acdf3f1662c2a522820260f0ca1}{10698}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10699}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga871be5249ffb7666a32f4e2e60e50a8c}{10699}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10700}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{10700}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10701}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15c77329fadbcb3c84bde50fca4531fb}{10701}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10702}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3006ecce72e486321261536ae385732f}{10702}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10703}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{10703}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10704}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac27744605da2a44ce88bcd692a6dd639}{10704}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10705}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f84300589fc23c7ad7c688b77adffd6}{10705}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10706}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga813056b3f90a13c4432aeba55f28957e}{10706}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10707}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17cab7ddc6363d68c881d424dc2f95b3}{10707}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10708}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22ca6b2d577776a67d48e9a7e1863700}{10708}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10709}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{10709}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10710}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a7e6fef34c0f02a97140620a2429b84}{10710}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10711}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91010bed31fbd01d7013fe9be759b215}{10711}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10712}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76392a4d63674cd0db0a55762458f16c}{10712}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10713}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab6eed48ffae9d0a886c124b2993b8a9f}{10713}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10714}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95f10f70479dce9444a304a58dfa52e1}{10714}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10715}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3136c6e776c6066509d298b6a9b34912}{10715}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10716}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{10716}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10717}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga395e49f88082d5e2144801c98047e03b}{10717}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10718}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a784649120eddec31998f34323d4156}{10718}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10719}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{10719}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10720}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1b294ed91060a15ee77651cd8e688e70}{10720}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10721}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de559d8b16b16f3934fddd2aa969f}{10721}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10722}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaee67670829d7a6333cae4b5eada7899}{10722}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10723}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{10723}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10724}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1da114e666b61f09cf25f50cdaa7f81f}{10724}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10725}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab92731a4de3cb45962bfc34f3986a3bb}{10725}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10726}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga647aadf30c1f4c7850a025bce9e264a6}{10726}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10727}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{10727}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10728}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{10728}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10729}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{10729}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10730}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad46cce61d3bd83b64257ba75e54ee1aa}{10730}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10731}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc4768173a56472e6f19ca49bb229e6a}{10731}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10732}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga013c6bc2ba905dea2713cdef67f39c6f}{10732}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10733}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4029686d3307111d3f9f4400e29e4521}{10733}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10734}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8e4f1890df26547229ce711eed7a30c3}{10734}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10735}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae8f00da3ce9a145e9c7c0ece18706d05}{10735}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10736}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga940b041ab5975311f42f26d314a4b621}{10736}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10737}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0b16bb9029a386a09ca24796a74f7fa8}{10737}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10738}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22962f81c9abfc88ae30f50b5592d3a7}{10738}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10739}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{10739}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10740}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga451b690ca839a363b6b911bcacafffb4}{10740}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10741}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e263b29e870a454c029f4a825f4f50e}{10741}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10742}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b88bff3f38cec0617ce66fa5aef260}{10742}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10743}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb96234a35d5c12b13cc5b84a95145fc}{10743}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10744}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{10744}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10745}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0ee3a244dfa78f27f9e248f142defd0}{10745}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10746}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga136a467d3f0e5bb516adaee089516802}{10746}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10747}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fb78c4138706b523ac3a879782702c7}{10747}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10748}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{10748}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10749}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8d24bc5620b196c6255c2209a29164a5}{10749}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10750}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ef4ea79463170df9a037e2582631e03}{10750}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10751}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga325a9db5038e4031b332099f9a0c990d}{10751}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10752}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6e4e03148897b4f8d664b77cb11f3a66}{10752}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10753}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50ce2c07d9587bf60ca858a9d14b555c}{10753}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10754}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80cc5355d63f2bcf28a31921e2a165e7}{10754}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10756}10756\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CNT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10757}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf110ca46cc8cf7b55f63cafa563073b2}{10757}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10758}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac54bb0107f222981fe8c8416af521fd0}{10758}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10759}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{10759}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10760}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0736a57db06ead26456234444a8a74ba}{10760}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10761}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31400d488e545a45eba6e90e0958c069}{10761}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CNT\_UIFCPY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10762}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{10762}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10764}10764\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_PSC\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10765}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac11163ae1ef14d3e7a1f047c40a501f4}{10765}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10766}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacff3a421342fafac2e25421084bd85df}{10766}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_PSC\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10767}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaefb85e4000ddab0ada67c5964810da35}{10767}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10769}10769\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ARR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10770}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{10770}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10771}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga166174bde137aa84aec495eef6907ed3}{10771}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10772}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gace50256fdecc38f641050a4a3266e4d9}{10772}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10774}10774\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_RCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10775}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab062a3ee5ed93cef0fd1de937719fe5c}{10775}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10776}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06e8380ec8ac6138f401fa53833978fc}{10776}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10777}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadcef8f28580e36cdfda3be1f7561afc7}{10777}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10779}10779\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10780}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815f704b96c35f8f2b4a9160913e36f6}{10780}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10781}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1052d30a540b5332d39cc9e1e23587bb}{10781}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CCR1\_CCR1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10782}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac927cc11eff415210dcf94657d8dfbe0}{10782}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10784}10784\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10785}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{10785}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10786}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab4ef3300e4399d1b036c2e28061d9dd1}{10786}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CCR2\_CCR2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10787}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{10787}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10789}10789\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10790}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga69a2438c905cf2e7f0c15b06090be697}{10790}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10791}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3983e861f1f4418bf3df69d263550024}{10791}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CCR3\_CCR3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10792}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e85064d37d387851e95c5c1f35315a1}{10792}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10794}10794\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10795}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga812691bb8cabc5eef6093926c6afb0fa}{10795}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10796}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e2e10599fa35e837f604584c742551f}{10796}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CCR4\_CCR4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10797}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15c9dd67a6701b5498926ae536773eca}{10797}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10799}10799\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR5\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10800}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga913b286e9b9adc82f44b5792aed666cb}{10800}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10801}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{10801}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR5\_CCR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10802}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57a4e24f3276f4c908874940657dc7e7}{10802}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10803}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf5c3fcf05bbe2b2c3d92af39f0e2615}{10803}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10804}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e7707fe708a5d704159008c77655f7b}{10804}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10805}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{10805}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10806}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2dccb0aa764e1d8a39876ab07e09a74d}{10806}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10807}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{10807}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10808}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b51c31aab6f353303cffb10593a027}{10808}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10809}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9d34a39b754ea3f0ffb75030a0b66d8}{10809}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10810}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ea9e79e0528eefb3b45918774246531}{10810}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10811}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{10811}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10813}10813\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR6\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10814}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fe6722765cf52f67b80cd3f59f1494f}{10814}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10815}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf3f84efc6a97c06036734752c90b890}{10815}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR6\_CCR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10816}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac811f82d51257abd39a3ade0b7e2d990}{10816}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10818}10818\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_BDTR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10819}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{10819}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10820}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c52bd0a743ce97111f4f7210f4f0875}{10820}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10821}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{10821}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10822}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{10822}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10823}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{10823}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10824}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f06a132eba960bd6cc972e3580d537c}{10824}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10825}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7868643a65285fc7132f040c8950f43}{10825}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10826}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga503b44e30a5fb77c34630d1faca70213}{10826}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10827}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{10827}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10828}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7d418cbd0db89991522cb6be34a017e}{10828}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10829}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac945c8bcf5567912a88eb2acee53c45b}{10829}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10831}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga71810028fd9aba73ee3b92d59017cb8d}{10831}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10832}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{10832}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10833}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{10833}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10834}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabbd1736c8172e7cd098bb591264b07bf}{10834}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10835}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga756df80ff8c34399435f52dca18e6eee}{10835}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10837}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga508a8d8aea6def7bd3dd689ff5f47312}{10837}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10838}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05ff8c5f843f6587554de55163a0f420}{10838}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10839}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{10839}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10840}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5738bf6a27c598bc93b37db41f1a21c1}{10840}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10841}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga396c60115df4f4f217ae3b2df15d130c}{10841}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10842}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9435f36d53c6be1107e57ab6a82c16e}{10842}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10843}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga27bff46bd1b077d0a152e4600397f98d}{10843}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10844}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2272c6e4c575623c1f46f482cd957415}{10844}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10845}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{10845}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10846}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf42525a0a24fac15595720c1ef01d57a}{10846}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10847}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga101b7d11ccc8db986ee394ec26167130}{10847}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10848}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3247abbbf0d00260be051d176d88020e}{10848}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10849}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{10849}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10850}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9f2a293cb57e4e53908ff3968b44eda}{10850}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_AOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10851}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{10851}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10852}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae1874eb52559400db69885a6dee768c4}{10852}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10853}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaead4c63fdacf9c85e3c997275649aa8e}{10853}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_MOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10854}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{10854}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10856}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a276db9f8f1830064dd5905a73df612}{10856}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10857}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{10857}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10858}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2be17c432a12ce3ec4a79aa380a01b6}{10858}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10859}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{10859}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10860}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5227d19ecfa2559de4271672ed8c3e75}{10860}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BK2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10861}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb338853d60dffd23d45fc67b6649705}{10861}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10863}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecfb172630ebfd6dc86f7634ea8826ff}{10863}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10864}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga910d00d0c755277ce1f85e74cdd2ef93}{10864}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10865}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{10865}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10866}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaecd1378c80f27716d7322e296bf4c90e}{10866}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10867}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1760db2566652821d0c0853b898049}{10867}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10868}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94911ade52aef76f5ad41613f9fc9590}{10868}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10871}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab718d04f3fadaba7c5caf79ca015bbc7}{10871}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10872}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91b6f0983b98efad36bba7aa5868f5df}{10872}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKDSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10873}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed336e59081fe830617f97dcb71678b}{10873}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10874}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9d4229c7b08dd96ff74beea9ce130e5d}{10874}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10875}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga978f2466e3874ec0b0a0eafeb8b05620}{10875}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2DSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10876}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga759883f669298c750d8dbf3d2fd2fab2}{10876}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10878}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaac75725cd45f69c38741ed6954f160e0}{10878}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10879}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{10879}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKBID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10880}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{10880}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10881}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4f021f54538b6e82345ad6c473a45132}{10881}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10882}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga62d72088db15cb4b988545ebadb85bf2}{10882}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2BID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10883}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{10883}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10884}10884\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10885}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a306a1cb19e8538984d63e2728f18c9}{10885}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10886}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{10886}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10887}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf9051ecac123cd89f9d2a835e4cde2e}{10887}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10888}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf610e5fe4bb4b10736242df3b62bba}{10888}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10889}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a0185643c163930e30f0a1cf5fe364e}{10889}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10890}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{10890}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10891}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga105f44ff18cbbd4ff4d60368c9184430}{10891}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10892}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{10892}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10894}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2e78721748388667766590962b29f610}{10894}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10895}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19d5bc5ed6177c1603a35d52918e5068}{10895}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10896}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e197a78484567d4c6093c28265f3eb}{10896}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10897}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga677195c0b4892bb6717564c0528126a9}{10897}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10898}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad427ba987877e491f7a2be60e320dbea}{10898}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10899}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga369926f2a8ca5cf635ded9bb4619189c}{10899}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10900}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f1ec849c41d1abd46c528a4ac378c03}{10900}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10901}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga607d7b87b1b4bf167aabad36f922a8f9}{10901}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10903}10903\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DMAR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10904}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga404a796ef83390218d4aed467f779ca0}{10904}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10905}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{10905}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_DMAR\_DMAB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10906}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{10906}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10908}10908\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_OR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10909}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad87257dfcedb255280386629e5dbf7ba}{10909}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_ETR\_ADC\_RMP\_Pos\ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10910}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga70221eba6c6144d31296bbf19babcf13}{10910}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_ETR\_ADC\_RMP\_Msk\ \ \ (0x3UL\ <<\ TIM1\_OR1\_ETR\_ADC\_RMP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10911}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9d7f7f115772ce0fd4f90662c3a9570}{10911}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_ETR\_ADC\_RMP\ \ \ \ \ \ \ TIM1\_OR1\_ETR\_ADC\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10912}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac17b92b42b255c92a9d082d421e7a7b3}{10912}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_ETR\_ADC\_RMP\_0\ \ \ \ \ (0x1UL\ <<\ TIM1\_OR1\_ETR\_ADC\_RMP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10913}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641546126246186fd9010d1853bc9610}{10913}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_ETR\_ADC\_RMP\_1\ \ \ \ \ (0x2UL\ <<\ TIM1\_OR1\_ETR\_ADC\_RMP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10914}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc84c9b0f4267013069671868a3aa789}{10914}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_TI1\_RMP\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10915}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd117ef11ab350d17d484c834bcfccd6}{10915}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_TI1\_RMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_OR1\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10916}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga001fc39f08ec583f846e9d2c43ccad24}{10916}}\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_TI1\_RMP\ \ \ \ \ \ \ \ \ \ \ TIM1\_OR1\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10918}10918\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM2\_OR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10919}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacf008c42c6af36ed66bed648e2a961ec}{10919}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_TI4\_RMP\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10920}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab5db3d61483676ee0ae0834ae3e3d429}{10920}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_TI4\_RMP\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ TIM2\_OR1\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10921}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaacfeaa3e1e6c9e058134ea3f83dc2c71}{10921}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_TI4\_RMP\ \ \ \ \ \ \ \ \ \ \ TIM2\_OR1\_TI4\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10922}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7588d98b96a166d39ea3af92e1946719}{10922}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_TI4\_RMP\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM2\_OR1\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10923}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4192bd67852ce52f4019a9d73078a9d3}{10923}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_TI4\_RMP\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM2\_OR1\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10924}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58ebd08713d61ddc677b6396071135f8}{10924}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_ETR\_RMP\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10925}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bd06858ad22619a2c800046af42f914}{10925}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_ETR\_RMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM2\_OR1\_ETR\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10926}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6f7b28b776edc9beac571f9b8f6ebe}{10926}}\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_ETR\_RMP\ \ \ \ \ \ \ \ \ \ \ TIM2\_OR1\_ETR\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10928}10928\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM16\_OR1\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10929}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa49f8319b15cd1fd6119f553f37055fd}{10929}}\ \textcolor{preprocessor}{\#define\ TIM16\_OR1\_TI1\_RMP\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10930}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga337d5748f0372b4ad8d1f661cf8b7f96}{10930}}\ \textcolor{preprocessor}{\#define\ TIM16\_OR1\_TI1\_RMP\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM16\_OR1\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10931}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f58a3982e5eb51ad70981e7cd943e02}{10931}}\ \textcolor{preprocessor}{\#define\ TIM16\_OR1\_TI1\_RMP\ \ \ \ \ \ \ \ \ \ TIM16\_OR1\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10932}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7594e3dcaf59a34b5c6fdac1518a425e}{10932}}\ \textcolor{preprocessor}{\#define\ TIM16\_OR1\_TI1\_RMP\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM16\_OR1\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10933}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ec6a97a69d7492a26cc6240d2d9f8f}{10933}}\ \textcolor{preprocessor}{\#define\ TIM16\_OR1\_TI1\_RMP\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM16\_OR1\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10935}10935\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM17\_OR1\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10936}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga11a895e99e7c6690089b3316c37a3db5}{10936}}\ \textcolor{preprocessor}{\#define\ TIM17\_OR1\_TI1\_RMP\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10937}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15dbd578e33acb78fb423bb3561782dd}{10937}}\ \textcolor{preprocessor}{\#define\ TIM17\_OR1\_TI1\_RMP\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM17\_OR1\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10938}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga657be07a1106b5a2efbe304a13675542}{10938}}\ \textcolor{preprocessor}{\#define\ TIM17\_OR1\_TI1\_RMP\ \ \ \ \ \ \ \ \ \ TIM17\_OR1\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10939}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19153e63351a1f8c36766d6f8e6b802c}{10939}}\ \textcolor{preprocessor}{\#define\ TIM17\_OR1\_TI1\_RMP\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM17\_OR1\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10940}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d8646efede31a45aaf957a1f1619e2}{10940}}\ \textcolor{preprocessor}{\#define\ TIM17\_OR1\_TI1\_RMP\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM17\_OR1\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10942}10942\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10943}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7771eb1579de4b3d50b15c54982780fb}{10943}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10944}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59ee0049b8df69119f14139645af6b35}{10944}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10945}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf57bc819e4bbae6a1a797ee450ca47b}{10945}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10946}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b18cf7e72e593b16bc59b0047d15c1f}{10946}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Pos\ \ \ \ \ \ (1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10947}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5471d0e33d3064325df00e364c56a88b}{10947}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10948}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6399c9c24e9b6e1ff6cabd1592143668}{10948}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10949}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga660886139284457742fc193140e0d554}{10949}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Pos\ \ \ \ \ \ (2U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10950}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93fc7d19d888dda408c14a6475e2076f}{10950}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10951}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f736982f07370994aef89395917cea8}{10951}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10952}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d430dca75f094a5c1e84d74c331eb0e}{10952}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Pos\ \ \ \ \ \ \ \ (9U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10953}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63f3e5646d07373a18e2fd4d25a30f50}{10953}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10954}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a36ab915b60400a91c98ee58954b58}{10954}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10955}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38ecfc2021a9fffcc951b6b9314e1e43}{10955}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Pos\ \ \ \ \ \ (10U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10956}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf777667ea69156bf65616087e1739a4}{10956}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10957}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga075fca200013e9d58737dab7e829fdbf}{10957}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10958}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fc5c612dd51b522bac03e047f9eb719}{10958}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Pos\ \ \ \ \ \ (11U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10959}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga619dfd825321a33aa414de0a255cd31e}{10959}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10960}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa4b524885c20bf3e4c796383e2c917}{10960}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10961}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cd30c4209eda646842e0b531c61b09}{10961}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Pos\ \ \ \ \ \ \ (14U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10962}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b8a9f934b4338484cb0260dc2944dba}{10962}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10963}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c1167c4290d2312a3f3500cc514f2f}{10963}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10964}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e5c447a1de2571985f74ca5ee201c56}{10964}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10965}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269809ebc603562522c733f7b518bcc3}{10965}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10966}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga891aa4abfb026ec12d7e78366c57861c}{10966}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10967}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b00c39efe4c62ef0c7391da38f4d93e}{10967}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10969}10969\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM2\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10970}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d289a44425abb75ed0a9ae187c346b8}{10970}}\ \textcolor{preprocessor}{\#define\ TIM2\_AF1\_ETRSEL\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10971}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a5e3914df61c444e837ce4e89100fe7}{10971}}\ \textcolor{preprocessor}{\#define\ TIM2\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ TIM2\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10972}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a0b8ac2f992bbf5c64115e5b819dc1d}{10972}}\ \textcolor{preprocessor}{\#define\ TIM2\_AF1\_ETRSEL\ \ \ \ \ \ \ \ \ \ \ (0x00003C000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10973}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa7a4ed17a8432d8c81e31e32dd87e20}{10973}}\ \textcolor{preprocessor}{\#define\ TIM2\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ (0x000004000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10974}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a1413b9834ebc2b96c8eb27b74b0fdc}{10974}}\ \textcolor{preprocessor}{\#define\ TIM2\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ (0x000008000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10975}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38cf3fbfe20afba58f315ace95c88016}{10975}}\ \textcolor{preprocessor}{\#define\ TIM2\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ (0x000010000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10976}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66c32824ee8a50777728ef23acfebe77}{10976}}\ \textcolor{preprocessor}{\#define\ TIM2\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ (0x000020000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10978}10978\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM16\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10979}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7b40fbbe3ec4ab8621f14774236167e}{10979}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10980}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga47c0e918da26fe0c7aa8aea295a77092}{10980}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10981}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a7ebe720622e8bd73d07251a0ea1cac}{10981}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10982}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cfeb81457bccb212c47fe31114bd12}{10982}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1E\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10983}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76f10d4c78145d36fce97c7a8d63bbb1}{10983}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10984}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeae07798c0803560f9bb68cd46b8b17c}{10984}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10985}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae9dcd4c1e4462b1fe3a76eeb5aa9417f}{10985}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2E\_Pos\ \ \ \ \ (2U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10986}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7ba46c60184be073ff0b48ebfbcbde6c}{10986}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10987}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de48fc94220b3ecaf90c69cee0355ec}{10987}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10988}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf24d405b0fe56f4b0bc43c37d74da8e3}{10988}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINP\_Pos\ \ \ \ \ \ \ (9U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10989}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93b2f7221873b7f16f4cce1d5b88ae5f}{10989}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10990}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee78e932866db35d04019420de0273a2}{10990}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10991}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga60732ae400d1a919cb4d6b6b526f5b63}{10991}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1P\_Pos\ \ \ \ \ (10U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10992}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga398adbe1c2073a55175c5bd7ac21ac0e}{10992}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10993}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55d904cf5739614727b5f60d78a0966c}{10993}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10994}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4e707298e6d24f0a3de20487c292a96}{10994}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2P\_Pos\ \ \ \ \ (11U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10995}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8659dd635e05e0664889cc772f1c8aef}{10995}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM16\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10996}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7fd3d5a610e06136b06167fa6185dc98}{10996}}\ \textcolor{preprocessor}{\#define\ TIM16\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ \ TIM16\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10998}10998\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM17\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l10999}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga02bd0d676d4da812166cce6595f8e907}{10999}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11000}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8a1f0beb5130cfe4582f7ce595d5fff1}{11000}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11001}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga313ac90616ab18fd3679402206b6f1ea}{11001}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11002}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab62d98e27ecd66130faaa68aeb71ab7c}{11002}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1E\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11003}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga504d4a2b93d1a7a963a32086a21a03c6}{11003}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11004}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae26f3e134672eee78e618564e38366c3}{11004}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11005}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a5996bd5cec03dd1589d3a43798de64}{11005}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2E\_Pos\ \ \ \ \ (2U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11006}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8449ff183ec8e71f90ff6b24055a5126}{11006}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11007}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga883878f49409332d61314eb1f593082c}{11007}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11008}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab183f79f3f024c4ae2923883b0e409aa}{11008}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINP\_Pos\ \ \ \ \ \ \ (9U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11009}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga747c4fbe23cceb857d6a9a83ce56f26c}{11009}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11010}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf2db62edd7a2a4203adb6c3994d8121b}{11010}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11011}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50e4c8221fcdfeb5fb0f4ba769eb7508}{11011}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1P\_Pos\ \ \ \ \ (10U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11012}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a347521592ad9753ed4c88385700629}{11012}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11013}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ccdf804a34961897bdfd2acf9cb62d0}{11013}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11014}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e0d0eebf221b5488dcef91e5b5031e7}{11014}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2P\_Pos\ \ \ \ \ (11U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11015}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabecd98ba7c5a3f97285667dda226ad34}{11015}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM17\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11016}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab47fd56b52dd9df06c5baaa001b558dc}{11016}}\ \textcolor{preprocessor}{\#define\ TIM17\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ \ TIM17\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11018}11018\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11019}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76a23192b3501ffbc01e74fafc02f48}{11019}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11020}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga182745436a70d9bdc070c70d617b9397}{11020}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11021}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga17600cf5d71dd85e964f69fd1242f4fc}{11021}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11022}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4ef9c10da74c071debc337fd2d4e93b7}{11022}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Pos\ \ \ \ \ (1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11023}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3088620df5c506be8bddc9c59ea85808}{11023}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11024}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab34af298b16e0ee8725bb15117fcde16}{11024}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11025}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa46d9ca5171473840c8c357e9b44d73f}{11025}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Pos\ \ \ \ \ (2U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11026}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d68660be2bf13088befdec7812b2cad}{11026}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11027}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabd3db5b472095c6cb069628f0906d89e}{11027}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11028}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74b8c5768e427cdcd09aa3ea63d92755}{11028}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Pos\ \ \ \ \ \ \ (9U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11029}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9c16d5098cc269a12ee29ca98e19a952}{11029}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11030}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7d7b34a4506a128eea0c4a6e1adb76fc}{11030}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11031}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85f01b7c0ee82925ab1e1581e00fb148}{11031}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Pos\ \ \ \ \ (10U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11032}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga73201b6468785d4d7b1bfae8410fe0a5}{11032}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11033}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga09c63826c16a444589bde2347eb50d91}{11033}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11034}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9d89dfafde3d75be95073f5469dda28}{11034}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Pos\ \ \ \ \ (11U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11035}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{11035}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11036}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6612065423ecb49ccbadd6df73f4f543}{11036}}\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11045}\mbox{\hyperlink{group__Exported__macros_gab68397acb7d914ac456f6b25739179ab}{11045}}\ \textcolor{preprocessor}{\#define\ RSSLIB\_HDP\_AREA\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11046}\mbox{\hyperlink{group__Exported__macros_ga16d49722b548128b5f3152678a46a943}{11046}}\ \textcolor{preprocessor}{\#define\ RSSLIB\_HDP\_AREA\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ RSSLIB\_HDP\_AREA\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11047}\mbox{\hyperlink{group__Exported__macros_gaf448c15a967ef00ad05668b0accf633a}{11047}}\ \textcolor{preprocessor}{\#define\ RSSLIB\_HDP\_AREA1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RSSLIB\_HDP\_AREA\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11048}\mbox{\hyperlink{group__Exported__macros_gae87fdf5548d7d17e28265ac5d10b28e5}{11048}}\ \textcolor{preprocessor}{\#define\ RSSLIB\_HDP\_AREA1\ \ \ \ \ \ \ \ \ \ RSSLIB\_HDP\_AREA1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11049}11049\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11060}\mbox{\hyperlink{group__Exported__macros_gaae21da09a7b16b6a39408376e69e81f5}{11060}}\ \textcolor{keyword}{typedef}\ void\ (*\mbox{\hyperlink{group__Exported__macros_gaae21da09a7b16b6a39408376e69e81f5}{RSSLIB\_S\_CloseExitHDP\_t}})(uint32\_t\ hdp\_area,\ uint32\_t\ jump\_addr);}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11061}11061\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11065}\mbox{\hyperlink{structRSSLIB__pFunc__TypeDef}{11065}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11066}11066\ \{}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11067}\mbox{\hyperlink{structRSSLIB__pFunc__TypeDef_ac339237c758922740ad72dbdde38e77c}{11067}}\ \ \ \mbox{\hyperlink{group__Exported__macros_gaae21da09a7b16b6a39408376e69e81f5}{RSSLIB\_S\_CloseExitHDP\_t}}\ \mbox{\hyperlink{structRSSLIB__pFunc__TypeDef_ac339237c758922740ad72dbdde38e77c}{CloseExitHDP}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11068}11068\ \}\mbox{\hyperlink{structRSSLIB__pFunc__TypeDef}{RSSLIB\_pFunc\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11069}11069\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11070}\mbox{\hyperlink{group__Exported__macros_ga6d84f5b2648217f709466d4a1e384423}{11070}}\ \textcolor{preprocessor}{\#define\ RSSLIB\_PFUNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RSSLIB\_pFunc\_TypeDef\ *)RSSLIB\_PFUNC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11071}11071\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11072}11072\ \textcolor{comment}{/*******************************\ ADC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11073}\mbox{\hyperlink{group__Exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{11073}}\ \textcolor{preprocessor}{\#define\ IS\_ADC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11074}11074\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11075}\mbox{\hyperlink{group__Exported__macros_gad8a5831c786b6b265531b890a194cbe2}{11075}}\ \textcolor{preprocessor}{\#define\ IS\_ADC\_COMMON\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11076}11076\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11077}11077\ \textcolor{comment}{/*******************************\ AES\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11078}\mbox{\hyperlink{group__Exported__macros_gabd5745e7dd25c4e6f7b964f0d1cfc965}{11078}}\ \textcolor{preprocessor}{\#define\ IS\_AES\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ AES)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11079}11079\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11080}11080\ \textcolor{comment}{/********************************\ COMP\ Instances\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11081}\mbox{\hyperlink{group__Exported__macros_gaefa161742156617f25fb34aec6354427}{11081}}\ \textcolor{preprocessor}{\#define\ IS\_COMP\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ COMP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11082}11082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11083}11083\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11084}\mbox{\hyperlink{group__Exported__macros_gaa7c8a0729f6b2a35ce000556078fa737}{11084}}\ \textcolor{preprocessor}{\#define\ IS\_COMP\_COMMON\_INSTANCE(COMMON\_INSTANCE)\ ((COMMON\_INSTANCE)\ ==\ COMP12\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11085}11085\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11086}11086\ \textcolor{comment}{/*******************************\ CRC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11087}\mbox{\hyperlink{group__Exported__macros_gaa514941a7f02f65eb27450c05e4e8dd1}{11087}}\ \textcolor{preprocessor}{\#define\ IS\_CRC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CRC)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11088}11088\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11089}11089\ \textcolor{comment}{/*******************************\ DAC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11090}\mbox{\hyperlink{group__Exported__macros_ga94426b97cc5f1644d67f291cbcdba6d8}{11090}}\ \textcolor{preprocessor}{\#define\ IS\_DAC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ DAC)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11091}11091\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11092}11092\ \textcolor{comment}{/********************************\ DMA\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11093}\mbox{\hyperlink{group__Exported__macros_ga40beb02b397c5f47e22a83fc28034afe}{11093}}\ \textcolor{preprocessor}{\#define\ IS\_DMA\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMA1\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11094}11094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11095}11095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11096}11096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11097}11097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11098}11098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11099}11099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11100}11100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11101}11101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11102}11102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11103}11103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11104}11104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11105}11105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11106}11106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel7))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11107}11107\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11108}11108\ \textcolor{comment}{/*******************************\ GPIO\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11109}\mbox{\hyperlink{group__Exported__macros_ga783626dd2431afebea836a102e318957}{11109}}\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11110}11110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11111}11111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11112}11112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOH))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11113}11113\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11114}11114\ \textcolor{comment}{/*******************************\ GPIO\ AF\ Instances\ ****************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11115}\mbox{\hyperlink{group__Exported__macros_ga9d2e0c4bb80b983730a3a5d98d56f535}{11115}}\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_AF\_INSTANCE(INSTANCE)\ \ \ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11116}11116\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11117}11117\ \textcolor{comment}{/****************************\ GPIO\ Lock\ Instances\ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11118}\mbox{\hyperlink{group__Exported__macros_gaa84537785f7bf8425db6e392187ea2e6}{11118}}\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_LOCK\_INSTANCE(INSTANCE)\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11119}11119\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11120}11120\ \textcolor{comment}{/********************************\ I2C\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11121}\mbox{\hyperlink{group__Exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{11121}}\ \textcolor{preprocessor}{\#define\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11122}11122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11123}11123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C3))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11124}11124\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11125}11125\ \textcolor{comment}{/******************\ I2C\ Instances\ :\ wakeup\ capability\ from\ stop\ modes\ *********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11126}\mbox{\hyperlink{group__Exported__macros_gadf692bda16bac3264bccff7f59ddaab9}{11126}}\ \textcolor{preprocessor}{\#define\ IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11127}11127\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11128}11128\ \textcolor{comment}{/*******************************\ SMBUS\ Instances\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11129}\mbox{\hyperlink{group__Exported__macros_gaf492fcfe71eab8d1dadf4d837b840af6}{11129}}\ \textcolor{preprocessor}{\#define\ IS\_SMBUS\_ALL\_INSTANCE(INSTANCE)\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11130}11130\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11131}11131\ \textcolor{comment}{/********************************\ I2S\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11132}\mbox{\hyperlink{group__Exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{11132}}\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ SPI2)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11133}11133\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11134}11134\ \textcolor{comment}{/*******************************\ IPCC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11135}\mbox{\hyperlink{group__Exported__macros_ga31581c5f7ee3dcf08aa821c93cc217f8}{11135}}\ \textcolor{preprocessor}{\#define\ IS\_IPCC\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IPCC)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11136}11136\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11137}11137\ \textcolor{comment}{/********************************\ HSEM\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11138}\mbox{\hyperlink{group__Exported__macros_ga9f35d12aecce4cfae1be4b0cbf22f562}{11138}}\ \textcolor{preprocessor}{\#define\ IS\_HSEM\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ HSEM)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11139}11139\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11140}\mbox{\hyperlink{group__Exported__macros_gaa1c060147d6dc9aafe767c56094644e5}{11140}}\ \textcolor{preprocessor}{\#define\ HSEM\_CPU1\_COREID\ \ \ (0x00000004U)\ }\textcolor{comment}{/*\ Semaphore\ Core\ ID\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11141}\mbox{\hyperlink{group__Exported__macros_gae77db22b9d3d2a3dc80fe27a019ee3e1}{11141}}\ \textcolor{preprocessor}{\#define\ HSEM\_CPU2\_COREID\ \ \ (0x00000008U)\ }\textcolor{comment}{/*\ Semaphore\ Core\ ID\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11142}11142\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11143}\mbox{\hyperlink{group__Exported__macros_ga8a4d35b6db27a04f29290cdf78fd2ff9}{11143}}\ \textcolor{preprocessor}{\#define\ HSEM\_SEMID\_MIN\ \ \ \ \ (0U)\ \ \ \ \ \ \ }\textcolor{comment}{/*\ HSEM\ ID\ Min*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11144}\mbox{\hyperlink{group__Exported__macros_ga02b1236b9941da615d30c8d313ccb89c}{11144}}\ \textcolor{preprocessor}{\#define\ HSEM\_SEMID\_MAX\ \ \ \ \ (15U)\ \ \ \ \ \ }\textcolor{comment}{/*\ HSEM\ ID\ Max\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11145}11145\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11146}\mbox{\hyperlink{group__Exported__macros_ga57283acf2eb8f2b624234f55a46df4a9}{11146}}\ \textcolor{preprocessor}{\#define\ HSEM\_PROCESSID\_MIN\ (0U)\ \ \ \ \ \ \ }\textcolor{comment}{/*\ HSEM\ Process\ ID\ Min\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11147}\mbox{\hyperlink{group__Exported__macros_ga0fe932da5e5c69dd762ae65380fadcbf}{11147}}\ \textcolor{preprocessor}{\#define\ HSEM\_PROCESSID\_MAX\ (255U)\ \ \ \ \ }\textcolor{comment}{/*\ HSEM\ Process\ ID\ Max\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11148}11148\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11149}\mbox{\hyperlink{group__Exported__macros_ga0b6867ee0f473774419edfd6caeb4fe3}{11149}}\ \textcolor{preprocessor}{\#define\ HSEM\_CLEAR\_KEY\_MIN\ (0U)\ \ \ \ \ \ \ }\textcolor{comment}{/*\ HSEM\ clear\ Key\ Min\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11150}\mbox{\hyperlink{group__Exported__macros_ga9fbe31f7c20be9c9cd5b29dd16b4d93a}{11150}}\ \textcolor{preprocessor}{\#define\ HSEM\_CLEAR\_KEY\_MAX\ (0xFFFFU)\ \ }\textcolor{comment}{/*\ HSEM\ clear\ Key\ Max\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11151}11151\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11152}11152\ \textcolor{comment}{/********************************\ PKA\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11153}\mbox{\hyperlink{group__Exported__macros_ga0ee429500a95b7dae236916993c07c5a}{11153}}\ \textcolor{preprocessor}{\#define\ IS\_PKA\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ PKA)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11154}11154\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11155}11155\ \textcolor{comment}{/*******************************\ RNG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11156}\mbox{\hyperlink{group__Exported__macros_ga7369db258c1b8931b427262d0673751f}{11156}}\ \textcolor{preprocessor}{\#define\ IS\_RNG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RNG)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11157}11157\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11158}11158\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11159}\mbox{\hyperlink{group__Exported__macros_gab4230e8bd4d88adc4250f041d67375ce}{11159}}\ \textcolor{preprocessor}{\#define\ IS\_RTC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ RTC)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11160}11160\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11161}11161\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11162}\mbox{\hyperlink{group__Exported__macros_gaae7d6377f66e0c6d31f707af846974f6}{11162}}\ \textcolor{preprocessor}{\#define\ IS\_TAMP\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TAMP)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11163}11163\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11164}11164\ \textcolor{comment}{/********************************\ SPI\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11165}\mbox{\hyperlink{group__Exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{11165}}\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SPI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11166}11166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11167}11167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SUBGHZSPI))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11168}11168\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11169}11169\ \textcolor{comment}{/********************************\ SUBGHZSPI\ Instances\ *************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11170}\mbox{\hyperlink{group__Exported__macros_gaafc8ba26f2b93f1c540afb4366c9e563}{11170}}\ \textcolor{preprocessor}{\#define\ IS\_SUBGHZ\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ SUBGHZSPI)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11171}\mbox{\hyperlink{group__Exported__macros_gab8f22c773eb2a453ee0deb9ac7809786}{11171}}\ \textcolor{preprocessor}{\#define\ IS\_SUBGHZ\_MODULATION\_SUPPORTED(COMMAND,PACKET\_TYPE)\ \ (1U\ ==\ 1U)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11172}11172\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11173}11173\ \textcolor{comment}{/******************************\ IWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11174}\mbox{\hyperlink{group__Exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{11174}}\ \textcolor{preprocessor}{\#define\ IS\_IWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11175}11175\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11176}11176\ \textcolor{comment}{/******************************\ WWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11177}\mbox{\hyperlink{group__Exported__macros_gac2a8aaec233e19987232455643a04d6f}{11177}}\ \textcolor{preprocessor}{\#define\ IS\_WWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11178}11178\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11179}11179\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ All\ supported\ instances\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11180}\mbox{\hyperlink{group__Exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{11180}}\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ LPTIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11181}11181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPTIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11182}11182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPTIM3))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11183}11183\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11184}11184\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ Encoder\ mode\ ****************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11185}\mbox{\hyperlink{group__Exported__macros_gab1ff4023b7203725591b34e0cfa00f19}{11185}}\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11186}11186\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11187}11187\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ All\ supported\ instances\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11188}\mbox{\hyperlink{group__Exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{11188}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11189}11189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11190}11190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11191}11191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11192}11192\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11193}11193\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 32\ bits\ counter\ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11194}\mbox{\hyperlink{group__Exported__macros_gac41867bf288927ff8ff10a85e67a591b}{11194}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11195}11195\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11196}11196\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ the\ break\ function\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11197}\mbox{\hyperlink{group__Exported__macros_ga68b8d9ca22720c9034753c604d83500d}{11197}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11198}11198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11199}11199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11200}11200\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11201}11201\ \textcolor{comment}{/**************\ TIM\ Instances\ :\ supporting\ Break\ source\ selection\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11202}\mbox{\hyperlink{group__Exported__macros_ga99d4e13b270b8dba4bce38dc3dd32e1f}{11202}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11203}11203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11204}11204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11205}11205\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11206}11206\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 2\ break\ inputs\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11207}\mbox{\hyperlink{group__Exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{11207}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11208}11208\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11209}11209\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ at\ least\ 1\ capture/compare\ channel\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11210}\mbox{\hyperlink{group__Exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{11210}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC1\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11211}11211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11212}11212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11213}11213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11214}11214\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11215}11215\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 2\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11216}\mbox{\hyperlink{group__Exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{11216}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC2\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11217}11217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11218}11218\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11219}11219\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 3\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11220}\mbox{\hyperlink{group__Exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{11220}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC3\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11221}11221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11222}11222\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11223}11223\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 4\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11224}\mbox{\hyperlink{group__Exported__macros_gae72b7182a73d81c33196265b31091c07}{11224}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC4\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11225}11225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11226}11226\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11227}11227\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 5\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11228}\mbox{\hyperlink{group__Exported__macros_ga792dfa11e701c0e2dad3ed9e6b32fdff}{11228}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC5\_INSTANCE(INSTANCE)\ \ \ \ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11229}11229\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11230}11230\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 6\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11231}\mbox{\hyperlink{group__Exported__macros_ga41866b98e60d00f42889a97271d2fefa}{11231}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC6\_INSTANCE(INSTANCE)\ \ \ \ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11232}11232\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11233}11233\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.UDE)\ ***/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11234}\mbox{\hyperlink{group__Exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{11234}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11235}11235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11236}11236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11237}11237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11238}11238\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11239}11239\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.CCxDE)\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11240}\mbox{\hyperlink{group__Exported__macros_gad80a186286ce3daa92249a8d52111aaf}{11240}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11241}11241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11242}11242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11243}11243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11244}11244\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11245}11245\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ DMA\ burst\ feature\ ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11246}\mbox{\hyperlink{group__Exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{11246}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11247}11247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11248}11248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11249}11249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11250}11250\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11251}11251\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ selection\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11252}\mbox{\hyperlink{group__Exported__macros_gab776355fbf66b74870bf2f5c0abd35ac}{11252}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TISEL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11253}11253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11254}11254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11255}11255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11256}11256\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11257}11257\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ output(s)\ available\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11258}\mbox{\hyperlink{group__Exported__macros_ga6517a51ea79512a42bc53c718a77f18e}{11258}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11259}11259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11260}11260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11261}11261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11262}11262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11263}11263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11264}11264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_5)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11265}11265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_6)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11266}11266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11267}11267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM2)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11268}11268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11269}11269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11270}11270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11271}11271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11272}11272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11273}11273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11274}11274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11275}11275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11276}11276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11277}11277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11278}11278\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11279}11279\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ complementary\ output(s)\ ********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11280}\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{11280}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11281}11281\ \textcolor{preprocessor}{\ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11282}11282\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11283}11283\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11284}11284\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11285}11285\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11286}11286\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11287}11287\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11288}11288\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11289}11289\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11290}11290\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11291}11291\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11292}11292\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11293}11293\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ clock\ division\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11294}\mbox{\hyperlink{group__Exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{11294}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11295}11295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11296}11296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11297}11297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11298}11298\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11299}11299\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11300}\mbox{\hyperlink{group__Exported__macros_ga0ca20886f56bf7611ad511433b9caade}{11300}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11301}11301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11302}11302\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11303}11303\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 2\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11304}\mbox{\hyperlink{group__Exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{11304}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11305}11305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11306}11306\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11307}11307\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ TIX\ inputs*/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11308}\mbox{\hyperlink{group__Exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{11308}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11309}11309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11310}11310\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11311}11311\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ internal\ trigger\ inputs(ITRX)\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11312}\mbox{\hyperlink{group__Exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{11312}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11313}11313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11314}11314\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11315}11315\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ combined\ 3-\/phase\ PWM\ mode\ ******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11316}\mbox{\hyperlink{group__Exported__macros_ga51daa1c0bd3d45064f3e7a77ca35bc1d}{11316}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11317}11317\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11318}11318\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ commutation\ event\ generation\ ***/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11319}\mbox{\hyperlink{group__Exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{11319}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11320}11320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11321}11321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11322}11322\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11323}11323\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ counting\ mode\ selection\ ********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11324}\mbox{\hyperlink{group__Exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{11324}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11325}11325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11326}11326\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11327}11327\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11328}\mbox{\hyperlink{group__Exported__macros_gacb14170c4996e004849647d8cb626402}{11328}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11329}11329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11330}11330\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11331}11331\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ Hall\ sensor\ interface\ **********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11332}\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{11332}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11333}11333\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11334}11334\ \textcolor{comment}{/****************\ TIM\ Instances\ :\ external\ trigger\ input\ available\ ************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11335}\mbox{\hyperlink{group__Exported__macros_gac71942c3817f1a893ef84fefe69496b7}{11335}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11336}11336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11337}11337\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11338}11338\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ supporting\ ETR\ source\ selection\ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11339}\mbox{\hyperlink{group__Exported__macros_gad7e5f47436a6e962b6f5d9e0599e0ecb}{11339}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETRSEL\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11340}11340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11341}11341\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11342}11342\ \textcolor{comment}{/******\ TIM\ Instances\ :\ Master\ mode\ available\ (TIMx\_CR2.MMS\ available\ )********/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11343}\mbox{\hyperlink{group__Exported__macros_ga98104b1522d066b0c20205ca179d0eba}{11343}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MASTER\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11344}11344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11345}11345\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11346}11346\ \textcolor{comment}{/***********\ TIM\ Instances\ :\ Slave\ mode\ available\ (TIMx\_SMCR\ available\ )*******/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11347}\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{11347}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11348}11348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11349}11349\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11350}11350\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ OCxREF\ clear\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11351}\mbox{\hyperlink{group__Exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{11351}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11352}11352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11353}11353\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11354}11354\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ remapping\ capability\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11355}\mbox{\hyperlink{group__Exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{11355}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11356}11356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11357}11357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11358}11358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11359}11359\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11360}11360\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ repetition\ counter\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11361}\mbox{\hyperlink{group__Exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{11361}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11362}11362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11363}11363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11364}11364\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11365}11365\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ ADC\ triggering\ through\ TRGO2\ ***/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11366}\mbox{\hyperlink{group__Exported__macros_ga68305c0173caf4e109020403624d252f}{11366}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO2\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11367}11367\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11368}11368\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ XOR\ function\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11369}\mbox{\hyperlink{group__Exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{11369}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_XOR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11370}11370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11371}11371\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11372}11372\ \textcolor{comment}{/************\ TIM\ Instances\ :\ Advanced\ timers\ \ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11373}\mbox{\hyperlink{group__Exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{11373}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11374}11374\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11375}11375\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Asynchronous\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11376}\mbox{\hyperlink{group__Exported__macros_gacbd2efab4cd39d4867c4dbeacb87e84b}{11376}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11377}11377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11378}11378\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11379}11379\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11380}11380\ \textcolor{comment}{/********************\ USART\ Instances\ :\ Synchronous\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11381}\mbox{\hyperlink{group__Exported__macros_gafbce654f84a7c994817453695ac91cbe}{11381}}\ \textcolor{preprocessor}{\#define\ IS\_USART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11382}11382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11383}11383\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11384}11384\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Hardware\ Flow\ control\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11385}\mbox{\hyperlink{group__Exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{11385}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_HWFLOW\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11386}11386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11387}11387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11388}11388\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11389}11389\ \textcolor{comment}{/*********************\ USART\ Instances\ :\ Smard\ card\ mode\ ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11390}\mbox{\hyperlink{group__Exported__macros_gab2734c105403831749ccb34eeb058988}{11390}}\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11391}11391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11392}11392\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11393}11393\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Auto\ Baud\ Rate\ detection\ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11394}\mbox{\hyperlink{group__Exported__macros_ga4130cef42f8cada5a91c38b85f76939e}{11394}}\ \textcolor{preprocessor}{\#define\ IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11395}11395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11396}11396\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11397}11397\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Half-\/Duplex\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11398}\mbox{\hyperlink{group__Exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{11398}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11399}11399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11400}11400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11401}11401\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11402}11402\ \textcolor{comment}{/********************\ UART\ Instances\ :\ LIN\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11403}\mbox{\hyperlink{group__Exported__macros_ga7d2763df993c77cfa6e249ec7bc80482}{11403}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_LIN\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11404}11404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11405}11405\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11406}11406\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Wake-\/up\ from\ Stop\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11407}\mbox{\hyperlink{group__Exported__macros_ga6303097822ab1977cc83f05319a10f1e}{11407}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11408}11408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11409}11409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11410}11410\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11411}11411\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Driver\ Enable\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11412}\mbox{\hyperlink{group__Exported__macros_ga98f122ffe4d77f03a13f682301e2d596}{11412}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11413}11413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11414}11414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11415}11415\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11416}11416\ \textcolor{comment}{/******************\ UART\ Instances\ :\ SPI\ Slave\ selection\ mode\ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11417}\mbox{\hyperlink{group__Exported__macros_gad8d8a7aadc02ce444005b06704625bd8}{11417}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_SPI\_SLAVE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11418}11418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11419}11419\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11420}11420\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Driver\ Enable\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11421}\mbox{\hyperlink{group__Exported__macros_ga475c1cee6992ab9325a52bca1b34c496}{11421}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_FIFO\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11422}11422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11423}11423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11424}11424\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11425}11425\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ IRDA\ mode\ ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11426}\mbox{\hyperlink{group__Exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{11426}}\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11427}11427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2))}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11428}11428\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11429}11429\ \textcolor{comment}{/********************\ LPUART\ Instance\ *****************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11430}\mbox{\hyperlink{group__Exported__macros_gabe1d97ef8a001d77efa0d7633e7a42de}{11430}}\ \textcolor{preprocessor}{\#define\ IS\_LPUART\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ LPUART1)}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11443}11443\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11444}11444\ \}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11445}11445\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11446}11446\ }
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11447}11447\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32WL55xx\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wl55xx_8h_source_l11448}11448\ }

\end{DoxyCode}
