var searchData=
[
  ['o_20operation_20functions_0',['I/O operation functions',['../group___d_m_a___exported___functions___group2.html',1,'']]],
  ['oar1_1',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_5fbor_5flevel1_3',['OB_BOR_LEVEL1',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel2_4',['OB_BOR_LEVEL2',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel3_5',['OB_BOR_LEVEL3',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#ga3132b8202c0a345e9dd33d136714b046',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fbor_5foff_6',['OB_BOR_OFF',['../group___f_l_a_s_h_ex___b_o_r___reset___level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_7',['OB_IWDG_HW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_8',['OB_IWDG_SW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_9',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst_10',['OB_STDBY_NO_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_11',['OB_STDBY_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_12',['OB_STOP_NO_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_13',['OB_STOP_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f0_14',['OB_WRP_SECTOR_0',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#gaa9a84eab02b9e32d4d12e30eae731d0f',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f1_15',['OB_WRP_SECTOR_1',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga3f57a106dc14c2b9806e5311e96031d6',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f10_16',['OB_WRP_SECTOR_10',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga1408f5518bf45d76bf5dc462d6df698d',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f11_17',['OB_WRP_SECTOR_11',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#gac70a9fc20065198cd825884da8c5cf4a',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f2_18',['OB_WRP_SECTOR_2',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#gad8b13ac3000514a6a05ff2306c657a76',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f3_19',['OB_WRP_SECTOR_3',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga93c4703a5aa2f3348ca7f394e9b8ad7c',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f4_20',['OB_WRP_SECTOR_4',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#gadcb0d55662ead30d4d92dde1ff6ecc8f',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f5_21',['OB_WRP_SECTOR_5',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga53c67ee41ff1cc7df79f5c73b9b7ed96',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f6_22',['OB_WRP_SECTOR_6',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga08b2867102a08b114d45598dfc7915d5',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f7_23',['OB_WRP_SECTOR_7',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga7de707c6772bb3caa72e6d87759ab57e',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f8_24',['OB_WRP_SECTOR_8',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga996ade86f21b92e3b9e84a4ff20f57fe',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f9_25',['OB_WRP_SECTOR_9',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#ga070f8f34ce143223a5605ce72b81dc33',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5fall_26',['OB_WRP_SECTOR_All',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html#gaf120263891bca013cf4a9f64ac57b941',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable_27',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f2xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_28',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f2xx_hal_flash_ex.h']]],
  ['odr_29',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['of_20stop_20bits_30',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['offset_31',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a481e92707be00870f495e8a63c6cc788',1,'ADC_ChannelConfTypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_32',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_33',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['operation_20functions_34',['operation functions',['../group___d_m_a___exported___functions___group2.html',1,'I/O operation functions'],['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['optcr_35',['OPTCR',['../struct_f_l_a_s_h___type_def.html#a54026c3b5bc2059f1b187acb6c4817ac',1,'FLASH_TypeDef']]],
  ['optcr_5fbyte0_5faddress_36',['OPTCR_BYTE0_ADDRESS',['../group___f_l_a_s_h___private___constants.html#ga8223df020203a97af44e4b14e219d01e',1,'stm32f2xx_hal_flash.h']]],
  ['optcr_5fbyte1_5faddress_37',['OPTCR_BYTE1_ADDRESS',['../group___f_l_a_s_h___private___constants.html#ga3c08568a9b3a9d213a70eff8e87117ac',1,'stm32f2xx_hal_flash.h']]],
  ['optcr_5fbyte2_5faddress_38',['OPTCR_BYTE2_ADDRESS',['../group___f_l_a_s_h___private___constants.html#ga600e8029b876676da246a62924a294c7',1,'stm32f2xx_hal_flash.h']]],
  ['optcr_5fbyte3_5faddress_39',['OPTCR_BYTE3_ADDRESS',['../group___f_l_a_s_h___private___constants.html#gab0cdb1b585010a65ca09ecf67055fb94',1,'stm32f2xx_hal_flash.h']]],
  ['option_20bytes_20iwatchdog_40',['FLASH Option Bytes IWatchdog',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html',1,'']]],
  ['option_20bytes_20nrst_5fstdby_41',['FLASH Option Bytes nRST_STDBY',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html',1,'']]],
  ['option_20bytes_20nrst_5fstop_42',['FLASH Option Bytes nRST_STOP',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20read_20protection_43',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html',1,'']]],
  ['option_20bytes_20write_20protection_44',['FLASH Option Bytes Write Protection',['../group___f_l_a_s_h_ex___option___bytes___write___protection.html',1,'']]],
  ['option_20type_45',['FLASH Option Type',['../group___f_l_a_s_h_ex___option___type.html',1,'']]],
  ['optionbyte_5fbor_46',['OPTIONBYTE_BOR',['../group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07',1,'stm32f2xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_47',['OPTIONBYTE_RDP',['../group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f2xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_48',['OPTIONBYTE_USER',['../group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f2xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_49',['OPTIONBYTE_WRP',['../group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f2xx_hal_flash_ex.h']]],
  ['optiontype_50',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_51',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or_52',['OR',['../struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef']]],
  ['oscillator_20type_53',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_54',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_55',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otg_5ffs_5firqn_56',['OTG_FS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'stm32f205xx.h']]],
  ['otg_5ffs_5fwkup_5firqn_57',['OTG_FS_WKUP_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'stm32f205xx.h']]],
  ['otg_5fhs_5fep1_5fin_5firqn_58',['OTG_HS_EP1_IN_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047',1,'stm32f205xx.h']]],
  ['otg_5fhs_5fep1_5fout_5firqn_59',['OTG_HS_EP1_OUT_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080',1,'stm32f205xx.h']]],
  ['otg_5fhs_5firqn_60',['OTG_HS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0',1,'stm32f205xx.h']]],
  ['otg_5fhs_5fwkup_5firqn_61',['OTG_HS_WKUP_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267',1,'stm32f205xx.h']]],
  ['otyper_62',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['over_20sampling_63',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['oversampling_64',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]]
];
