-- generated by newgenasym Fri Apr 05 12:41:33 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity fin1048 is
    port (    
	EN:        IN     STD_LOGIC;    
	EN_N:      IN     STD_LOGIC;    
	\rin1+\:   IN     STD_LOGIC;    
	\rin1-\:   IN     STD_LOGIC;    
	\rin2+\:   IN     STD_LOGIC;    
	\rin2-\:   IN     STD_LOGIC;    
	\rin3+\:   IN     STD_LOGIC;    
	\rin3-\:   IN     STD_LOGIC;    
	\rin4+\:   IN     STD_LOGIC;    
	\rin4-\:   IN     STD_LOGIC;    
	ROUT1:     OUT    STD_LOGIC;    
	ROUT2:     OUT    STD_LOGIC;    
	ROUT3:     OUT    STD_LOGIC;    
	ROUT4:     OUT    STD_LOGIC);
end fin1048;
