Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,636
design__instance__area,8473.25
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00038738877628929913
power__switching__total,0.0001422970526618883
power__leakage__total,0.0000013437759207590716
power__total,0.0005310295964591205
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26126418434854165
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.261026985192622
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11162621143376537
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.670288177267983
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111626
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27811773116148536
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27789776821851053
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6247492700005851
timing__setup__ws__corner:nom_slow_1p08V_125C,11.559743711668855
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.624749
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26777869568552887
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26755068362539786
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3068515528523351
timing__setup__ws__corner:nom_typ_1p20V_25C,11.629689540555283
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.306852
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26126418434854165
clock__skew__worst_setup,0.261026985192622
timing__hold__ws,0.11162621143376537
timing__setup__ws,11.559743711668855
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111626
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,636
design__instance__area__stdcell,8473.25
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.292772
design__instance__utilization__stdcell,0.292772
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,10
design__instance__area__class:buffer,72.576
design__instance__count__class:inverter,21
design__instance__area__class:inverter,116.122
design__instance__count__class:sequential_cell,52
design__instance__area__class:sequential_cell,2453.07
design__instance__count__class:multi_input_combinational_cell,419
design__instance__area__class:multi_input_combinational_cell,4057
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,121
design__instance__area__class:timing_repair_buffer,1671.06
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,12952.6
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,4
design__instance__area__class:clock_inverter,21.7728
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,77
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,703
route__net__special,2
route__drc_errors__iter:0,460
route__wirelength__iter:0,14739
route__drc_errors__iter:1,272
route__wirelength__iter:1,14512
route__drc_errors__iter:2,269
route__wirelength__iter:2,14514
route__drc_errors__iter:3,65
route__wirelength__iter:3,14331
route__drc_errors__iter:4,4
route__wirelength__iter:4,14327
route__drc_errors__iter:5,0
route__wirelength__iter:5,14332
route__drc_errors,0
route__wirelength,14332
route__vias,4111
route__vias__singlecut,4111
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,224.79
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,54
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,54
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,54
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,54
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000273393
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000229373
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000057244
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000229373
design_powergrid__voltage__worst,0.0000229373
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000273393
design_powergrid__drop__worst__net:VPWR,0.0000273393
design_powergrid__voltage__worst__net:VGND,0.0000229373
design_powergrid__drop__worst__net:VGND,0.0000229373
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000063099999999999997250484974620210465445779846049845218658447265625
ir__drop__worst,0.000027299999999999999505777281694207658802042715251445770263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
