#VRCII A0,A1 reverse databus 7bit
#VRC-CPU databus 
#A0 - A1 A0:0 xxxx210x
#A1 - A0 A0:1 xxxx6543
#RC834 がんペナ
MAPPER 22
CPU_ROMSIZE 0x20000
#CPU_ROMSIZE 0x4000
PPU_ROMSIZE 0x20000
DUMP_START
#PROGRAM ROM 0x00000-0x1bfff
STEP_START i 0 0xe 2
	CPU_WRITE $8000 i + 0
	CPU_WRITE $a000 i + 1
	CPU_READ $8000 0x4000
STEP_END
#PROGRAM ROM 0x1c000-0x1ffff
#CPU_WRITE $8000 $0e
CPU_READ $c000 0x4000

CPU_WRITE $9000 $80
#CHRROM 0x00000-0x1ffff
#$b000 下位3bit
STEP_START j 0 0x10 1
	STEP_START i 0 0x8 1
		CPU_WRITE $b000 i << 1
		CPU_WRITE $b002 j
		PPU_READ 0 0x400
	STEP_END
STEP_END
DUMP_END
