// Seed: 2555313446
`define pp_4 0
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3
);
  logic id_4;
  type_11(
      1'b0, 1'b0 & id_3
  );
  reg id_5;
  always @(negedge id_3 | (id_0)) id_5 <= #1 1;
  type_12 id_6 (
      .id_0(1),
      .id_1(1),
      .id_2(id_0),
      .id_3(1'b0),
      .id_4(1 == id_2),
      .id_5(0)
  );
endmodule
