INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skillet/git/ECE433/lab3/lab3.srcs/sim_1/new/lab3detectUnitTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3detectUnitTB
