Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 18 21:15:18 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file platfomer_top_timing_summary_routed.rpt -pb platfomer_top_timing_summary_routed.pb -rpx platfomer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : platfomer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: menu_unit/paused_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 337 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.281        0.000                      0                  891        0.057        0.000                      0                  891        3.000        0.000                       0                   345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_b                     {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_b                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0          0.281        0.000                      0                  614        0.134        0.000                      0                  614        4.500        0.000                       0                   319  
  clk_25mhz_clk_wiz_0          34.203        0.000                      0                   30        0.287        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1        0.282        0.000                      0                  614        0.134        0.000                      0                  614        4.500        0.000                       0                   319  
  clk_25mhz_clk_wiz_0_1        34.206        0.000                      0                   30        0.287        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0          0.988        0.000                      0                  144        0.281        0.000                      0                  144  
clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          0.281        0.000                      0                  614        0.057        0.000                      0                  614  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0          0.991        0.000                      0                  144        0.284        0.000                      0                  144  
clk_25mhz_clk_wiz_0_1   clk_25mhz_clk_wiz_0          34.203        0.000                      0                   30        0.188        0.000                      0                   30  
clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        0.281        0.000                      0                  614        0.057        0.000                      0                  614  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0_1        0.988        0.000                      0                  144        0.281        0.000                      0                  144  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0_1        0.991        0.000                      0                  144        0.284        0.000                      0                  144  
clk_25mhz_clk_wiz_0     clk_25mhz_clk_wiz_0_1        34.203        0.000                      0                   30        0.188        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0          3.703        0.000                      0                  219        0.689        0.000                      0                  219  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          3.703        0.000                      0                  219        0.611        0.000                      0                  219  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        3.703        0.000                      0                  219        0.611        0.000                      0                  219  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0_1        3.704        0.000                      0                  219        0.689        0.000                      0                  219  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0           5.352        0.000                      0                   20        0.227        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0           5.352        0.000                      0                   20        0.227        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0_1         5.355        0.000                      0                   20        0.230        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0_1         5.355        0.000                      0                   20        0.230        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_b
  To Clock:  clk_b

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_b
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 2.610ns (28.756%)  route 6.466ns (71.244%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 r  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 r  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.630     5.476    fruits_unit/f3/sel_i_49_2
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     5.600 r  fruits_unit/f3/sel_i_18/O
                         net (fo=1, routed)           0.282     5.882    vga_timing_unit/sel_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.006 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.596     6.602    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 2.610ns (28.821%)  route 6.446ns (71.179%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 f  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.613     5.459    vga_timing_unit/sel_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.297     5.880    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.004 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.578     6.582    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 2.610ns (29.395%)  route 6.269ns (70.605%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 r  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 f  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.648     2.971    fruits_unit/f3/sel_i_43_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  fruits_unit/f3/sel_i_51/O
                         net (fo=6, routed)           0.607     3.702    fruits_unit/f3/sel_i_51_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  fruits_unit/f3/sel_i_46/O
                         net (fo=5, routed)           0.660     4.486    fruits_unit/f3/sel_i_46_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  fruits_unit/f3/sel_i_36/O
                         net (fo=2, routed)           0.738     5.348    fruits_unit/f3/sel_i_49_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.472 f  fruits_unit/f3/sel_i_17__0/O
                         net (fo=1, routed)           0.360     5.831    fruits_unit/f3/sel_i_17__0_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.124     5.955 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.450     6.405    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 2.486ns (29.278%)  route 6.005ns (70.722%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.789     3.113    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.237 r  fruits_unit/f3/sel_i_30/O
                         net (fo=4, routed)           0.657     3.894    fruits_unit/f3/sel_i_30_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.018 r  fruits_unit/f3/sel_i_33/O
                         net (fo=5, routed)           0.577     4.595    fruits_unit/f3/sel_i_30_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.719 r  fruits_unit/f3/sel_i_26/O
                         net (fo=1, routed)           0.436     5.155    vga_timing_unit/sel
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.738     6.017    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.545ns (29.557%)  route 6.065ns (70.443%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.874     6.214    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.508     7.994    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.427     7.567    
                         clock uncertainty           -0.077     7.490    
    SLICE_X7Y52          FDCE (Setup_fdce_C_CE)      -0.205     7.285    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDCE (Setup_fdce_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 2.545ns (30.296%)  route 5.855ns (69.704%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.664     6.003    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.205     7.218    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDSE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.355    fruits_unit/f2/lfsr_inst/Q[0]
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.075    -0.489    fruits_unit/f2/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.281    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.194    -0.501    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.066    -0.435    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.592    -0.537    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X5Y51          FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.287    fruits_unit/f2/lfsr_inst_n_0
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.306    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.215    -0.521    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.070    -0.451    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.642%)  route 0.117ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X13Y51         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.306    fruits_unit/f3/lfsr_inst/Q[4]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/C
                         clock pessimism             -0.214    -0.548    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.076    -0.472    fruits_unit/f3/lfsr_inst/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X1Y60          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.397 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.265    fruits_unit/f4/lfsr_inst_n_8
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism             -0.194    -0.503    
    SLICE_X4Y60          FDCE (Hold_fdce_C_D)         0.070    -0.433    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.960%)  route 0.125ns (47.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.564    -0.565    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  fruits_unit/f2/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.125    -0.299    fruits_unit/f2/y_pos_reg_n_0_[6]
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.833    -0.335    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X14Y53         FDPE (Hold_fdpe_C_D)         0.085    -0.467    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDSE (Prop_fdse_C_Q)         0.164    -0.400 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.332    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.060    -0.504    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X2Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  fruits_unit/f4/x_pos_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.292    fruits_unit/f4/x_pos_reg_n_0_[8]
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.055    -0.470    fruits_unit/f4/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X4Y61          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.130    -0.269    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.218    -0.527    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.070    -0.457    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.814%)  route 0.131ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y54          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.131    -0.266    fruits_unit/f1/lfsr[8]
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.070    -0.455    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    menu_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    score_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23    fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10    fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    menu_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     player_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y51     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y51     rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y51     rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60     menu_unit/b1/sync_buffer_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruits_unit/frame_toggle_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruits_unit/frame_toggle_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruit_enable_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruit_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y51     rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.353ns (25.005%)  route 4.058ns (74.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I4_O)        0.328     0.999 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.848     1.848    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.355     2.203 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.741     2.944    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.263    37.147    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                 34.203    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.080ns (24.150%)  route 3.392ns (75.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.974     1.881    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.005 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.005    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X10Y64         FDCE (Setup_fdce_C_D)        0.081    37.494    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.494    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.080ns (24.884%)  route 3.260ns (75.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.842     1.749    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.124     1.873 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.077    37.541    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.541    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.002ns (26.029%)  route 2.848ns (73.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.332     1.003 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.379     1.383    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.081    37.329    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.329    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             36.110ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.142ns (29.292%)  route 2.757ns (70.708%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT4 (Prop_lut4_I0_O)        0.124     1.430 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.430    vga_timing_unit/h_pos[8]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.098    37.463    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.077    37.540    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.540    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 36.110    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.168ns (29.760%)  route 2.757ns (70.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.150     1.456 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.456    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.098    37.463    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.118    37.581    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 36.125    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.295    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.295    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.159ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.018ns (28.552%)  route 2.547ns (71.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.079     1.097    vga_timing_unit/v_pos
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.500    37.986    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.427    37.559    
                         clock uncertainty           -0.098    37.461    
    SLICE_X7Y66          FDCE (Setup_fdce_C_CE)      -0.205    37.256    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.159    

Slack (MET) :             36.223ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.018ns (28.365%)  route 2.571ns (71.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.872     0.155    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X9Y65          LUT3 (Prop_lut3_I2_O)        0.348     0.503 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.617     1.120    vga_timing_unit/h_pos[6]
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.921    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.413    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X9Y64          FDCE (Setup_fdce_C_D)       -0.067    37.343    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 36.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.484%)  route 0.182ns (46.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.182    -0.223    vga_timing_unit/Q[2]
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.091    -0.465    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.145%)  route 0.225ns (51.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=51, routed)          0.225    -0.153    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X6Y65          LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[1]
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.542    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120    -0.422    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (47.997%)  route 0.226ns (52.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=54, routed)          0.226    -0.179    vga_timing_unit/h_pos_reg[9]_0[7]
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.134 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    vga_timing_unit/h_pos[7]
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.449    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.950%)  route 0.268ns (59.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=36, routed)          0.268    -0.160    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    vga_timing_unit/h_pos[5]
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.214    -0.555    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.121    -0.434    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.207ns (44.892%)  route 0.254ns (55.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.043    -0.080 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.131    -0.410    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.207ns (44.064%)  route 0.263ns (55.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT4 (Prop_lut4_I2_O)        0.043    -0.099 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.133    -0.436    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.207ns (43.877%)  route 0.265ns (56.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=45, routed)          0.265    -0.114    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.043    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.856    -0.312    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.131    -0.411    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.130%)  route 0.254ns (54.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.045    -0.078 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.421    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.252%)  route 0.254ns (57.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.586    -0.543    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=46, routed)          0.254    -0.148    vga_timing_unit/Q[6]
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.229    -0.543    
    SLICE_X7Y66          FDCE (Hold_fdce_C_D)         0.091    -0.452    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.301%)  route 0.263ns (55.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.097 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.448    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y64     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y65     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y64     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y65     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y65     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y65     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y64     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y64     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y62     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y62     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y66     vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y65     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y65     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y64     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y64     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y64    vga_timing_unit/v_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y64    vga_timing_unit/v_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X11Y63    vga_timing_unit/v_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X11Y64    vga_timing_unit/v_pos_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 2.610ns (28.756%)  route 6.466ns (71.244%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 r  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 r  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.630     5.476    fruits_unit/f3/sel_i_49_2
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     5.600 r  fruits_unit/f3/sel_i_18/O
                         net (fo=1, routed)           0.282     5.882    vga_timing_unit/sel_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.006 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.596     6.602    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.450    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.884    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 2.610ns (28.821%)  route 6.446ns (71.179%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 f  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.613     5.459    vga_timing_unit/sel_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.297     5.880    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.004 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.578     6.582    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.450    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.884    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 2.610ns (29.395%)  route 6.269ns (70.605%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 r  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 f  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.648     2.971    fruits_unit/f3/sel_i_43_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  fruits_unit/f3/sel_i_51/O
                         net (fo=6, routed)           0.607     3.702    fruits_unit/f3/sel_i_51_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  fruits_unit/f3/sel_i_46/O
                         net (fo=5, routed)           0.660     4.486    fruits_unit/f3/sel_i_46_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  fruits_unit/f3/sel_i_36/O
                         net (fo=2, routed)           0.738     5.348    fruits_unit/f3/sel_i_49_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.472 f  fruits_unit/f3/sel_i_17__0/O
                         net (fo=1, routed)           0.360     5.831    fruits_unit/f3/sel_i_17__0_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.124     5.955 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.450     6.405    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.450    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.884    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 2.486ns (29.278%)  route 6.005ns (70.722%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.789     3.113    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.237 r  fruits_unit/f3/sel_i_30/O
                         net (fo=4, routed)           0.657     3.894    fruits_unit/f3/sel_i_30_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.018 r  fruits_unit/f3/sel_i_33/O
                         net (fo=5, routed)           0.577     4.595    fruits_unit/f3/sel_i_30_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.719 r  fruits_unit/f3/sel_i_26/O
                         net (fo=1, routed)           0.436     5.155    vga_timing_unit/sel
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.738     6.017    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.450    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.884    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.545ns (29.557%)  route 6.065ns (70.443%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.874     6.214    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.508     7.994    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.427     7.567    
                         clock uncertainty           -0.077     7.491    
    SLICE_X7Y52          FDCE (Setup_fdce_C_CE)      -0.205     7.286    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X15Y53         FDCE (Setup_fdce_C_CE)      -0.205     7.218    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.218    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.218    fruits_unit/f2/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.218    fruits_unit/f2/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 2.545ns (30.296%)  route 5.855ns (69.704%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.664     6.003    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.424    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.205     7.219    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  1.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDSE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.355    fruits_unit/f2/lfsr_inst/Q[0]
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.075    -0.489    fruits_unit/f2/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.281    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.194    -0.501    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.066    -0.435    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.592    -0.537    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X5Y51          FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.287    fruits_unit/f2/lfsr_inst_n_0
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.306    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.215    -0.521    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.070    -0.451    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.642%)  route 0.117ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X13Y51         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.306    fruits_unit/f3/lfsr_inst/Q[4]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/C
                         clock pessimism             -0.214    -0.548    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.076    -0.472    fruits_unit/f3/lfsr_inst/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X1Y60          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.397 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.265    fruits_unit/f4/lfsr_inst_n_8
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism             -0.194    -0.503    
    SLICE_X4Y60          FDCE (Hold_fdce_C_D)         0.070    -0.433    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.960%)  route 0.125ns (47.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.564    -0.565    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  fruits_unit/f2/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.125    -0.299    fruits_unit/f2/y_pos_reg_n_0_[6]
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.833    -0.335    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X14Y53         FDPE (Hold_fdpe_C_D)         0.085    -0.467    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDSE (Prop_fdse_C_Q)         0.164    -0.400 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.332    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.060    -0.504    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X2Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  fruits_unit/f4/x_pos_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.292    fruits_unit/f4/x_pos_reg_n_0_[8]
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.055    -0.470    fruits_unit/f4/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X4Y61          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.130    -0.269    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.218    -0.527    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.070    -0.457    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.814%)  route 0.131ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y54          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.131    -0.266    fruits_unit/f1/lfsr[8]
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.070    -0.455    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    menu_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    score_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23    fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10    fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    menu_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     player_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y51     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y51     rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y51     rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60     menu_unit/b1/sync_buffer_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y62     fruits_unit/f4/y_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruits_unit/frame_toggle_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruits_unit/frame_toggle_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruit_enable_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y62     fruit_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y52     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y51     rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.206ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.353ns (25.005%)  route 4.058ns (74.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I4_O)        0.328     0.999 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.848     1.848    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.355     2.203 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.741     2.944    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.095    37.413    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.263    37.150    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                 34.206    

Slack (MET) :             35.492ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.080ns (24.150%)  route 3.392ns (75.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.974     1.881    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.005 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.005    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.095    37.416    
    SLICE_X10Y64         FDCE (Setup_fdce_C_D)        0.081    37.497    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                 35.492    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.080ns (24.884%)  route 3.260ns (75.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.842     1.749    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.124     1.873 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.095    37.467    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.077    37.544    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.544    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.949ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.002ns (26.029%)  route 2.848ns (73.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.332     1.003 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.379     1.383    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.095    37.413    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.081    37.332    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 35.949    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.142ns (29.292%)  route 2.757ns (70.708%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT4 (Prop_lut4_I0_O)        0.124     1.430 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.430    vga_timing_unit/h_pos[8]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.095    37.466    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.077    37.543    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.543    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.168ns (29.760%)  route 2.757ns (70.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.150     1.456 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.456    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.095    37.466    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.118    37.584    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.584    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.131ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.095    37.467    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.298    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.298    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.131    

Slack (MET) :             36.131ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.095    37.467    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.298    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.298    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.131    

Slack (MET) :             36.162ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.018ns (28.552%)  route 2.547ns (71.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.079     1.097    vga_timing_unit/v_pos
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.500    37.986    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.427    37.559    
                         clock uncertainty           -0.095    37.464    
    SLICE_X7Y66          FDCE (Setup_fdce_C_CE)      -0.205    37.259    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.259    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.162    

Slack (MET) :             36.226ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.018ns (28.365%)  route 2.571ns (71.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.872     0.155    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X9Y65          LUT3 (Prop_lut3_I2_O)        0.348     0.503 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.617     1.120    vga_timing_unit/h_pos[6]
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.921    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.413    37.508    
                         clock uncertainty           -0.095    37.413    
    SLICE_X9Y64          FDCE (Setup_fdce_C_D)       -0.067    37.346    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 36.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.484%)  route 0.182ns (46.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.182    -0.223    vga_timing_unit/Q[2]
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.091    -0.465    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.145%)  route 0.225ns (51.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=51, routed)          0.225    -0.153    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X6Y65          LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[1]
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.542    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120    -0.422    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (47.997%)  route 0.226ns (52.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=54, routed)          0.226    -0.179    vga_timing_unit/h_pos_reg[9]_0[7]
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.134 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    vga_timing_unit/h_pos[7]
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.449    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.950%)  route 0.268ns (59.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=36, routed)          0.268    -0.160    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    vga_timing_unit/h_pos[5]
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.214    -0.555    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.121    -0.434    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.207ns (44.892%)  route 0.254ns (55.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.043    -0.080 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.131    -0.410    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.207ns (44.064%)  route 0.263ns (55.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT4 (Prop_lut4_I2_O)        0.043    -0.099 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.133    -0.436    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.207ns (43.877%)  route 0.265ns (56.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=45, routed)          0.265    -0.114    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.043    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.856    -0.312    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.131    -0.411    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.130%)  route 0.254ns (54.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.045    -0.078 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.421    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.252%)  route 0.254ns (57.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.586    -0.543    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=46, routed)          0.254    -0.148    vga_timing_unit/Q[6]
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.229    -0.543    
    SLICE_X7Y66          FDCE (Hold_fdce_C_D)         0.091    -0.452    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.301%)  route 0.263ns (55.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.097 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.448    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y64     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y65     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y64     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y65     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y65     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y65     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y64     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X8Y64     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y62     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y62     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X7Y66     vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y65     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y65     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y64     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y65     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y64     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y64     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y64    vga_timing_unit/v_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y64    vga_timing_unit/v_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X11Y63    vga_timing_unit/v_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X11Y64    vga_timing_unit/v_pos_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 2.652ns (31.071%)  route 5.883ns (68.929%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.570     4.933    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  fruits_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.572     5.629    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     6.132    vga_timing_unit_n_73
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.218     7.187    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)       -0.067     7.120    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.652ns (31.759%)  route 5.698ns (68.241%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.420     4.783    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.907 f  fruits_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.593     5.501    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.625 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.323     5.947    vga_timing_unit_n_71
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.218     7.187    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)       -0.067     7.120    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.404ns (30.756%)  route 5.412ns (69.244%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.746     4.408    fruits_unit/sel_i_13__1_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  fruits_unit/sel_i_10__1/O
                         net (fo=1, routed)           0.882     5.413    fruits_unit/apple_col[2]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.404ns (30.811%)  route 5.399ns (69.189%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.730     4.392    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.516 r  fruits_unit/sel_i_9__1/O
                         net (fo=1, routed)           0.884     5.400    fruits_unit/apple_col[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 2.404ns (31.036%)  route 5.342ns (68.964%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.734     4.396    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  fruits_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.823     5.343    fruits_unit/apple_col[1]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 2.404ns (31.041%)  route 5.341ns (68.959%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.731     4.393    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  fruits_unit/sel_i_8__1/O
                         net (fo=1, routed)           0.825     5.342    fruits_unit/apple_col[4]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 2.404ns (31.053%)  route 5.338ns (68.947%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.812     4.474    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.741     5.339    fruits_unit/apple_row[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.404ns (31.080%)  route 5.331ns (68.920%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.818     4.480    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.604 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.728     5.332    fruits_unit/apple_row[0]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.404ns (31.121%)  route 5.321ns (68.879%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.809     4.471    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.727     5.322    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.404ns (31.186%)  route 5.304ns (68.814%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.919     4.580    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  fruits_unit/sel_i_7__1/O
                         net (fo=1, routed)           0.601     5.306    fruits_unit/apple_col[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  1.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.403%)  route 0.800ns (77.597%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.519     0.091    vga_timing_unit/Q[5]
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.136 f  vga_timing_unit/sel_i_20/O
                         net (fo=1, routed)           0.054     0.189    vga_timing_unit/sel_i_20_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.227     0.462    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.002    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.181    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.384ns (35.286%)  route 0.704ns (64.714%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          0.276    -0.129    vga_timing_unit/Q[3]
    SLICE_X10Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  vga_timing_unit/sel_i_20__0/O
                         net (fo=1, routed)           0.000    -0.084    vga_timing_unit/sel_i_20__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.020 r  vga_timing_unit/sel_i_15/O[3]
                         net (fo=1, routed)           0.154     0.134    fruits_unit/sel_13[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.111     0.245 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.274     0.519    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.871    -0.297    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.218     0.008    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.191    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.370%)  route 0.850ns (78.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.532     0.104    vga_timing_unit/Q[5]
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.149 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.108     0.257    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.210     0.512    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.002    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.181    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X2Y62          FDPE (Hold_fdpe_C_CE)       -0.016    -0.019    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X2Y62          FDCE (Hold_fdce_C_CE)       -0.016    -0.019    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.248%)  route 0.586ns (69.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.148     0.297    player_unit/E[0]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.218    -0.006    
    SLICE_X5Y63          FDCE (Hold_fdce_C_CE)       -0.039    -0.045    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.898%)  route 0.874ns (79.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.527     0.099    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[5]
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  fruits_unit/f3/sel_i_14__1/O
                         net (fo=1, routed)           0.199     0.342    fruits_unit/f3/sel_i_14__1_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.045     0.387 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.149     0.536    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.002    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.181    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X0Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.042    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X1Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.042    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.271ns (26.178%)  route 0.764ns (73.822%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=46, routed)          0.572     0.144    vga_timing_unit/Q[9]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=10, routed)          0.192     0.381    player_unit/player_pos_x_reg[0]_0
    SLICE_X5Y63          MUXF7 (Prop_muxf7_S_O)       0.085     0.466 r  player_unit/player_pos_x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.466    player_unit/player_pos_x_next[6]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.218    -0.006    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.105     0.099    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 2.610ns (28.756%)  route 6.466ns (71.244%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 r  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 r  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.630     5.476    fruits_unit/f3/sel_i_49_2
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     5.600 r  fruits_unit/f3/sel_i_18/O
                         net (fo=1, routed)           0.282     5.882    vga_timing_unit/sel_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.006 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.596     6.602    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 2.610ns (28.821%)  route 6.446ns (71.179%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 f  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.613     5.459    vga_timing_unit/sel_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.297     5.880    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.004 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.578     6.582    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 2.610ns (29.395%)  route 6.269ns (70.605%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 r  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 f  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.648     2.971    fruits_unit/f3/sel_i_43_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  fruits_unit/f3/sel_i_51/O
                         net (fo=6, routed)           0.607     3.702    fruits_unit/f3/sel_i_51_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  fruits_unit/f3/sel_i_46/O
                         net (fo=5, routed)           0.660     4.486    fruits_unit/f3/sel_i_46_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  fruits_unit/f3/sel_i_36/O
                         net (fo=2, routed)           0.738     5.348    fruits_unit/f3/sel_i_49_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.472 f  fruits_unit/f3/sel_i_17__0/O
                         net (fo=1, routed)           0.360     5.831    fruits_unit/f3/sel_i_17__0_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.124     5.955 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.450     6.405    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 2.486ns (29.278%)  route 6.005ns (70.722%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.789     3.113    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.237 r  fruits_unit/f3/sel_i_30/O
                         net (fo=4, routed)           0.657     3.894    fruits_unit/f3/sel_i_30_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.018 r  fruits_unit/f3/sel_i_33/O
                         net (fo=5, routed)           0.577     4.595    fruits_unit/f3/sel_i_30_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.719 r  fruits_unit/f3/sel_i_26/O
                         net (fo=1, routed)           0.436     5.155    vga_timing_unit/sel
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.738     6.017    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.545ns (29.557%)  route 6.065ns (70.443%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.874     6.214    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.508     7.994    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.427     7.567    
                         clock uncertainty           -0.077     7.490    
    SLICE_X7Y52          FDCE (Setup_fdce_C_CE)      -0.205     7.285    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDCE (Setup_fdce_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 2.545ns (30.296%)  route 5.855ns (69.704%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.664     6.003    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.205     7.218    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDSE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.355    fruits_unit/f2/lfsr_inst/Q[0]
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.075    -0.412    fruits_unit/f2/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.281    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.194    -0.501    
                         clock uncertainty            0.077    -0.424    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.066    -0.358    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.592    -0.537    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X5Y51          FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.287    fruits_unit/f2/lfsr_inst_n_0
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.306    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.215    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.070    -0.374    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.642%)  route 0.117ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X13Y51         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.306    fruits_unit/f3/lfsr_inst/Q[4]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/C
                         clock pessimism             -0.214    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.076    -0.395    fruits_unit/f3/lfsr_inst/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X1Y60          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.397 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.265    fruits_unit/f4/lfsr_inst_n_8
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.077    -0.426    
    SLICE_X4Y60          FDCE (Hold_fdce_C_D)         0.070    -0.356    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.960%)  route 0.125ns (47.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.564    -0.565    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  fruits_unit/f2/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.125    -0.299    fruits_unit/f2/y_pos_reg_n_0_[6]
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.833    -0.335    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X14Y53         FDPE (Hold_fdpe_C_D)         0.085    -0.390    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDSE (Prop_fdse_C_Q)         0.164    -0.400 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.332    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.060    -0.427    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X2Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  fruits_unit/f4/x_pos_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.292    fruits_unit/f4/x_pos_reg_n_0_[8]
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.077    -0.448    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.055    -0.393    fruits_unit/f4/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X4Y61          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.130    -0.269    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.218    -0.527    
                         clock uncertainty            0.077    -0.450    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.070    -0.380    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.814%)  route 0.131ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y54          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.131    -0.266    fruits_unit/f1/lfsr[8]
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.077    -0.448    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.070    -0.378    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 2.652ns (31.071%)  route 5.883ns (68.929%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.570     4.933    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  fruits_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.572     5.629    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     6.132    vga_timing_unit_n_73
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.215     7.190    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)       -0.067     7.123    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.652ns (31.759%)  route 5.698ns (68.241%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.420     4.783    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.907 f  fruits_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.593     5.501    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.625 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.323     5.947    vga_timing_unit_n_71
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.215     7.190    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)       -0.067     7.123    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.404ns (30.756%)  route 5.412ns (69.244%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.746     4.408    fruits_unit/sel_i_13__1_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  fruits_unit/sel_i_10__1/O
                         net (fo=1, routed)           0.882     5.413    fruits_unit/apple_col[2]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.404ns (30.811%)  route 5.399ns (69.189%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.730     4.392    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.516 r  fruits_unit/sel_i_9__1/O
                         net (fo=1, routed)           0.884     5.400    fruits_unit/apple_col[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 2.404ns (31.036%)  route 5.342ns (68.964%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.734     4.396    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  fruits_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.823     5.343    fruits_unit/apple_col[1]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 2.404ns (31.041%)  route 5.341ns (68.959%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.731     4.393    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  fruits_unit/sel_i_8__1/O
                         net (fo=1, routed)           0.825     5.342    fruits_unit/apple_col[4]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 2.404ns (31.053%)  route 5.338ns (68.947%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.812     4.474    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.741     5.339    fruits_unit/apple_row[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.404ns (31.080%)  route 5.331ns (68.920%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.818     4.480    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.604 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.728     5.332    fruits_unit/apple_row[0]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.404ns (31.121%)  route 5.321ns (68.879%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.809     4.471    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.727     5.322    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.404ns (31.186%)  route 5.304ns (68.814%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.919     4.580    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  fruits_unit/sel_i_7__1/O
                         net (fo=1, routed)           0.601     5.306    fruits_unit/apple_col[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.403%)  route 0.800ns (77.597%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.519     0.091    vga_timing_unit/Q[5]
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.136 f  vga_timing_unit/sel_i_20/O
                         net (fo=1, routed)           0.054     0.189    vga_timing_unit/sel_i_20_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.227     0.462    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.178    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.384ns (35.286%)  route 0.704ns (64.714%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          0.276    -0.129    vga_timing_unit/Q[3]
    SLICE_X10Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  vga_timing_unit/sel_i_20__0/O
                         net (fo=1, routed)           0.000    -0.084    vga_timing_unit/sel_i_20__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.020 r  vga_timing_unit/sel_i_15/O[3]
                         net (fo=1, routed)           0.154     0.134    fruits_unit/sel_13[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.111     0.245 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.274     0.519    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.871    -0.297    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.005    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.188    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.370%)  route 0.850ns (78.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.532     0.104    vga_timing_unit/Q[5]
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.149 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.108     0.257    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.210     0.512    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.178    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X2Y62          FDPE (Hold_fdpe_C_CE)       -0.016    -0.023    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X2Y62          FDCE (Hold_fdce_C_CE)       -0.016    -0.023    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.248%)  route 0.586ns (69.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.148     0.297    player_unit/E[0]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y63          FDCE (Hold_fdce_C_CE)       -0.039    -0.049    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.898%)  route 0.874ns (79.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.527     0.099    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[5]
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  fruits_unit/f3/sel_i_14__1/O
                         net (fo=1, routed)           0.199     0.342    fruits_unit/f3/sel_i_14__1_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.045     0.387 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.149     0.536    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.178    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X0Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.046    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.046    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.271ns (26.178%)  route 0.764ns (73.822%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=46, routed)          0.572     0.144    vga_timing_unit/Q[9]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=10, routed)          0.192     0.381    player_unit/player_pos_x_reg[0]_0
    SLICE_X5Y63          MUXF7 (Prop_muxf7_S_O)       0.085     0.466 r  player_unit/player_pos_x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.466    player_unit/player_pos_x_next[6]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.105     0.095    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.353ns (25.005%)  route 4.058ns (74.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I4_O)        0.328     0.999 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.848     1.848    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.355     2.203 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.741     2.944    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.263    37.147    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                 34.203    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.080ns (24.150%)  route 3.392ns (75.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.974     1.881    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.005 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.005    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X10Y64         FDCE (Setup_fdce_C_D)        0.081    37.494    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.494    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.080ns (24.884%)  route 3.260ns (75.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.842     1.749    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.124     1.873 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.077    37.541    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.541    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.002ns (26.029%)  route 2.848ns (73.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.332     1.003 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.379     1.383    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.081    37.329    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.329    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             36.110ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.142ns (29.292%)  route 2.757ns (70.708%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT4 (Prop_lut4_I0_O)        0.124     1.430 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.430    vga_timing_unit/h_pos[8]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.098    37.463    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.077    37.540    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.540    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 36.110    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.168ns (29.760%)  route 2.757ns (70.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.150     1.456 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.456    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.098    37.463    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.118    37.581    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 36.125    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.295    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.295    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.159ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.018ns (28.552%)  route 2.547ns (71.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.079     1.097    vga_timing_unit/v_pos
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.500    37.986    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.427    37.559    
                         clock uncertainty           -0.098    37.461    
    SLICE_X7Y66          FDCE (Setup_fdce_C_CE)      -0.205    37.256    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.159    

Slack (MET) :             36.223ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.018ns (28.365%)  route 2.571ns (71.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.872     0.155    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X9Y65          LUT3 (Prop_lut3_I2_O)        0.348     0.503 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.617     1.120    vga_timing_unit/h_pos[6]
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.921    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.413    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X9Y64          FDCE (Setup_fdce_C_D)       -0.067    37.343    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 36.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.484%)  route 0.182ns (46.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.182    -0.223    vga_timing_unit/Q[2]
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.098    -0.458    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.091    -0.367    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.145%)  route 0.225ns (51.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=51, routed)          0.225    -0.153    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X6Y65          LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[1]
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.542    
                         clock uncertainty            0.098    -0.444    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120    -0.324    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (47.997%)  route 0.226ns (52.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=54, routed)          0.226    -0.179    vga_timing_unit/h_pos_reg[9]_0[7]
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.134 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    vga_timing_unit/h_pos[7]
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.098    -0.471    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.351    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.950%)  route 0.268ns (59.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=36, routed)          0.268    -0.160    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    vga_timing_unit/h_pos[5]
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.214    -0.555    
                         clock uncertainty            0.098    -0.457    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.121    -0.336    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.207ns (44.892%)  route 0.254ns (55.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.043    -0.080 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.131    -0.312    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.207ns (44.064%)  route 0.263ns (55.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT4 (Prop_lut4_I2_O)        0.043    -0.099 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.098    -0.471    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.133    -0.338    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.207ns (43.877%)  route 0.265ns (56.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=45, routed)          0.265    -0.114    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.043    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.856    -0.312    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.098    -0.444    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.131    -0.313    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.130%)  route 0.254ns (54.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.045    -0.078 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.323    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.252%)  route 0.254ns (57.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.586    -0.543    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=46, routed)          0.254    -0.148    vga_timing_unit/Q[6]
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.229    -0.543    
                         clock uncertainty            0.098    -0.445    
    SLICE_X7Y66          FDCE (Hold_fdce_C_D)         0.091    -0.354    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.301%)  route 0.263ns (55.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.097 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.098    -0.471    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.350    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 2.610ns (28.756%)  route 6.466ns (71.244%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 r  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 r  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.630     5.476    fruits_unit/f3/sel_i_49_2
    SLICE_X10Y69         LUT6 (Prop_lut6_I4_O)        0.124     5.600 r  fruits_unit/f3/sel_i_18/O
                         net (fo=1, routed)           0.282     5.882    vga_timing_unit/sel_4
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.006 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.596     6.602    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 2.610ns (28.821%)  route 6.446ns (71.179%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.419     2.742    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124     2.866 r  fruits_unit/f3/sel_i_50/O
                         net (fo=5, routed)           0.851     3.718    fruits_unit/f3/sel_i_50_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  fruits_unit/f3/sel_i_45/O
                         net (fo=4, routed)           0.880     4.722    fruits_unit/f3/sel_i_45_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.124     4.846 f  fruits_unit/f3/sel_i_27/O
                         net (fo=3, routed)           0.613     5.459    vga_timing_unit/sel_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.583 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.297     5.880    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.004 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.578     6.582    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 2.610ns (29.395%)  route 6.269ns (70.605%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 r  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 f  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.648     2.971    fruits_unit/f3/sel_i_43_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.095 r  fruits_unit/f3/sel_i_51/O
                         net (fo=6, routed)           0.607     3.702    fruits_unit/f3/sel_i_51_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     3.826 r  fruits_unit/f3/sel_i_46/O
                         net (fo=5, routed)           0.660     4.486    fruits_unit/f3/sel_i_46_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I1_O)        0.124     4.610 r  fruits_unit/f3/sel_i_36/O
                         net (fo=2, routed)           0.738     5.348    fruits_unit/f3/sel_i_49_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.472 f  fruits_unit/f3/sel_i_17__0/O
                         net (fo=1, routed)           0.360     5.831    fruits_unit/f3/sel_i_17__0_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.124     5.955 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.450     6.405    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 fruits_unit/f2/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 2.486ns (29.278%)  route 6.005ns (70.722%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.545    -2.474    fruits_unit/f2/clk_100mhz
    SLICE_X11Y69         FDCE                                         r  fruits_unit/f2/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.018 r  fruits_unit/f2/score_reg[1]/Q
                         net (fo=10, routed)          0.704    -1.313    fruits_unit/f2/score_reg[9]_0[0]
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.124    -1.189 r  fruits_unit/f2/score2__2_carry_i_3/O
                         net (fo=2, routed)           0.670    -0.520    fruits_unit/f2/score_reg[1]_0[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124    -0.396 r  fruits_unit/f2/score2__2_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.396    fruits_unit/f2_n_78
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.137 r  fruits_unit/score2__2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.137    fruits_unit/score2__2_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.460 f  fruits_unit/score2__2_carry__0/O[1]
                         net (fo=7, routed)           1.020     1.481    fruits_unit/score2[5]
    SLICE_X11Y73         LUT5 (Prop_lut5_I3_O)        0.306     1.787 r  fruits_unit/sel_i_55/O
                         net (fo=1, routed)           0.413     2.200    fruits_unit/f3/sel_i_26_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.324 f  fruits_unit/f3/sel_i_43/O
                         net (fo=18, routed)          0.789     3.113    fruits_unit/f3/sel_i_43_n_0
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.237 r  fruits_unit/f3/sel_i_30/O
                         net (fo=4, routed)           0.657     3.894    fruits_unit/f3/sel_i_30_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     4.018 r  fruits_unit/f3/sel_i_33/O
                         net (fo=5, routed)           0.577     4.595    fruits_unit/f3/sel_i_30_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.719 r  fruits_unit/f3/sel_i_26/O
                         net (fo=1, routed)           0.436     5.155    vga_timing_unit/sel
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.279 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.738     6.017    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.467     7.954    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism             -0.427     7.527    
                         clock uncertainty           -0.077     7.449    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.883    score_unit/sel
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.545ns (29.557%)  route 6.065ns (70.443%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.874     6.214    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.508     7.994    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.427     7.567    
                         clock uncertainty           -0.077     7.490    
    SLICE_X7Y52          FDCE (Setup_fdce_C_CE)      -0.205     7.285    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.285    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDCE (Setup_fdce_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.545ns (30.291%)  route 5.857ns (69.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.627     5.391    fruits_unit/f2/y_pos_reg[0]_2
    SLICE_X13Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.515 r  fruits_unit/f2/y_pos[9]_i_1__2/O
                         net (fo=10, routed)          0.490     6.005    fruits_unit/f2/y_pos
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Setup_fdpe_C_CE)      -0.205     7.217    fruits_unit/f2/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 2.545ns (30.296%)  route 5.855ns (69.704%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.622    -2.397    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456    -1.941 r  player_unit/player_pos_x_reg[2]/Q
                         net (fo=53, routed)          1.356    -0.585    player_unit/player_pos_x_reg[9]_0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    -0.461 r  player_unit/player_on4_carry_i_10/O
                         net (fo=10, routed)          0.668     0.207    player_unit/player_pos_x_reg[6]_0
    SLICE_X5Y59          LUT4 (Prop_lut4_I2_O)        0.124     0.331 r  player_unit/d_bit_return2_carry_i_5/O
                         net (fo=1, routed)           0.000     0.331    collision_detector/d_bit_return2_carry__0_1[3]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.732 r  collision_detector/d_bit_return2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.732    collision_detector/d_bit_return2_carry_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.889 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.697     1.586    collision_detector/CO[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I2_O)        0.355     1.941 f  collision_detector/y_pos[8]_i_5__0/O
                         net (fo=2, routed)           0.552     2.493    collision_detector/y_pos[8]_i_5__0_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I0_O)        0.326     2.819 f  collision_detector/y_pos[8]_i_8/O
                         net (fo=2, routed)           0.980     3.799    collision_detector/y_pos[8]_i_8_n_0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.150     3.949 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.487     4.436    collision_detector/player_pos_x_reg[9]_2
    SLICE_X8Y56          LUT2 (Prop_lut2_I0_O)        0.328     4.764 f  collision_detector/x_pos[8]_i_2__1/O
                         net (fo=8, routed)           0.451     5.215    collision_detector/first_run_reg_1
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     5.339 r  collision_detector/x_pos[8]_i_1__2/O
                         net (fo=9, routed)           0.664     6.003    fruits_unit/f2/x_pos_reg[0]_0[0]
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X9Y51          FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X9Y51          FDCE (Setup_fdce_C_CE)      -0.205     7.218    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDSE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  fruits_unit/f2/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.355    fruits_unit/f2/lfsr_inst/Q[0]
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X11Y51         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.075    -0.412    fruits_unit/f2/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.281    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.194    -0.501    
                         clock uncertainty            0.077    -0.424    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.066    -0.358    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.592    -0.537    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X5Y51          FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  fruits_unit/f2/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.287    fruits_unit/f2/lfsr_inst_n_0
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.306    fruits_unit/f2/clk_100mhz
    SLICE_X7Y52          FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.215    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X7Y52          FDCE (Hold_fdce_C_D)         0.070    -0.374    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.642%)  route 0.117ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X13Y51         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fruits_unit/f3/lfsr_inst/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.306    fruits_unit/f3/lfsr_inst/Q[4]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[5]/C
                         clock pessimism             -0.214    -0.548    
                         clock uncertainty            0.077    -0.471    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.076    -0.395    fruits_unit/f3/lfsr_inst/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X1Y60          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.397 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.265    fruits_unit/f4/lfsr_inst_n_8
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[0]/C
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.077    -0.426    
    SLICE_X4Y60          FDCE (Hold_fdce_C_D)         0.070    -0.356    fruits_unit/f4/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.960%)  route 0.125ns (47.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.564    -0.565    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.424 r  fruits_unit/f2/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.125    -0.299    fruits_unit/f2/y_pos_reg_n_0_[6]
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.833    -0.335    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X14Y53         FDPE (Hold_fdpe_C_D)         0.085    -0.390    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.565    -0.564    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDSE (Prop_fdse_C_Q)         0.164    -0.400 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.332    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.834    -0.334    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X12Y50         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.564    
                         clock uncertainty            0.077    -0.487    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.060    -0.427    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X2Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  fruits_unit/f4/x_pos_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.292    fruits_unit/f4/x_pos_reg_n_0_[8]
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y61          FDCE                                         r  fruits_unit/f4/x_reg[8]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.077    -0.448    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.055    -0.393    fruits_unit/f4/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.589    -0.540    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X4Y61          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.130    -0.269    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X5Y61          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.218    -0.527    
                         clock uncertainty            0.077    -0.450    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.070    -0.380    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.814%)  route 0.131ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y54          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.131    -0.266    fruits_unit/f1/lfsr[8]
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X5Y54          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.077    -0.448    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.070    -0.378    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 2.652ns (31.071%)  route 5.883ns (68.929%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.570     4.933    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  fruits_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.572     5.629    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     6.132    vga_timing_unit_n_73
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.218     7.187    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)       -0.067     7.120    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.652ns (31.759%)  route 5.698ns (68.241%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.420     4.783    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.907 f  fruits_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.593     5.501    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.625 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.323     5.947    vga_timing_unit_n_71
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.218     7.187    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)       -0.067     7.120    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.404ns (30.756%)  route 5.412ns (69.244%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.746     4.408    fruits_unit/sel_i_13__1_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  fruits_unit/sel_i_10__1/O
                         net (fo=1, routed)           0.882     5.413    fruits_unit/apple_col[2]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.404ns (30.811%)  route 5.399ns (69.189%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.730     4.392    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.516 r  fruits_unit/sel_i_9__1/O
                         net (fo=1, routed)           0.884     5.400    fruits_unit/apple_col[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 2.404ns (31.036%)  route 5.342ns (68.964%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.734     4.396    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  fruits_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.823     5.343    fruits_unit/apple_col[1]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 2.404ns (31.041%)  route 5.341ns (68.959%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.731     4.393    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  fruits_unit/sel_i_8__1/O
                         net (fo=1, routed)           0.825     5.342    fruits_unit/apple_col[4]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 2.404ns (31.053%)  route 5.338ns (68.947%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.812     4.474    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.741     5.339    fruits_unit/apple_row[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.404ns (31.080%)  route 5.331ns (68.920%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.818     4.480    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.604 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.728     5.332    fruits_unit/apple_row[0]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.404ns (31.121%)  route 5.321ns (68.879%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.809     4.471    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.727     5.322    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.404ns (31.186%)  route 5.304ns (68.814%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.919     4.580    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  fruits_unit/sel_i_7__1/O
                         net (fo=1, routed)           0.601     5.306    fruits_unit/apple_col[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.156    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.590    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  1.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.403%)  route 0.800ns (77.597%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.519     0.091    vga_timing_unit/Q[5]
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.136 f  vga_timing_unit/sel_i_20/O
                         net (fo=1, routed)           0.054     0.189    vga_timing_unit/sel_i_20_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.227     0.462    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.002    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.181    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.384ns (35.286%)  route 0.704ns (64.714%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          0.276    -0.129    vga_timing_unit/Q[3]
    SLICE_X10Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  vga_timing_unit/sel_i_20__0/O
                         net (fo=1, routed)           0.000    -0.084    vga_timing_unit/sel_i_20__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.020 r  vga_timing_unit/sel_i_15/O[3]
                         net (fo=1, routed)           0.154     0.134    fruits_unit/sel_13[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.111     0.245 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.274     0.519    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.871    -0.297    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.218     0.008    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.191    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.370%)  route 0.850ns (78.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.532     0.104    vga_timing_unit/Q[5]
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.149 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.108     0.257    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.210     0.512    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.002    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.181    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X2Y62          FDPE (Hold_fdpe_C_CE)       -0.016    -0.019    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X2Y62          FDCE (Hold_fdce_C_CE)       -0.016    -0.019    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.248%)  route 0.586ns (69.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.148     0.297    player_unit/E[0]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.218    -0.006    
    SLICE_X5Y63          FDCE (Hold_fdce_C_CE)       -0.039    -0.045    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.898%)  route 0.874ns (79.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.527     0.099    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[5]
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  fruits_unit/f3/sel_i_14__1/O
                         net (fo=1, routed)           0.199     0.342    fruits_unit/f3/sel_i_14__1_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.045     0.387 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.149     0.536    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.002    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.181    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X0Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.042    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.218    -0.003    
    SLICE_X1Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.042    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.271ns (26.178%)  route 0.764ns (73.822%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=46, routed)          0.572     0.144    vga_timing_unit/Q[9]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=10, routed)          0.192     0.381    player_unit/player_pos_x_reg[0]_0
    SLICE_X5Y63          MUXF7 (Prop_muxf7_S_O)       0.085     0.466 r  player_unit/player_pos_x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.466    player_unit/player_pos_x_next[6]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.218    -0.006    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.105     0.099    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 2.652ns (31.071%)  route 5.883ns (68.929%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.570     4.933    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.124     5.057 f  fruits_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.572     5.629    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     6.132    vga_timing_unit_n_73
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X3Y53          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.215     7.190    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)       -0.067     7.123    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.652ns (31.759%)  route 5.698ns (68.241%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.578     4.240    fruits_unit/sel_i_13__1_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124     4.364 r  fruits_unit/rgb_reg[7]_i_5/O
                         net (fo=3, routed)           0.420     4.783    fruits_unit/rgb_reg[7]_i_5_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.907 f  fruits_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.593     5.501    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.124     5.625 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.323     5.947    vga_timing_unit_n_71
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.509     7.995    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.405    
                         clock uncertainty           -0.215     7.190    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)       -0.067     7.123    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.404ns (30.756%)  route 5.412ns (69.244%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.746     4.408    fruits_unit/sel_i_13__1_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.532 r  fruits_unit/sel_i_10__1/O
                         net (fo=1, routed)           0.882     5.413    fruits_unit/apple_col[2]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.404ns (30.811%)  route 5.399ns (69.189%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.730     4.392    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.516 r  fruits_unit/sel_i_9__1/O
                         net (fo=1, routed)           0.884     5.400    fruits_unit/apple_col[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 2.404ns (31.036%)  route 5.342ns (68.964%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.734     4.396    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  fruits_unit/sel_i_11__1/O
                         net (fo=1, routed)           0.823     5.343    fruits_unit/apple_col[1]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 2.404ns (31.041%)  route 5.341ns (68.959%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.731     4.393    fruits_unit/sel_i_13__1_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  fruits_unit/sel_i_8__1/O
                         net (fo=1, routed)           0.825     5.342    fruits_unit/apple_col[4]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 2.404ns (31.053%)  route 5.338ns (68.947%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.812     4.474    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  fruits_unit/sel_i_1__1/O
                         net (fo=1, routed)           0.741     5.339    fruits_unit/apple_row[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.404ns (31.080%)  route 5.331ns (68.920%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.818     4.480    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.604 r  fruits_unit/sel_i_6__1/O
                         net (fo=1, routed)           0.728     5.332    fruits_unit/apple_row[0]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.404ns (31.121%)  route 5.321ns (68.879%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.809     4.471    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.595 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.727     5.322    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.404ns (31.186%)  route 5.304ns (68.814%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.616    -2.403    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.885 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          1.484    -0.401    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y52          LUT4 (Prop_lut4_I1_O)        0.124    -0.277 r  fruits_unit/f1/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    -0.277    fruits_unit/f1_n_31
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.273 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.273    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.544 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=14, routed)          1.035     1.580    fruits_unit/fruit_color414_in
    SLICE_X4Y52          LUT4 (Prop_lut4_I1_O)        0.373     1.953 f  fruits_unit/sel__1_i_14/O
                         net (fo=24, routed)          0.607     2.560    fruits_unit/sel__1_i_14_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.118     2.678 r  fruits_unit/sel__0_i_13/O
                         net (fo=18, routed)          0.658     3.336    fruits_unit/sel__0_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.326     3.662 r  fruits_unit/sel_i_13__1/O
                         net (fo=18, routed)          0.919     4.580    fruits_unit/sel_i_13__1_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  fruits_unit/sel_i_7__1/O
                         net (fo=1, routed)           0.601     5.306    fruits_unit/apple_col[5]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.477     7.964    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.215     7.159    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.593    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.231ns (22.403%)  route 0.800ns (77.597%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.519     0.091    vga_timing_unit/Q[5]
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.136 f  vga_timing_unit/sel_i_20/O
                         net (fo=1, routed)           0.054     0.189    vga_timing_unit/sel_i_20_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.227     0.462    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.178    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.384ns (35.286%)  route 0.704ns (64.714%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          0.276    -0.129    vga_timing_unit/Q[3]
    SLICE_X10Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  vga_timing_unit/sel_i_20__0/O
                         net (fo=1, routed)           0.000    -0.084    vga_timing_unit/sel_i_20__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.020 r  vga_timing_unit/sel_i_15/O[3]
                         net (fo=1, routed)           0.154     0.134    fruits_unit/sel_13[2]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.111     0.245 r  fruits_unit/sel_i_3__1/O
                         net (fo=1, routed)           0.274     0.519    fruits_unit/apple_row[3]
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.871    -0.297    fruits_unit/clk_100mhz
    RAMB36_X0Y12         RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.005    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.188    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.370%)  route 0.850ns (78.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.532     0.104    vga_timing_unit/Q[5]
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.149 f  vga_timing_unit/sel_i_25/O
                         net (fo=1, routed)           0.108     0.257    vga_timing_unit/sel_i_25_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.210     0.512    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.178    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X2Y62          FDPE (Hold_fdpe_C_CE)       -0.016    -0.023    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.707%)  route 0.601ns (70.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X2Y62          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X2Y62          FDCE (Hold_fdce_C_CE)       -0.016    -0.023    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.248%)  route 0.586ns (69.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.148     0.297    player_unit/E[0]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y63          FDCE (Hold_fdce_C_CE)       -0.039    -0.049    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.898%)  route 0.874ns (79.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          0.527     0.099    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[5]
    SLICE_X11Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  fruits_unit/f3/sel_i_14__1/O
                         net (fo=1, routed)           0.199     0.342    fruits_unit/f3/sel_i_14__1_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.045     0.387 r  fruits_unit/f3/sel_i_1/O
                         net (fo=1, routed)           0.149     0.536    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    score_unit/clk_100mhz
    RAMB18_X0Y28         RAMB18E1                                     r  score_unit/sel/CLKARDCLK
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.178    score_unit/sel
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X0Y62          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X0Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.046    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.709%)  route 0.601ns (70.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=49, routed)          0.178    -0.201    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.156 r  vga_timing_unit/player_pos_x[9]_i_3/O
                         net (fo=6, routed)           0.260     0.105    vga_timing_unit/p_10_in
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.150 r  vga_timing_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.163     0.313    player_unit/E[0]
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.859    -0.309    player_unit/clk_100mhz
    SLICE_X1Y62          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.215    -0.007    
    SLICE_X1Y62          FDPE (Hold_fdpe_C_CE)       -0.039    -0.046    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.271ns (26.178%)  route 0.764ns (73.822%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=46, routed)          0.572     0.144    vga_timing_unit/Q[9]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  vga_timing_unit/player_pos_x[9]_i_6/O
                         net (fo=10, routed)          0.192     0.381    player_unit/player_pos_x_reg[0]_0
    SLICE_X5Y63          MUXF7 (Prop_muxf7_S_O)       0.085     0.466 r  player_unit/player_pos_x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.466    player_unit/player_pos_x_next[6]
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.856    -0.312    player_unit/clk_100mhz
    SLICE_X5Y63          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism              0.087    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.105     0.095    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.353ns (25.005%)  route 4.058ns (74.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I4_O)        0.328     0.999 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.848     1.848    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.355     2.203 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.741     2.944    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.263    37.147    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                 34.203    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.080ns (24.150%)  route 3.392ns (75.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.974     1.881    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.005 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.005    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X10Y64         FDCE (Setup_fdce_C_D)        0.081    37.494    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.494    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.080ns (24.884%)  route 3.260ns (75.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -2.011 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=52, routed)          1.343    -0.668    vga_timing_unit/Q[5]
    SLICE_X6Y63          LUT4 (Prop_lut4_I0_O)        0.152    -0.516 r  vga_timing_unit/v_pos[9]_i_6/O
                         net (fo=2, routed)           1.075     0.559    vga_timing_unit/v_pos[9]_i_6_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.348     0.907 f  vga_timing_unit/v_pos[3]_i_2/O
                         net (fo=2, routed)           0.842     1.749    vga_timing_unit/v_pos[3]_i_2_n_0
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.124     1.873 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.077    37.541    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.541    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.946ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.002ns (26.029%)  route 2.848ns (73.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=53, routed)          2.187     0.238    vga_timing_unit/Q[3]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.152     0.390 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=3, routed)           0.281     0.671    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.332     1.003 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.379     1.383    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.414    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.081    37.329    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.329    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 35.946    

Slack (MET) :             36.110ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.142ns (29.292%)  route 2.757ns (70.708%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT4 (Prop_lut4_I0_O)        0.124     1.430 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.430    vga_timing_unit/h_pos[8]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.098    37.463    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.077    37.540    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.540    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 36.110    

Slack (MET) :             36.125ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.168ns (29.760%)  route 2.757ns (70.240%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 f  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 f  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.288     1.306    vga_timing_unit/v_pos
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.150     1.456 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.456    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.427    37.561    
                         clock uncertainty           -0.098    37.463    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.118    37.581    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 36.125    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.295    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.018ns (27.997%)  route 2.618ns (72.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.149     1.167    vga_timing_unit/v_pos
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.503    37.989    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.562    
                         clock uncertainty           -0.098    37.464    
    SLICE_X6Y62          FDCE (Setup_fdce_C_CE)      -0.169    37.295    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.159ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.018ns (28.552%)  route 2.547ns (71.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.387    -0.330    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.348     0.018 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=12, routed)          1.079     1.097    vga_timing_unit/v_pos
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.500    37.986    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.427    37.559    
                         clock uncertainty           -0.098    37.461    
    SLICE_X7Y66          FDCE (Setup_fdce_C_CE)      -0.205    37.256    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 36.159    

Slack (MET) :             36.223ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.018ns (28.365%)  route 2.571ns (71.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.550    -2.469    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518    -1.951 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=46, routed)          1.082    -0.869    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.152    -0.717 r  vga_timing_unit/h_pos[6]_i_2/O
                         net (fo=3, routed)           0.872     0.155    vga_timing_unit/h_pos[6]_i_2_n_0
    SLICE_X9Y65          LUT3 (Prop_lut3_I2_O)        0.348     0.503 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.617     1.120    vga_timing_unit/h_pos[6]
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.921    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.413    37.508    
                         clock uncertainty           -0.098    37.410    
    SLICE_X9Y64          FDCE (Setup_fdce_C_D)       -0.067    37.343    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 36.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.484%)  route 0.182ns (46.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.182    -0.223    vga_timing_unit/Q[2]
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.098    -0.458    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.091    -0.367    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.145%)  route 0.225ns (51.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=51, routed)          0.225    -0.153    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X6Y65          LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    vga_timing_unit/h_pos[1]
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.542    
                         clock uncertainty            0.098    -0.444    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120    -0.324    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (47.997%)  route 0.226ns (52.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=54, routed)          0.226    -0.179    vga_timing_unit/h_pos_reg[9]_0[7]
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.134 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    vga_timing_unit/h_pos[7]
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.098    -0.471    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.351    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.950%)  route 0.268ns (59.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=36, routed)          0.268    -0.160    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    vga_timing_unit/h_pos[5]
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.214    -0.555    
                         clock uncertainty            0.098    -0.457    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.121    -0.336    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.207ns (44.892%)  route 0.254ns (55.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I1_O)        0.043    -0.080 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.131    -0.312    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.207ns (44.064%)  route 0.263ns (55.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT4 (Prop_lut4_I2_O)        0.043    -0.099 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.098    -0.471    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.133    -0.338    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.207ns (43.877%)  route 0.265ns (56.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.587    -0.542    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=45, routed)          0.265    -0.114    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.043    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.856    -0.312    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.098    -0.444    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.131    -0.313    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.130%)  route 0.254ns (54.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.588    -0.541    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.377 f  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.254    -0.123    vga_timing_unit/Q[0]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.045    -0.078 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.323    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.252%)  route 0.254ns (57.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.586    -0.543    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=46, routed)          0.254    -0.148    vga_timing_unit/Q[6]
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.229    -0.543    
                         clock uncertainty            0.098    -0.445    
    SLICE_X7Y66          FDCE (Hold_fdce_C_D)         0.091    -0.354    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.301%)  route 0.263ns (55.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560    -0.569    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=56, routed)          0.263    -0.142    vga_timing_unit/Q[2]
    SLICE_X10Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.097 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.098    -0.471    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.350    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.664ns (11.866%)  route 4.932ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.260     3.196    fruits_unit/f2/AR[0]
    SLICE_X8Y53          FDCE                                         f  fruits_unit/f2/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X8Y53          FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.523     6.899    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.664ns (12.256%)  route 4.754ns (87.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.082     3.018    fruits_unit/f3/AR[0]
    SLICE_X14Y51         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f3/clk_100mhz
    SLICE_X14Y51         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.664ns (12.288%)  route 4.740ns (87.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.068     3.004    fruits_unit/f1/AR[0]
    SLICE_X8Y56          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f1/clk_100mhz
    SLICE_X8Y56          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X8Y56          FDCE (Recov_fdce_C_CLR)     -0.523     6.899    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.609     6.813    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[5]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[5]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[7]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[8]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[8]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.664ns (12.468%)  route 4.662ns (87.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.990     2.926    fruits_unit/f2/AR[0]
    SLICE_X14Y52         FDCE                                         f  fruits_unit/f2/y_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X14Y52         FDCE                                         r  fruits_unit/f2/y_pos_reg[9]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y52         FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f2/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDPE                                         f  fruits_unit/f2/y_pos_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Recov_fdpe_C_PRE)     -0.563     6.859    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[1]/C
                         clock pessimism             -0.194    -0.503    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.661    fruits_unit/f4/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[2]/C
                         clock pessimism             -0.194    -0.503    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.661    fruits_unit/f4/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[3]/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.663    fruits_unit/f4/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[4]/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.663    fruits_unit/f4/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X2Y60          FDCE                                         f  fruits_unit/f4/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X2Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.133    -0.655    fruits_unit/f4/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[0]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.212ns (29.158%)  route 0.515ns (70.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.362     0.186    game_reset
    SLICE_X2Y53          FDCE                                         f  rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.305    clk_100mhz
    SLICE_X2Y53          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.215    -0.520    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.133    -0.653    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.839    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.664ns (11.866%)  route 4.932ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.260     3.196    fruits_unit/f2/AR[0]
    SLICE_X8Y53          FDCE                                         f  fruits_unit/f2/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X8Y53          FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.523     6.899    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.664ns (12.256%)  route 4.754ns (87.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.082     3.018    fruits_unit/f3/AR[0]
    SLICE_X14Y51         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f3/clk_100mhz
    SLICE_X14Y51         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.664ns (12.288%)  route 4.740ns (87.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.068     3.004    fruits_unit/f1/AR[0]
    SLICE_X8Y56          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f1/clk_100mhz
    SLICE_X8Y56          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X8Y56          FDCE (Recov_fdce_C_CLR)     -0.523     6.899    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.609     6.813    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[5]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[5]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[7]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[8]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[8]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.664ns (12.468%)  route 4.662ns (87.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.990     2.926    fruits_unit/f2/AR[0]
    SLICE_X14Y52         FDCE                                         f  fruits_unit/f2/y_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X14Y52         FDCE                                         r  fruits_unit/f2/y_pos_reg[9]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y52         FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f2/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDPE                                         f  fruits_unit/f2/y_pos_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Recov_fdpe_C_PRE)     -0.563     6.859    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[1]/C
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.077    -0.426    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.584    fruits_unit/f4/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[2]/C
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.077    -0.426    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.584    fruits_unit/f4/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[3]/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.077    -0.428    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.586    fruits_unit/f4/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[4]/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.077    -0.428    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.586    fruits_unit/f4/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X2Y60          FDCE                                         f  fruits_unit/f4/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X2Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.133    -0.578    fruits_unit/f4/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[0]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.212ns (29.158%)  route 0.515ns (70.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.362     0.186    game_reset
    SLICE_X2Y53          FDCE                                         f  rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.305    clk_100mhz
    SLICE_X2Y53          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.215    -0.520    
                         clock uncertainty            0.077    -0.443    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.133    -0.576    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.762    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.664ns (11.866%)  route 4.932ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.260     3.196    fruits_unit/f2/AR[0]
    SLICE_X8Y53          FDCE                                         f  fruits_unit/f2/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X8Y53          FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.523     6.899    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.664ns (12.256%)  route 4.754ns (87.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.082     3.018    fruits_unit/f3/AR[0]
    SLICE_X14Y51         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f3/clk_100mhz
    SLICE_X14Y51         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.664ns (12.288%)  route 4.740ns (87.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.068     3.004    fruits_unit/f1/AR[0]
    SLICE_X8Y56          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f1/clk_100mhz
    SLICE_X8Y56          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X8Y56          FDCE (Recov_fdce_C_CLR)     -0.523     6.899    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.609     6.813    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[5]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[5]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[7]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[8]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.857    fruits_unit/f2/y_reg[8]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.664ns (12.468%)  route 4.662ns (87.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.990     2.926    fruits_unit/f2/AR[0]
    SLICE_X14Y52         FDCE                                         f  fruits_unit/f2/y_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X14Y52         FDCE                                         r  fruits_unit/f2/y_pos_reg[9]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y52         FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f2/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDPE                                         f  fruits_unit/f2/y_pos_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y53         FDPE (Recov_fdpe_C_PRE)     -0.563     6.859    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[1]/C
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.077    -0.426    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.584    fruits_unit/f4/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[2]/C
                         clock pessimism             -0.194    -0.503    
                         clock uncertainty            0.077    -0.426    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.584    fruits_unit/f4/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[3]/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.077    -0.428    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.586    fruits_unit/f4/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[4]/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.077    -0.428    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.586    fruits_unit/f4/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X2Y60          FDCE                                         f  fruits_unit/f4/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X2Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.133    -0.578    fruits_unit/f4/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[0]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism             -0.215    -0.522    
                         clock uncertainty            0.077    -0.445    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.603    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.212ns (29.158%)  route 0.515ns (70.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.362     0.186    game_reset
    SLICE_X2Y53          FDCE                                         f  rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.305    clk_100mhz
    SLICE_X2Y53          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.215    -0.520    
                         clock uncertainty            0.077    -0.443    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.133    -0.576    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.762    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.664ns (11.866%)  route 4.932ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.260     3.196    fruits_unit/f2/AR[0]
    SLICE_X8Y53          FDCE                                         f  fruits_unit/f2/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X8Y53          FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.664ns (12.256%)  route 4.754ns (87.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.082     3.018    fruits_unit/f3/AR[0]
    SLICE_X14Y51         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f3/clk_100mhz
    SLICE_X14Y51         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.424    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.523     6.901    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.664ns (12.288%)  route 4.740ns (87.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         4.068     3.004    fruits_unit/f1/AR[0]
    SLICE_X8Y56          FDCE                                         f  fruits_unit/f1/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f1/clk_100mhz
    SLICE_X8Y56          FDCE                                         r  fruits_unit/f1/x_pos_reg[1]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X8Y56          FDCE (Recov_fdce_C_CLR)     -0.523     6.900    fruits_unit/f1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.609     6.814    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.814    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[5]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.858    fruits_unit/f2/y_reg[5]
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.858    fruits_unit/f2/y_reg[6]
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[7]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.858    fruits_unit/f2/y_reg[7]
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[8]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X14Y53         FDPE                                         f  fruits_unit/f2/y_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X14Y53         FDPE                                         r  fruits_unit/f2/y_reg[8]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X14Y53         FDPE (Recov_fdpe_C_PRE)     -0.565     6.858    fruits_unit/f2/y_reg[8]
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.664ns (12.468%)  route 4.662ns (87.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.990     2.926    fruits_unit/f2/AR[0]
    SLICE_X14Y52         FDCE                                         f  fruits_unit/f2/y_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.441     7.927    fruits_unit/f2/clk_100mhz
    SLICE_X14Y52         FDCE                                         r  fruits_unit/f2/y_pos_reg[9]/C
                         clock pessimism             -0.427     7.500    
                         clock uncertainty           -0.077     7.424    
    SLICE_X14Y52         FDCE (Recov_fdce_C_CLR)     -0.523     6.901    fruits_unit/f2/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.664ns (12.566%)  route 4.620ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    -2.400    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    -1.210    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    -1.064 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         3.948     2.884    fruits_unit/f2/AR[0]
    SLICE_X15Y53         FDPE                                         f  fruits_unit/f2/y_pos_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.440     7.926    fruits_unit/f2/clk_100mhz
    SLICE_X15Y53         FDPE                                         r  fruits_unit/f2/y_pos_reg[6]/C
                         clock pessimism             -0.427     7.499    
                         clock uncertainty           -0.077     7.423    
    SLICE_X15Y53         FDPE (Recov_fdpe_C_PRE)     -0.563     6.860    fruits_unit/f2/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          6.860    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  3.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[1]/C
                         clock pessimism             -0.194    -0.503    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.661    fruits_unit/f4/y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.267%)  route 0.357ns (62.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.204     0.028    fruits_unit/f4/AR[0]
    SLICE_X7Y61          FDCE                                         f  fruits_unit/f4/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.860    -0.309    fruits_unit/f4/clk_100mhz
    SLICE_X7Y61          FDCE                                         r  fruits_unit/f4/y_reg[2]/C
                         clock pessimism             -0.194    -0.503    
    SLICE_X7Y61          FDCE (Remov_fdce_C_CLR)     -0.158    -0.661    fruits_unit/f4/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[3]/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.663    fruits_unit/f4/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/y_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    fruits_unit/f4/AR[0]
    SLICE_X7Y62          FDCE                                         f  fruits_unit/f4/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.858    -0.311    fruits_unit/f4/clk_100mhz
    SLICE_X7Y62          FDCE                                         r  fruits_unit/f4/y_reg[4]/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.158    -0.663    fruits_unit/f4/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X2Y60          FDCE                                         f  fruits_unit/f4/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X2Y60          FDCE                                         r  fruits_unit/f4/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.133    -0.655    fruits_unit/f4/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[0]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.212ns (32.991%)  route 0.431ns (67.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.277     0.101    fruits_unit/f4/AR[0]
    SLICE_X3Y60          FDCE                                         f  fruits_unit/f4/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.861    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y60          FDCE                                         r  fruits_unit/f4/x_reg[7]/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.158    -0.680    fruits_unit/f4/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.212ns (29.158%)  route 0.515ns (70.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.362     0.186    game_reset
    SLICE_X2Y53          FDCE                                         f  rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.863    -0.305    clk_100mhz
    SLICE_X2Y53          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.215    -0.520    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.133    -0.653    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.839    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.218    37.180    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.565    36.615    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.218    37.180    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.523    36.657    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.657    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X11Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.591    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.591    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.202ns  (logic 0.664ns (20.736%)  route 2.538ns (79.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         1.866    30.802    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.920    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.218    37.112    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.523    36.589    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.589    
                         arrival time                         -30.802    
  -------------------------------------------------------------------
                         slack                                  5.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.218    -0.005    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.138    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.218    -0.005    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.138    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.212ns (32.015%)  route 0.450ns (67.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.297     0.121    vga_timing_unit/AR[0]
    SLICE_X7Y66          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.218    -0.008    
    SLICE_X7Y66          FDCE (Remov_fdce_C_CLR)     -0.158    -0.166    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.218    -0.007    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.140    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.218    -0.007    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.140    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.167    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.167    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.167    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X9Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X9Y64          FDCE (Remov_fdce_C_CLR)     -0.158    -0.192    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.212ns (17.572%)  route 0.994ns (82.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.841     0.665    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.218    -0.035    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.168    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.834    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.218    37.180    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.565    36.615    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.218    37.180    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.523    36.657    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.657    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X11Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.609    36.505    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.591    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.591    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.202ns  (logic 0.664ns (20.736%)  route 2.538ns (79.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         1.866    30.802    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.920    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.218    37.112    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.523    36.589    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.589    
                         arrival time                         -30.802    
  -------------------------------------------------------------------
                         slack                                  5.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.218    -0.005    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.138    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.218    -0.005    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.138    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.212ns (32.015%)  route 0.450ns (67.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.297     0.121    vga_timing_unit/AR[0]
    SLICE_X7Y66          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.218    -0.008    
    SLICE_X7Y66          FDCE (Remov_fdce_C_CLR)     -0.158    -0.166    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.218    -0.007    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.140    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.218    -0.007    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.140    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.167    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.167    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.167    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X9Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.218    -0.034    
    SLICE_X9Y64          FDCE (Remov_fdce_C_CLR)     -0.158    -0.192    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.212ns (17.572%)  route 0.994ns (82.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.841     0.665    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.218    -0.035    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.168    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.834    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.215    37.183    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.565    36.618    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.618    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.215    37.183    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.523    36.660    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X11Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.594    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.594    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.202ns  (logic 0.664ns (20.736%)  route 2.538ns (79.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         1.866    30.802    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.920    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.115    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.523    36.592    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -30.802    
  -------------------------------------------------------------------
                         slack                                  5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.142    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.142    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.212ns (32.015%)  route 0.450ns (67.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.297     0.121    vga_timing_unit/AR[0]
    SLICE_X7Y66          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.215    -0.012    
    SLICE_X7Y66          FDCE (Remov_fdce_C_CLR)     -0.158    -0.170    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.215    -0.011    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.144    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.215    -0.011    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.144    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.171    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.171    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.171    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X9Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X9Y64          FDCE (Remov_fdce_C_CLR)     -0.158    -0.196    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.212ns (17.572%)  route 0.994ns (82.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.841     0.665    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.172    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.553ns  (logic 0.664ns (18.689%)  route 2.889ns (81.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.217    31.153    vga_timing_unit/AR[0]
    SLICE_X11Y63         FDCE                                         f  vga_timing_unit/v_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y63         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.215    37.183    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.565    36.618    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         36.618    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.612ns  (logic 0.664ns (18.384%)  route 2.948ns (81.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.276    31.212    vga_timing_unit/AR[0]
    SLICE_X6Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.502    37.988    vga_timing_unit/CLK
    SLICE_X6Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.590    37.398    
                         clock uncertainty           -0.215    37.183    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.523    36.660    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X11Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X11Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.609    36.508    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.594    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.392ns  (logic 0.664ns (19.574%)  route 2.728ns (80.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         2.056    30.992    vga_timing_unit/AR[0]
    SLICE_X10Y64         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.922    vga_timing_unit/CLK
    SLICE_X10Y64         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X10Y64         FDCE (Recov_fdce_C_CLR)     -0.523    36.594    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -30.992    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.202ns  (logic 0.664ns (20.736%)  route 2.538ns (79.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 27.600 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         1.619    27.600    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y65          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518    28.118 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.672    28.790    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.146    28.936 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         1.866    30.802    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.920    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.115    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.523    36.592    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -30.802    
  -------------------------------------------------------------------
                         slack                                  5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.142    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.212ns (33.667%)  route 0.418ns (66.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.264     0.088    vga_timing_unit/AR[0]
    SLICE_X6Y62          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    -0.311    vga_timing_unit/CLK
    SLICE_X6Y62          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.087    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.133    -0.142    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.212ns (32.015%)  route 0.450ns (67.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.297     0.121    vga_timing_unit/AR[0]
    SLICE_X7Y66          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.314    vga_timing_unit/CLK
    SLICE_X7Y66          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.215    -0.012    
    SLICE_X7Y66          FDCE (Remov_fdce_C_CLR)     -0.158    -0.170    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.215    -0.011    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.144    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.212ns (30.020%)  route 0.494ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.341     0.165    vga_timing_unit/AR[0]
    SLICE_X6Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.855    -0.313    vga_timing_unit/CLK
    SLICE_X6Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.215    -0.011    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.144    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.171    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.171    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X8Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X8Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.133    -0.171    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.212ns (23.532%)  route 0.689ns (76.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.536     0.360    vga_timing_unit/AR[0]
    SLICE_X9Y64          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.828    -0.340    vga_timing_unit/CLK
    SLICE_X9Y64          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.215    -0.038    
    SLICE_X9Y64          FDCE (Remov_fdce_C_CLR)     -0.158    -0.196    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.212ns (17.572%)  route 0.994ns (82.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=317, routed)         0.588    -0.541    menu_unit/clk_100mhz
    SLICE_X2Y66          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.377 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.153    -0.224    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y65          LUT3 (Prop_lut3_I1_O)        0.048    -0.176 f  menu_unit/debounce_open_menu/h_pos[9]_i_2/O
                         net (fo=279, routed)         0.841     0.665    vga_timing_unit/AR[0]
    SLICE_X8Y65          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.827    -0.341    vga_timing_unit/CLK
    SLICE_X8Y65          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.133    -0.172    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.837    





