
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
Options:	
Date:		Wed Jun  2 19:56:56 2021
Host:		portatil (x86_64 w/Linux 3.10.0-1127.13.1.el7.x86_64) (1core*4cpus*Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz 8192KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (84 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 19.10 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
nominal_rc_corner
**WARN: (IMPLF-122):	The direction of the layer 'IA' is the same as
the previous routing layer. Make sure this is on purpose or correct
the direction of the layer. In most cases, the routing layers
alternate in direction between HORIZONTAL and VERTICAL.
**WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading view definition file from /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/viewDefinition.tcl
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_ANTPROTGVFILLERSNPW8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
**WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
*** End library_loading (cpu=0.04min, real=0.03min, mem=41.0M, fe_cpu=0.31min, fe_real=0.82min, fe_mem=713.9M) ***
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'CORE12TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE12TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_92800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_95800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_3000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_186600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_80000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_125800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_95000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_110500' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_93800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_184600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_IO_90800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREECO8T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREECO12T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE16T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE12T_NG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading preference file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/gui.pref.tcl ...
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
swerv_wrapper
**WARN: (IMPSYC-2):	Timing information is not defined for cell IO_PMOSBIAS_EXT_1V8_NEG_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell IO_NMOSBIAS_EXT_1V8_POS_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Loading place ...
'set_default_switching_activity' finished successfully.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.11-s128_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> setExtractRCMode -engine postRoute
<CMD> setExtractRCMode -effortLevel signoff
<CMD> timeDesign -signoff -outDir signOffTimingReports
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=15898.2 CPU=0:00:00.6 REAL=0:00:01.0) 
This command "timeDesign -signoff -outDir signOffTimingReports" required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Extraction called for design 'swerv_wrapper' of instances=38868023 and nets=130698 using extraction engine 'postRoute' at effort level 'signoff' .
nominal_rc_corner


  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
---------------------------------------------------------------------------------------------------------------
                                  Copyright 2019 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -layout_scale 0.9 \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 0.1 \
	 -coupling_cap_threshold_relative 1.0 \
	 -total_cap_threshold 0.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_20498_20210602_20:07:48.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn" \
	 -file_name "swerv_wrapper" \
	 -temporary_directory_name "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn"
process_technology \
	 -technology_corner \
		"nominal_rc_corner" \
	 -technology_library_file "/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25




INFO (EXTGRMP-102) : Starting at 2021-Jun-02 20:08:40 (2021-Jun-02 18:08:40 GMT) on host
portatil with pid 23992.
Running binary as: 
 /eda/cadence/2019-20/RHELx86/EXT_19.13.000/tools/extraction/bin/64bit/qrc
-cmd /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.cmd
/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.cmd"
"/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_20498_20210602_20:07:48.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "swerv_wrapper"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "0.9"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "0"

INFO (EXTGRMP-143) : Option relative_c_threshold = "1"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option ignore_conn_to_bump = "true"

INFO (EXTGRMP-143) : Option lic_queue = "0"

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "300"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"

INFO (EXTGRMP-143) : Option change_overhang_direction = "false"

INFO (EXTGRMP-143) : Option ubump_subckt_file = ""

INFO (EXTGRMP-143) : Option tsv_subckt_file = ""

INFO (EXTGRMP-143) : Option LEF files =
"/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/technology.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/viarule_generate.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/sites.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CORE_LR_soc.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CLK_LR_soc.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_BUMP_6U1X2T8XLB_soc.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_soc.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_CSF_BASIC_EG_soc.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_PR_LR_soc.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_soc.lef
/home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/SPHD_HIPERF_Tl_210506.lef"

INFO (EXTGRMP-143) : Option DEF files =
"/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Jun  2 20:08:40 2021.

INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz


INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/technology.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "PW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "PW" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "CA" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-330) : LEF layer "LV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/viarule_generate.lef

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/sites.lef

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CORE_LR_soc.lef

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CORE_LR_soc.lef at line 2.


INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CLK_LR_soc.lef

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_CLK_LR_soc.lef at line 2.


INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_BUMP_6U1X2T8XLB_soc.lef

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_soc.lef

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_CSF_BASIC_EG_soc.lef

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_SC_12_PR_LR_soc.lef

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_soc.lef

INFO (EXTGRMP-338) : /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postFillers.dat/libs/lef/SPHD_HIPERF_Tl_210506.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 29 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
 C12T28SOI_L_FILLERCELL1 C12T28SOI_L_FILLERCELL2 C12T28SOI_RVTFILLERPCENDB1 C12T28SOI_RVTFILLERPCENDB16 C12T28SOI_RVTFILLERPCENDB2 C12T28SOI_RVTFILLERPCENDB32 C12T28SOI_RVTFILLERPCENDB4 C12T28SOI_RVTFILLERPCENDB64 C12T28SOI_RVTFILLERPCENDB8 C12T28SOI_RVTFILLERPCENDBL1
Check the library inputs and log files from library setup to determine whether there is a problem.

INFO (EXTGRMP-195) : Reading VIAS section.

INFO (EXTGRMP-195) : Reading COMPONENTS section.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX7_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX25_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX23_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX23_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX39_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRPHP_CNHLSX29_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQNX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPSQNX17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPQX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO12X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA12X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI12X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI22X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND2X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI21X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3AX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3ABX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4ABX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI222X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA112X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI222X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MX41X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO222X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO212X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO22X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND3X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI13X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUXI21X3_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX8_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_TOLX8 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX30_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX94_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX50_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX22_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX31_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX38_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX61_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX50_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX133_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX42_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND2X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRBR0D8_NAND2X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNAND2X15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI21X11_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI21X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI211X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI211X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI112X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI12X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_XOR3X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND2X42_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND3X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND4X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NAND2X54_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAND2X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR4ABX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR4ABX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI112X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3AX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_XNOR2X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_XOR2X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NAND2X40_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X20_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX134_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2AX15_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI21X11_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO22X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X14_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_LDLQX8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX7_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO112X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO12X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNOR2X37_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X21_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NOR2X34_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X14_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3ABX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX47_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2AX15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X14_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX58_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRBR0P6_NAND3X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NOR2X55_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNAND2X33_P10 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX8_P10 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2AX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_TOHX8 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_ANTPROT3 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX59_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX70_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX52_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX44_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX133_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO22X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX55_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX70_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX55_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX84_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX134_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX94_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX100_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX31_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX25_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUX21X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AND4X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CB4I1X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA22X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRHF_SDFPRQX4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_HA1X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_FA1X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3ABX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4ABX12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X6_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3AX12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CBI4I6X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAND2X15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNSDFPRQTX15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX15_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQNX30_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_PAO2X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI22X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO112X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI211X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI112X10_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNIVX16_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA222X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRHF_SDFPRQNX4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3AX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3X9_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO222X8_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUXI21X5_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX100_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX58_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_BFX75_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO222X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2ABX32_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR3AX25_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_NOR2X41_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX40_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRBR0P6_NAND3X12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI222X13_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X12_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND4ABX18_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI22X15_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_MUXI21X16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNBFX59_P16 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRS_XNOR3X4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_XOR3X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO212X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2ABX16_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAND2X20_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNAO12X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X67_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2X58_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OR2X50_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND2AX54_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI21X46_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AO212X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNAND2X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_AOI22X42_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI12X34_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OAI12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X84_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X33_P4 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNNOR2X33_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2X40_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NOR2AX27_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_CNOR2X20_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_DFPRQX30_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_IVX29_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_OA12X17_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LRHF_SDFPHRQX4_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

WARNING (EXTGRMP-546) : Macro C12T28SOI_LR_NAND3X9_P0 is incomplete because layer CA is not defined in the technology file. Please check its definition.

INFO (EXTGRMP-197) :    5%

INFO (EXTGRMP-197) :    10%

INFO (EXTGRMP-197) :    15%

INFO (EXTGRMP-197) :    20%

INFO (EXTGRMP-197) :    25%

INFO (EXTGRMP-197) :    30%

INFO (EXTGRMP-195) : Reading PINS section.

INFO (EXTGRMP-195) : Reading NETS section.

INFO (EXTGRMP-195) : Reading SPECIALNETS section.

INFO (EXTGRMP-516) : Logical pin(s) is/are detected. Please see /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.logicalpins for the list of logical pin(s) found.


INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Jun  2 20:11:09 2021.

INFO (EXTHPY-247) : Preprocessing stage duration: 00:02:29.

INFO (EXTHPY-173) : Capacitance extraction started at Wed Jun  2 20:11:09 2021.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    1%

INFO (EXTHPY-104) :    2%

INFO (EXTHPY-104) :    3%

INFO (EXTHPY-104) :    4%

INFO (EXTHPY-104) :    5%

INFO (EXTHPY-104) :    6%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    8%

INFO (EXTHPY-104) :    9%

INFO (EXTHPY-104) :    10%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    12%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    15%

INFO (EXTHPY-104) :    16%

INFO (EXTHPY-104) :    17%

INFO (EXTHPY-104) :    18%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    21%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    23%

INFO (EXTHPY-104) :    24%

INFO (EXTHPY-104) :    25%

INFO (EXTHPY-104) :    26%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    28%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    31%

INFO (EXTHPY-104) :    32%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    34%

INFO (EXTHPY-104) :    35%

INFO (EXTHPY-104) :    36%

INFO (EXTHPY-104) :    37%

INFO (EXTHPY-104) :    38%

INFO (EXTHPY-104) :    39%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    42%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    45%

INFO (EXTHPY-104) :    46%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    49%

INFO (EXTHPY-104) :    50%

INFO (EXTHPY-104) :    51%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    54%

INFO (EXTHPY-104) :    55%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    58%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    61%

INFO (EXTHPY-104) :    62%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    64%

INFO (EXTHPY-104) :    65%

INFO (EXTHPY-104) :    66%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    68%

INFO (EXTHPY-104) :    69%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    72%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    74%

INFO (EXTHPY-104) :    75%

INFO (EXTHPY-104) :    76%

INFO (EXTHPY-104) :    77%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    79%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    82%

INFO (EXTHPY-104) :    83%

INFO (EXTHPY-104) :    84%

INFO (EXTHPY-104) :    85%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    88%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    90%

INFO (EXTHPY-104) :    91%

INFO (EXTHPY-104) :    92%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    94%

INFO (EXTHPY-104) :    95%

INFO (EXTHPY-104) :    96%

INFO (EXTHPY-104) :    97%

INFO (EXTHPY-104) :    98%

INFO (EXTHPY-104) :    99%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Jun  2 20:15:02 2021.

INFO (EXTHPY-248) : Capacitance extraction duration: 00:03:53.

INFO (EXTHPY-175) : Output generation started at Wed Jun  2 20:15:02 2021.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

WARNING (EXTGRMP-574) : There are 24242 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Wed Jun  2 20:15:08 2021.

INFO (EXTHPY-249) : Output generation duration: 00:00:06.

INFO (EXTHPY-143) : ---Summary of Stage Duration
 Preprocessing stage duration: 00:02:29.
 Capacitance extraction duration: 00:03:53.
 Output generation duration: 00:00:06.

Ending at 2021-Jun-02 20:15:08 (2021-Jun-02 18:15:08 GMT).

 Tool:                    Cadence Quantus Extraction 64-bit
 Version:                 19.1.3-s062 Tue Jul 23 02:42:20 PDT 2019
 IR Build No:             062 
 Techfile:               
/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/_qrc_techdir/nominal_rc_corner/qrcTechFile
; version: 16.1.0-p075 
 License(s) used:         1 of QTS300, 1 of QTS310, 1 of QTS600 
 User Name:               cadence
 Host Name:               portatil
 Host OS Release:         Linux 3.10.0-1127.13.1.el7.x86_64
 Host OS Version:         #1 SMP Tue Jun 23 15:46:38 UTC 2020
 Run duration:            00:05:55 CPU time, 00:06:28 clock time
 Max (Total) memory used: 6402 MB
 Max (CPU) memory used:   5820 MB
 Max Temp-Directory used: 1468 MB
 Nets/hour:               800K nets/CPU-hr, 732K nets/clock-hr
 Design data:
    Components:           38868023
    Phy components:       0
    Nets:                 78913
    Unconnected pins:     24242
 Warning messages:        234
 Error messages:          0

Exit code 0.
Cadence Quantus Extraction completed successfully at 2021-Jun-02 20:15:08
(2021-Jun-02 18:15:08 GMT).
*** qrc completed. ***
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 16270.215M)
Following parasitics specified for RC corner nominal_rc_corner:
	/tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz (spef)
		Cell swerv_wrapper has spef /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz specified
Start spef parsing (MEM=16270.2).
SPEF file /tmp/innovus_temp_20498_portatil_cadence_b34wHh/tmp_qrc_LdktUn/swerv_wrapper.spef.gz.
Number of Resistors     : 940570
Number of Ground Caps   : 864816
Number of Coupling Caps : 1104754

End spef parsing (MEM=15782.2 CPU=0:00:11.5 REAL=0:00:05.0).
Cell swerv_wrapper, hinst 
Done read_parasitics... (cpu: 0:00:12.0 real: 0:00:05.0 mem: 15776.219M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: swerv_wrapper
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=15861.1)
 Report inititialization with DMWrite ... (0, Worst)
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
**WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Total number of fetched objects 108098
AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=17119.1 CPU=0:00:36.3 REAL=0:00:36.0)
End delay calculation (fullDC). (MEM=17111.1 CPU=0:00:38.9 REAL=0:00:38.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_20498_portatil_cadence_b34wHh/.AAE_9KZ4t2/.AAE_20498/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 17111.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 17143.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=15977.3)
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108098. 
Total number of fetched objects 108098
AAE_INFO-618: Total number of nets in the design is 130698,  1.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=16021.6 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=16021.6 CPU=0:00:10.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:01:02 real=0:01:02 totSessionCpu=0:13:29 mem=16021.6M)
 Report inititialization with DMUpdate ... (1, Worst)
**WARN: (IMPSP-362):	Site 'CORE12T' has one std.Cell height, so ignoring its X-symmetry.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -41.236 |   N/A   |   N/A   | -41.236 |
|           TNS (ns):| -3730.2 |   N/A   |   N/A   | -3730.2 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    404 (404)     |
|   max_tran     |      1 (1)       |   -0.080   |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
       (100.000% with Fillers)
Total number of glitch violations: 76
------------------------------------------------------------
Reported timing to dir signOffTimingReports
Total CPU time: 576.4 sec
Total Real time: 571.0 sec
Total Memory Usage: 18130.839844 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> timeDesign -signoff -setup -reportOnly -outDir signOffTimingReports

Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports]
                  [-prefix <string>] [-proto] [-reportOnly] [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute | -signOff ]

**ERROR: (IMPTCM-48):	"-setup" is not a legal option for command "timeDesign". Either the current option or an option prior to it is not specified correctly.
  
<CMD> timeDesign -signoff -hold -reportOnly -outDir signOffTimingReports
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
 Report inititialization with DMUpdate ... (1, Worst)
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: swerv_wrapper
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=89.543 CPU=0:00:34.5 REAL=0:00:35.0)
End delay calculation (fullDC). (MEM=89.543 CPU=0:00:36.9 REAL=0:00:37.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_20498_portatil_cadence_b34wHh/.AAE_9KZ4t2/.AAE_20498/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 89.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 121.5M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
AAE_INFO-618: Total number of nets in the design is 130698,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:48.2 real=0:00:48.0 totSessionCpu=0:07:19 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:51.4/0:00:51.4 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 nominal_analysis_view

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.650  |   N/A   |   N/A   | -0.650  |
|           TNS (ns):|-132.271 |   N/A   |   N/A   |-132.271 |
|    Violating Paths:|   220   |   N/A   |   N/A   |   220   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

Density: 0.052%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTimingReports
Total CPU time: 110.85 sec
Total Real time: 112.0 sec
Total Memory Usage: 16063.011719 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> setDrawView place
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> help *ports*
Multiple matches found:
      debugPtnBoundaryPorts
      distributed_mmmc_disable_reports_auto_redirection
      get_ports
      mustjoinallports_is_one_pin
      reportScanCell
      reportScanChainPartition
      reportSeedConnection
      reportSelect
      reportShield
      reportShifter
      reportSpecialRoute
      report_ccopt_preserved_clock_tree_ports
      report_ports
      reset_all_ccopt_preserved_clock_tree_ports
      timing_disable_drv_reports_on_constant_nets

<CMD> report_ports
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: swerv_wrapper
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=16187.1)
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=16826.1 CPU=0:00:33.8 REAL=0:00:34.0)
End delay calculation (fullDC). (MEM=16826.1 CPU=0:00:36.2 REAL=0:00:36.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_20498_portatil_cadence_b34wHh/.AAE_9KZ4t2/.AAE_20498/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 16826.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 16858.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=16205.2)
AAE_INFO-618: Total number of nets in the design is 130698,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=16211.3 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=16211.3 CPU=0:00:01.3 REAL=0:00:01.0)
     +------------------------------------------------------------------------------------------------------------------+ 
     |                            |       |            |                                |     Early     |     Late      | 
     |----------------------------+-------+------------+--------------------------------+---------------+---------------| 
     |          Pin Name          |  Dir  |  Assertion |           Clock Name           |  Rise |  Fall |  Rise |  Fall | 
     |----------------------------+-------+------------+--------------------------------+-------+-------+-------+-------| 
     |            clk             |  IN   | clock_root | clk(C)(P)(nominal_analysis_vie |       |       |       |       | 
     |                            |       |            |               w)               |       |       |       |       | 
     |       dbg_bus_clk_en       |  IN   |            |                                |       |       |       |       | 
     |         dbg_rst_l          |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[0]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[10]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[11]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[12]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[13]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[14]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[15]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[16]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[17]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[18]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[19]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[1]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[20]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[21]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[22]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[23]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[24]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[25]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[26]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[27]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[28]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[29]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[2]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[30]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[31]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[3]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[4]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[5]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[6]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[7]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[8]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_araddr[9]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arburst[0]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arburst[1]     |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arid[0]       |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[0]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[1]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[2]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[3]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[4]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[5]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[6]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arlen[7]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arprot[0]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arprot[1]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arprot[2]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arsize[0]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arsize[1]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_arsize[2]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_arvalid       |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[0]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[10]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[11]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[12]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[13]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[14]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[15]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[16]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[17]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[18]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[19]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[1]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[20]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[21]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[22]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[23]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[24]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[25]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[26]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[27]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[28]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[29]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[2]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[30]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[31]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[3]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[4]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[5]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[6]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[7]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[8]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awaddr[9]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awburst[0]     |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awburst[1]     |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awid[0]       |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[0]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[1]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[2]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[3]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[4]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[5]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[6]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awlen[7]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awprot[0]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awprot[1]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awprot[2]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awsize[0]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awsize[1]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_awsize[2]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_awvalid       |  IN   |            |                                |       |       |       |       | 
     |       dma_axi_bready       |  IN   |            |                                |       |       |       |       | 
     |       dma_axi_rready       |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[0]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[10]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[11]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[12]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[13]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[14]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[15]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[16]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[17]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[18]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[19]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[1]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[20]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[21]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[22]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[23]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[24]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[25]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[26]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[27]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[28]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[29]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[2]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[30]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[31]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[32]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[33]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[34]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[35]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[36]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[37]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[38]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[39]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[3]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[40]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[41]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[42]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[43]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[44]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[45]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[46]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[47]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[48]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[49]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[4]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[50]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[51]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[52]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[53]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[54]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[55]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[56]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[57]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[58]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[59]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[5]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[60]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[61]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[62]      |  IN   |            |                                |       |       |       |       | 
     |     dma_axi_wdata[63]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[6]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[7]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[8]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wdata[9]      |  IN   |            |                                |       |       |       |       | 
     |       dma_axi_wlast        |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[0]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[1]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[2]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[3]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[4]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[5]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[6]      |  IN   |            |                                |       |       |       |       | 
     |      dma_axi_wstrb[7]      |  IN   |            |                                |       |       |       |       | 
     |       dma_axi_wvalid       |  IN   |            |                                |       |       |       |       | 
     |       dma_bus_clk_en       |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[1]      |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[2]      |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[3]      |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[4]      |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[5]      |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[6]      |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[7]      |  IN   |            |                                |       |       |       |       | 
     |      extintsrc_req[8]      |  IN   |            |                                |       |       |       |       | 
     |       i_cpu_halt_req       |  IN   |            |                                |       |       |       |       | 
     |       i_cpu_run_req        |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_arready       |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_awready       |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_bid[0]       |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_bid[1]       |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_bid[2]       |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_bresp[0]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_bresp[1]      |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_bvalid       |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[0]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[10]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[11]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[12]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[13]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[14]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[15]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[16]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[17]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[18]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[19]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[1]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[20]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[21]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[22]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[23]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[24]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[25]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[26]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[27]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[28]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[29]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[2]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[30]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[31]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[32]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[33]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[34]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[35]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[36]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[37]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[38]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[39]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[3]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[40]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[41]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[42]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[43]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[44]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[45]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[46]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[47]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[48]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[49]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[4]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[50]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[51]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[52]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[53]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[54]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[55]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[56]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[57]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[58]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[59]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[5]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[60]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[61]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[62]      |  IN   |            |                                |       |       |       |       | 
     |     ifu_axi_rdata[63]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[6]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[7]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[8]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rdata[9]      |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_rid[0]       |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_rid[1]       |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_rid[2]       |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_rlast        |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rresp[0]      |  IN   |            |                                |       |       |       |       | 
     |      ifu_axi_rresp[1]      |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_rvalid       |  IN   |            |                                |       |       |       |       | 
     |       ifu_axi_wready       |  IN   |            |                                |       |       |       |       | 
     |       ifu_bus_clk_en       |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[10]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[11]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[12]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[13]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[14]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[15]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[16]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[17]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[18]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[19]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[1]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[20]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[21]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[22]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[23]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[24]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[25]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[26]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[27]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[28]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[29]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[2]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[30]         |  IN   |            |                                |       |       |       |       | 
     |        jtag_id[31]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[3]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[4]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[5]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[6]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[7]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[8]         |  IN   |            |                                |       |       |       |       | 
     |         jtag_id[9]         |  IN   |            |                                |       |       |       |       | 
     |          jtag_tck          |  IN   | clock_root | jtag_tck(C)(P)(nominal_analysi |       |       |       |       | 
     |                            |       |            |            s_view)             |       |       |       |       | 
     |          jtag_tdi          |  IN   |            |                                |       |       |       |       | 
     |          jtag_tms          |  IN   |            |                                |       |       |       |       | 
     |        jtag_trst_n         |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_arready       |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_awready       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_bid[0]       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_bid[1]       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_bid[2]       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_bid[3]       |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_bresp[0]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_bresp[1]      |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_bvalid       |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[0]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[10]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[11]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[12]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[13]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[14]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[15]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[16]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[17]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[18]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[19]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[1]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[20]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[21]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[22]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[23]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[24]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[25]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[26]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[27]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[28]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[29]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[2]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[30]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[31]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[32]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[33]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[34]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[35]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[36]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[37]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[38]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[39]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[3]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[40]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[41]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[42]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[43]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[44]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[45]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[46]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[47]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[48]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[49]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[4]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[50]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[51]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[52]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[53]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[54]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[55]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[56]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[57]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[58]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[59]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[5]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[60]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[61]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[62]      |  IN   |            |                                |       |       |       |       | 
     |     lsu_axi_rdata[63]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[6]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[7]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[8]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rdata[9]      |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_rid[0]       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_rid[1]       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_rid[2]       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_rid[3]       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_rlast        |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rresp[0]      |  IN   |            |                                |       |       |       |       | 
     |      lsu_axi_rresp[1]      |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_rvalid       |  IN   |            |                                |       |       |       |       | 
     |       lsu_axi_wready       |  IN   |            |                                |       |       |       |       | 
     |       lsu_bus_clk_en       |  IN   |            |                                |       |       |       |       | 
     |         mbist_mode         |  IN   |            |                                |       |       |       |       | 
     |     mpc_debug_halt_req     |  IN   |            |                                |       |       |       |       | 
     |     mpc_debug_run_req      |  IN   |            |                                |       |       |       |       | 
     |     mpc_reset_run_req      |  IN   |            |                                |       |       |       |       | 
     |          nmi_int           |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[10]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[11]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[12]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[13]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[14]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[15]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[16]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[17]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[18]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[19]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[1]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[20]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[21]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[22]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[23]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[24]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[25]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[26]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[27]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[28]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[29]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[2]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[30]         |  IN   |            |                                |       |       |       |       | 
     |        nmi_vec[31]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[3]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[4]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[5]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[6]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[7]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[8]         |  IN   |            |                                |       |       |       |       | 
     |         nmi_vec[9]         |  IN   |            |                                |       |       |       |       | 
     |           rst_l            |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[10]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[11]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[12]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[13]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[14]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[15]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[16]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[17]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[18]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[19]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[1]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[20]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[21]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[22]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[23]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[24]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[25]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[26]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[27]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[28]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[29]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[2]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[30]         |  IN   |            |                                |       |       |       |       | 
     |        rst_vec[31]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[3]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[4]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[5]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[6]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[7]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[8]         |  IN   |            |                                |       |       |       |       | 
     |         rst_vec[9]         |  IN   |            |                                |       |       |       |       | 
     |       sb_axi_arready       |  IN   |            |                                |       |       |       |       | 
     |       sb_axi_awready       |  IN   |            |                                |       |       |       |       | 
     |       sb_axi_bid[0]        |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_bresp[0]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_bresp[1]       |  IN   |            |                                |       |       |       |       | 
     |       sb_axi_bvalid        |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[0]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[10]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[11]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[12]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[13]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[14]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[15]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[16]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[17]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[18]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[19]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[1]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[20]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[21]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[22]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[23]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[24]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[25]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[26]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[27]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[28]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[29]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[2]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[30]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[31]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[32]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[33]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[34]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[35]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[36]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[37]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[38]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[39]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[3]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[40]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[41]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[42]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[43]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[44]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[45]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[46]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[47]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[48]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[49]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[4]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[50]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[51]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[52]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[53]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[54]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[55]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[56]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[57]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[58]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[59]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[5]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[60]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[61]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[62]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[63]      |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[6]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[7]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[8]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rdata[9]       |  IN   |            |                                |       |       |       |       | 
     |       sb_axi_rid[0]        |  IN   |            |                                |       |       |       |       | 
     |        sb_axi_rlast        |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rresp[0]       |  IN   |            |                                |       |       |       |       | 
     |      sb_axi_rresp[1]       |  IN   |            |                                |       |       |       |       | 
     |       sb_axi_rvalid        |  IN   |            |                                |       |       |       |       | 
     |       sb_axi_wready        |  IN   |            |                                |       |       |       |       | 
     |         scan_mode          |  IN   |            |                                |       |       |       |       | 
     |         timer_int          |  IN   |            |                                |       |       |       |       | 
     |     debug_brkpt_status     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt0[0]     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt0[1]     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt1[0]     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt1[1]     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt2[0]     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt2[1]     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt3[0]     |  OUT  |            |                                |       |       |       |       | 
     |    dec_tlu_perfcnt3[1]     |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_arready       |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_awready       |  OUT  |            |                                |       |       |       |       | 
     |       dma_axi_bid[0]       |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_bresp[0]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_bresp[1]      |  OUT  |            |                                |       |       |       |       | 
     |       dma_axi_bvalid       |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[0]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[10]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[11]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[12]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[13]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[14]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[15]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[16]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[17]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[18]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[19]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[1]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[20]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[21]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[22]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[23]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[24]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[25]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[26]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[27]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[28]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[29]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[2]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[30]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[31]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[32]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[33]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[34]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[35]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[36]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[37]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[38]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[39]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[3]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[40]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[41]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[42]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[43]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[44]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[45]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[46]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[47]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[48]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[49]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[4]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[50]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[51]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[52]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[53]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[54]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[55]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[56]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[57]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[58]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[59]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[5]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[60]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[61]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[62]      |  OUT  |            |                                |       |       |       |       | 
     |     dma_axi_rdata[63]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[6]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[7]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[8]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rdata[9]      |  OUT  |            |                                |       |       |       |       | 
     |       dma_axi_rid[0]       |  OUT  |            |                                |       |       |       |       | 
     |       dma_axi_rlast        |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rresp[0]      |  OUT  |            |                                |       |       |       |       | 
     |      dma_axi_rresp[1]      |  OUT  |            |                                |       |       |       |       | 
     |       dma_axi_rvalid       |  OUT  |            |                                |       |       |       |       | 
     |       dma_axi_wready       |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[0]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[10]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[11]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[12]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[13]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[14]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[15]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[16]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[17]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[18]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[19]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[1]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[20]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[21]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[22]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[23]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[24]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[25]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[26]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[27]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[28]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[29]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[2]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[30]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[31]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[3]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[4]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[5]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[6]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[7]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[8]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_araddr[9]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arburst[0]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arburst[1]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arcache[0]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arcache[1]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arcache[2]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arcache[3]     |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arid[0]       |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arid[1]       |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arid[2]       |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[0]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[1]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[3]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[4]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[5]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[6]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arlen[7]      |  OUT  |            |                                |       |       |       |       | 
     |       ifu_axi_arlock       |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arprot[0]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arprot[1]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arprot[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arqos[0]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arqos[1]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arqos[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arqos[3]      |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_arregion[0]     |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_arregion[1]     |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_arregion[2]     |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_arregion[3]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arsize[0]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arsize[1]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_arsize[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_arvalid       |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[0]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[10]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[11]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[12]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[13]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[14]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[15]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[16]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[17]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[18]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[19]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[1]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[20]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[21]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[22]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[23]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[24]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[25]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[26]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[27]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[28]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[29]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[2]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[30]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[31]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[3]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[4]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[5]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[6]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[7]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[8]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awaddr[9]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awburst[0]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awburst[1]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awcache[0]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awcache[1]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awcache[2]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awcache[3]     |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awid[0]       |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awid[1]       |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awid[2]       |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[0]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[1]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[3]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[4]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[5]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[6]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awlen[7]      |  OUT  |            |                                |       |       |       |       | 
     |       ifu_axi_awlock       |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awprot[0]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awprot[1]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awprot[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awqos[0]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awqos[1]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awqos[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awqos[3]      |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_awregion[0]     |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_awregion[1]     |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_awregion[2]     |  OUT  |            |                                |       |       |       |       | 
     |    ifu_axi_awregion[3]     |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awsize[0]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awsize[1]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_awsize[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_awvalid       |  OUT  |            |                                |       |       |       |       | 
     |       ifu_axi_bready       |  OUT  |            |                                |       |       |       |       | 
     |       ifu_axi_rready       |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[0]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[10]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[11]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[12]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[13]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[14]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[15]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[16]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[17]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[18]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[19]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[1]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[20]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[21]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[22]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[23]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[24]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[25]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[26]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[27]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[28]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[29]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[2]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[30]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[31]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[32]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[33]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[34]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[35]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[36]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[37]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[38]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[39]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[3]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[40]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[41]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[42]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[43]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[44]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[45]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[46]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[47]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[48]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[49]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[4]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[50]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[51]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[52]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[53]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[54]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[55]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[56]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[57]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[58]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[59]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[5]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[60]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[61]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[62]      |  OUT  |            |                                |       |       |       |       | 
     |     ifu_axi_wdata[63]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[6]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[7]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[8]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wdata[9]      |  OUT  |            |                                |       |       |       |       | 
     |       ifu_axi_wlast        |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[0]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[1]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[2]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[3]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[4]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[5]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[6]      |  OUT  |            |                                |       |       |       |       | 
     |      ifu_axi_wstrb[7]      |  OUT  |            |                                |       |       |       |       | 
     |       ifu_axi_wvalid       |  OUT  |            |                                |       |       |       |       | 
     |          jtag_tdo          |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[0]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[10]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[11]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[12]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[13]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[14]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[15]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[16]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[17]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[18]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[19]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[1]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[20]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[21]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[22]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[23]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[24]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[25]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[26]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[27]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[28]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[29]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[2]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[30]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[31]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[3]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[4]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[5]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[6]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[7]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[8]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_araddr[9]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arburst[0]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arburst[1]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arcache[0]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arcache[1]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arcache[2]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arcache[3]     |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arid[0]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arid[1]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arid[2]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arid[3]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[0]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[1]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[3]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[4]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[5]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[6]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arlen[7]      |  OUT  |            |                                |       |       |       |       | 
     |       lsu_axi_arlock       |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arprot[0]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arprot[1]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arprot[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arqos[0]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arqos[1]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arqos[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arqos[3]      |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_arregion[0]     |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_arregion[1]     |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_arregion[2]     |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_arregion[3]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arsize[0]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arsize[1]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_arsize[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_arvalid       |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[0]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[10]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[11]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[12]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[13]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[14]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[15]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[16]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[17]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[18]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[19]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[1]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[20]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[21]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[22]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[23]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[24]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[25]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[26]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[27]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[28]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[29]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[2]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[30]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[31]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[3]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[4]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[5]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[6]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[7]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[8]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awaddr[9]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awburst[0]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awburst[1]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awcache[0]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awcache[1]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awcache[2]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awcache[3]     |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awid[0]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awid[1]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awid[2]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awid[3]       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[0]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[1]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[3]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[4]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[5]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[6]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awlen[7]      |  OUT  |            |                                |       |       |       |       | 
     |       lsu_axi_awlock       |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awprot[0]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awprot[1]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awprot[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awqos[0]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awqos[1]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awqos[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awqos[3]      |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_awregion[0]     |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_awregion[1]     |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_awregion[2]     |  OUT  |            |                                |       |       |       |       | 
     |    lsu_axi_awregion[3]     |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awsize[0]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awsize[1]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_awsize[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_awvalid       |  OUT  |            |                                |       |       |       |       | 
     |       lsu_axi_bready       |  OUT  |            |                                |       |       |       |       | 
     |       lsu_axi_rready       |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[0]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[10]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[11]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[12]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[13]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[14]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[15]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[16]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[17]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[18]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[19]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[1]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[20]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[21]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[22]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[23]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[24]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[25]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[26]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[27]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[28]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[29]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[2]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[30]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[31]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[32]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[33]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[34]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[35]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[36]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[37]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[38]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[39]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[3]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[40]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[41]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[42]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[43]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[44]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[45]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[46]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[47]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[48]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[49]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[4]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[50]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[51]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[52]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[53]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[54]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[55]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[56]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[57]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[58]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[59]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[5]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[60]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[61]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[62]      |  OUT  |            |                                |       |       |       |       | 
     |     lsu_axi_wdata[63]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[6]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[7]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[8]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wdata[9]      |  OUT  |            |                                |       |       |       |       | 
     |       lsu_axi_wlast        |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[0]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[1]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[2]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[3]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[4]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[5]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[6]      |  OUT  |            |                                |       |       |       |       | 
     |      lsu_axi_wstrb[7]      |  OUT  |            |                                |       |       |       |       | 
     |       lsu_axi_wvalid       |  OUT  |            |                                |       |       |       |       | 
     |     mpc_debug_halt_ack     |  OUT  |            |                                |       |       |       |       | 
     |     mpc_debug_run_ack      |  OUT  |            |                                |       |       |       |       | 
     |       o_cpu_halt_ack       |  OUT  |            |                                |       |       |       |       | 
     |     o_cpu_halt_status      |  OUT  |            |                                |       |       |       |       | 
     |       o_cpu_run_ack        |  OUT  |            |                                |       |       |       |       | 
     |    o_debug_mode_status     |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[0]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[10]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[11]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[12]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[13]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[14]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[15]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[16]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[17]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[18]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[19]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[1]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[20]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[21]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[22]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[23]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[24]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[25]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[26]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[27]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[28]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[29]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[2]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[30]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_araddr[31]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[3]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[4]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[5]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[6]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[7]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[8]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_araddr[9]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arburst[0]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arburst[1]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arcache[0]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arcache[1]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arcache[2]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arcache[3]      |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_arid[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[1]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[2]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[3]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[4]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[5]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[6]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arlen[7]       |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_arlock        |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arprot[0]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arprot[1]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arprot[2]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arqos[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arqos[1]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arqos[2]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arqos[3]       |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arregion[0]     |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arregion[1]     |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arregion[2]     |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_arregion[3]     |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arsize[0]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arsize[1]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_arsize[2]      |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_arvalid       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[0]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[10]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[11]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[12]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[13]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[14]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[15]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[16]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[17]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[18]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[19]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[1]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[20]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[21]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[22]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[23]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[24]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[25]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[26]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[27]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[28]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[29]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[2]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[30]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awaddr[31]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[3]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[4]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[5]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[6]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[7]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[8]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awaddr[9]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awburst[0]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awburst[1]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awcache[0]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awcache[1]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awcache[2]      |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awcache[3]      |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_awid[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[1]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[2]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[3]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[4]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[5]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[6]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awlen[7]       |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_awlock        |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awprot[0]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awprot[1]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awprot[2]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awqos[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awqos[1]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awqos[2]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awqos[3]       |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awregion[0]     |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awregion[1]     |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awregion[2]     |  OUT  |            |                                |       |       |       |       | 
     |     sb_axi_awregion[3]     |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awsize[0]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awsize[1]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_awsize[2]      |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_awvalid       |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_bready        |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_rready        |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[10]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[11]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[12]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[13]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[14]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[15]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[16]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[17]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[18]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[19]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[1]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[20]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[21]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[22]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[23]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[24]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[25]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[26]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[27]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[28]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[29]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[2]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[30]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[31]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[32]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[33]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[34]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[35]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[36]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[37]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[38]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[39]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[3]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[40]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[41]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[42]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[43]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[44]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[45]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[46]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[47]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[48]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[49]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[4]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[50]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[51]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[52]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[53]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[54]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[55]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[56]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[57]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[58]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[59]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[5]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[60]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[61]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[62]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[63]      |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[6]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[7]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[8]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wdata[9]       |  OUT  |            |                                |       |       |       |       | 
     |        sb_axi_wlast        |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[0]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[1]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[2]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[3]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[4]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[5]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[6]       |  OUT  |            |                                |       |       |       |       | 
     |      sb_axi_wstrb[7]       |  OUT  |            |                                |       |       |       |       | 
     |       sb_axi_wvalid        |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[0]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[10] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[11] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[12] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[13] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[14] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[15] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[16] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[17] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[18] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[19] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[1]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[20] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[21] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[22] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[23] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[24] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[25] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[26] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[27] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[28] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[29] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[2]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[30] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[31] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[32] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[33] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[34] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[35] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[36] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[37] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[38] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[39] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[3]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[40] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[41] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[42] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[43] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[44] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[45] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[46] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[47] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[48] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[49] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[4]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[50] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[51] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[52] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[53] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[54] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[55] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[56] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[57] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[58] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[59] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[5]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[60] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[61] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[62] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[63] |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[6]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[7]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[8]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_address_ip[9]  |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_ecause_ip[0]   |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_ecause_ip[1]   |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_ecause_ip[2]   |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_ecause_ip[3]   |  OUT  |            |                                |       |       |       |       | 
     |  trace_rv_i_ecause_ip[4]   |  OUT  |            |                                |       |       |       |       | 
     | trace_rv_i_exception_ip[0] |  OUT  |            |                                |       |       |       |       | 
     | trace_rv_i_exception_ip[1] |  OUT  |            |                                |       |       |       |       | 
     | trace_rv_i_exception_ip[2] |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[0]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[10]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[11]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[12]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[13]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[14]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[15]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[16]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[17]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[18]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[19]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[1]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[20]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[21]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[22]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[23]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[24]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[25]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[26]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[27]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[28]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[29]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[2]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[30]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[31]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[32]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[33]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[34]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[35]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[36]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[37]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[38]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[39]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[3]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[40]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[41]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[42]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[43]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[44]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[45]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[46]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[47]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[48]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[49]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[4]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[50]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[51]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[52]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[53]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[54]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[55]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[56]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[57]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[58]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[59]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[5]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[60]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[61]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[62]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[63]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[6]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[7]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[8]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_insn_ip[9]    |  OUT  |            |                                |       |       |       |       | 
     | trace_rv_i_interrupt_ip[0] |  OUT  |            |                                |       |       |       |       | 
     | trace_rv_i_interrupt_ip[1] |  OUT  |            |                                |       |       |       |       | 
     | trace_rv_i_interrupt_ip[2] |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[0]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[10]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[11]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[12]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[13]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[14]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[15]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[16]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[17]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[18]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[19]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[1]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[20]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[21]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[22]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[23]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[24]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[25]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[26]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[27]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[28]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[29]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[2]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[30]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[31]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[3]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[4]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[5]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[6]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[7]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[8]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_tval_ip[9]    |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_valid_ip[0]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_valid_ip[1]   |  OUT  |            |                                |       |       |       |       | 
     |   trace_rv_i_valid_ip[2]   |  OUT  |            |                                |       |       |       |       | 
     +------------------------------------------------------------------------------------------------------------------+ 
<CMD> help report_ports

Usage: report_ports [-help] [-include_pins] [-pins <port_name_list>] [-tcl_list]
                    [-type {input source_insertion insertion clock_root uncertainty arrival required external clk_arrival port_cap fanout_load fanout_load_limit drive_resistance drive_cell slew_time slew_limit constant external_detail drive_resistance_detail}]
                    [-view <view_name>] [> <filename[.gz]>] [>> <filename[.gz]>]

-help                      # Prints out the command usage
-include_pins              # Reports timing constraints on instance pins, as well as on ports (bool, optional)
-pins <port_name_list>     # Specifies the pins or ports to be reported (string, optional)
-tcl_list                  # Produces the report in Tcl list format instead of a tabular format (bool, optional)
-type {input source_insertion insertion clock_root uncertainty arrival required external clk_arrival port_cap fanout_load fanout_load_limit drive_resistance drive_cell slew_time slew_limit constant external_detail drive_resistance_detail}
                           # Specifies the constraints to be reported (enum_list, optional)
-view <view_name>          # Specifies the view name (string, optional)
> <filename[.gz]>          # Redirects output to the specified file (redirect_operator, optional)
>> <filename[.gz]>         # Redirects output to the specified file (redirect_operator, optional)


<CMD> report_ports > ports.txt
<CMD> create_bump -cell BUMP_FC61A_96X96_VDD -pitch {40 40} -loc {40 40} -pattern_array {38 38}
**ERROR: (IMPSIP-9017):	Pitch x: 40.000 cannot be small than bump geometry width: 96.700.
<CMD> create_bump -cell BUMP_FC61A_96X96_VDD -pitch {40 40} -loc {40 40} -pattern_array {38 38}
**ERROR: (IMPSIP-9017):	Pitch x: 40.000 cannot be small than bump geometry width: 96.700.
<CMD> create_bump -cell BUMP_FC61A_96X96_VDD -pitch {40 40} -loc {40 40} -pattern_array {38 38}
**ERROR: (IMPSIP-9017):	Pitch x: 40.000 cannot be small than bump geometry width: 96.700.
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {140 140} -loc {140 140} -pattern_array {38 38}
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {140 140} -loc {140 140} -pattern_array {38 38}
**ERROR: (IMPSIP-9025):	Cannot create bump at (103.850,103.850) and it will cause overlapping with existing bump.
<CMD> uiSetTool ruler
<CMD> uiSetTool select
<CMD> deleteBumps -all
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {140 140} -loc {140 140} -pattern_array {38 38}
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference bump -isVisible 1
<CMD> setLayerPreference bumpBack -isVisible 1
<CMD> setLayerPreference bumpConnect -isVisible 1
<CMD> deleteBumps -all
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {500 500} -loc {350 350} -pattern_array {40 40}
**WARN: (IMPSIP-9030):	Row number: 40 is too large, set it to 29.
**WARN: (IMPSIP-9031):	Column number: 40 is too large, set it to 29.
<CMD> uiSetTool ruler
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> fit
<CMD> zoomOut
<CMD> uiSetTool ruler
<CMD> fit
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference bump -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> highlight -index 1
<CMD> fit
<CMD> uiSetTool select
<CMD> zoomOut
<CMD> zoomIn
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference bump -isVisible 1
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomIn
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> uiSetTool ruler
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> deleteBumps -all
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {300 300} -loc {350 350} -pattern_array {40 40}
<CMD> setLayerPreference bump -isVisible 1
<CMD> fit
<CMD> deleteBumps -all
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {350 350} -loc {350 350} -pattern_array {40 40}
<CMD> deleteBumps -all
<CMD> create_bump -cell BUMP_FC44S_72X72_SIGNAL -pitch {350 350} -loc {350 350} -pattern_array {40 40}
<CMD> saveIoFile swerv_wrapper_bumps
Dumping IO Instances of cell swerv_wrapper
Dumping Bumps & bump arrays of cell swerv_wrapper
<CMD> assignBump
*** Starting Bump Assignment ...
**WARN: (IMPSP-6014):	I/O pin 'mbist_mode' does not connect to placed Area I/O instance or hard macro and will be ignored for bump assignment. Most likely reason is:
1. The Area I/O instance or hard macro is not placed.
2. I/O pin does not connect to I/O instance or hard macro in Verilog netlist.
Fix these issues and re-run assignBump command again.
Type 'man IMPSP-6014' for more detail.
*** End Bump Assignment (cpu=0:04:47, real=0:04:46, mem=16263.8M) ***
<CMD> setDrawView fplan
<CMD> uiSetTool select
<CMD> fit
<CMD> zoomIn
<CMD> selectObject Bump Bump_899
<CMD> selectObject Bump Bump_900
<CMD> selectObject Bump Bump_901
<CMD> assignPGBumps -nets vdd -selected
**WARN: (IMPSYC-1265):	FTerm was not found for net 'vdd'. 'vdd' has been created.
<CMD> deselectAll
<CMD> selectObject Bump Bump_900
<CMD> fit
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomBox 5908.32300 6127.52700 8478.97700 8206.97300
<CMD> panPage 0 1
<CMD> zoomIn
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> setFlipChipMode -route_style 45DegreeRoute
<CMD> fcroute -type signal -designStyle pio -layerChangeBotLayer LB -layerChangeTopLayer LB -routeWidth 1 -nets clk
**INFO: set layerChangeTopLayer to LB by fcroute. 
**INFO: set layerChangeBotLayer to LB by fcroute. 
*** Begin SPECIAL ROUTE on Thu Jun  3 09:09:45 2021 ***
SPECIAL ROUTE ran on directory: /home/cadence/TFG2020-21_RISC-V/tools/innovus
SPECIAL ROUTE ran on machine: portatil (Linux 3.10.0-1127.13.1.el7.x86_64 x86_64 3.60Ghz)

Begin option processing ...
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 805.00 megs.

Reading DB technology information...
   **WARN: more than 1 overlap layer
**WARN: (IMPSR-2458):	The polygon edge (55.015 23.545) (58.4 31.725) is not horizontal, vertical or 45-degree. The tool will try to replace the polygon with its circumscribed octagon.
Finished reading DB technology information.
Reading floorplan and netlist information...
**WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
   A total of 1 warning.
Read in 21 layers, 9 routing layers, 2 overlap layer
Read in 799 macros, 13 used
Read in 4628 components
  3024 pad components: 0 unplaced, 3024 placed, 0 fixed
  1600 cover components: 0 unplaced, 1600 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 1418 logical pins
Read in 1417 nets
Read in 1422 special nets, 4 routed
Read in 14947 terminals
1 net selected.

Begin signal bump routing ...
**WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
Start loading data.
Finish loading data. CPU time 1 second(s)
Design is not Manhattan Dominant
Start RDL global routing.
**WARN: (IMPSR-153):	Preroutes exist on M9. Use incremental or eco mode to avoid violations with preroutes
Layer 9: 
Ripup & Reroute: 0 Nets left open
1 normal nets need to be routed, 1 routed
0 routes needed form multi-term nets, 0 routed
Groute: 1 nets need to be routed, 1 fully routed, 0 open
Finish RDL global routing, CPU time 0 second(s)
Verify results and generate output report.
Finish result report.
Summary for Global Routing
             Type             |  To route group #  |    Open group #    |  To Route Pair #   |    Open Pair #     
 -----------------------------------------------------------------------------------------------------------------
  Single_Pad vs Single_Bump   |         1          |         0          |         1          |         0          
            Total             |         1          |         0          |         1          |         0          

End Flip Chip Global Router
 Begin detail routing ...
 Begin post-processing ...
 >>>Begin jog reducing ....
End Flip Chip Detail Router
 *Summary For RDL Routing >>>>>>>>>>>>>>>>>>>>>>>>
        Type        |  To Route Pair #   |    Open Pair #     
 -------------------------------------------------------------
       Groute       |         1          |         0          
       Droute       |         1          |         0          
       Total        |         1          |         0          

  ** Length/Segment Information ------------------
     >> H-Count: 0           Length: 0um
     >> V-Count: 1           Length: 163um
     >> D-Count: 1           Length: 386um
  ** Number of Vias: 0
 *End of RDL Routing <<<<<<<<<<<<<<<<<<<<<<<<<<<<<
End signal bump routing: cpu: 0:00:02, real: 0:00:03, peak: 1049.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
fcroute: Total Real time used = 0:0:17 
fcroute: Total Memory used = 2.71 megs 
fcroute: Total Peak Memory used = 16188.49 megs 
<CMD> fit
<CMD> setLayerPreference LB -isVisible 1
<CMD> setLayerPreference LV -isVisible 1
<CMD> setLayerPreference M1 -isVisible 1
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> setFlipChipMode -route_style 45DegreeRoute
<CMD> fcroute -type signal -designStyle pio -layerChangeBotLayer LB -layerChangeTopLayer LB -routeWidth 1
**INFO: set layerChangeTopLayer to LB by fcroute. 
**INFO: set layerChangeBotLayer to LB by fcroute. 
*** Begin SPECIAL ROUTE on Thu Jun  3 09:25:15 2021 ***
SPECIAL ROUTE ran on directory: /home/cadence/TFG2020-21_RISC-V/tools/innovus
SPECIAL ROUTE ran on machine: portatil (Linux 3.10.0-1127.13.1.el7.x86_64 x86_64 3.60Ghz)

Begin option processing ...
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1049.00 megs.

Reading DB technology information...
   **WARN: more than 1 overlap layer
**WARN: (IMPSR-2458):	The polygon edge (55.015 23.545) (58.4 31.725) is not horizontal, vertical or 45-degree. The tool will try to replace the polygon with its circumscribed octagon.
Finished reading DB technology information.
Reading floorplan and netlist information...
**WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
   A total of 1 warning.
Read in 21 layers, 9 routing layers, 2 overlap layer
Read in 799 macros, 13 used
Read in 4628 components
  3024 pad components: 0 unplaced, 3024 placed, 0 fixed
  1600 cover components: 0 unplaced, 1600 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 1418 logical pins
Read in 1417 nets
Read in 1422 special nets, 5 routed
Read in 14947 terminals
Begin signal bump routing ...
**WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
Start loading data.
Finish loading data. CPU time 1 second(s)
Design is not Manhattan Dominant
Start RDL global routing.
**WARN: (IMPSR-153):	Preroutes exist on M9. Use incremental or eco mode to avoid violations with preroutes
Layer 9: 
Ripup & Reroute: 11 Nets left open
1416 normal nets need to be routed, 1405 routed
0 routes needed form multi-term nets, 0 routed
Groute: 1416 nets need to be routed, 1405 fully routed, 11 open
Finish RDL global routing, CPU time 2 second(s)
Verify results and generate output report.
Finish result report.
Summary for Global Routing
             Type             |  To route group #  |    Open group #    |  To Route Pair #   |    Open Pair #     
 -----------------------------------------------------------------------------------------------------------------
  Single_Pad vs Single_Bump   |        1416        |         11         |        1416        |         11         
            Total             |        1416        |         11         |        1416        |         11         

End Flip Chip Global Router
 Begin detail routing ...
 Begin post-processing ...
 >>>Begin jog reducing ....
 >>>Begin post-routing ................................................
.End Flip Chip Detail Router
 *Summary For RDL Routing >>>>>>>>>>>>>>>>>>>>>>>>
        Type        |  To Route Pair #   |    Open Pair #     
 -------------------------------------------------------------
       Groute       |        1416        |         11         
       Droute       |        1405        |         86         
       Total        |        1416        |         97         

  ** Length/Segment Information ------------------
     >> H-Count: 4849        Length: 912369um
     >> V-Count: 5024        Length: 927691um
     >> D-Count: 9137        Length: 1769016um
  ** Number of Vias: 0
 *End of RDL Routing <<<<<<<<<<<<<<<<<<<<<<<<<<<<<
End signal bump routing: cpu: 0:16:08, real: 0:16:07, peak: 2547.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
fcroute: Total Real time used = 0:16:22 
fcroute: Total Memory used = 103.91 megs 
fcroute: Total Peak Memory used = 16292.15 megs 
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setLayerPreference bumpConnect -isVisible 0
<CMD> setLayerPreference bumpBack -isVisible 0
<CMD> setLayerPreference bump -isVisible 0
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setDrawView fplan
<CMD> fit
<CMD> fit
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference io -isVisible 1
<CMD> setLayerPreference areaIo -isVisible 1
<CMD> setLayerPreference blackBox -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference hinst -isVisible 1
<CMD> setLayerPreference pwrdm -isVisible 1
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference substrateNoise -isVisible 1
<CMD> setLayerPreference powerNet -isVisible 1
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setDrawView place
<CMD> zoomIn
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> setLayerPreference instanceCell -isVisible 0
<CMD> setLayerPreference instanceCell -isVisible 1
<CMD> setLayerPreference instanceCell -isVisible 0
<CMD> setLayerPreference instanceCell -isVisible 1
<CMD> setLayerPreference node_module -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setLayerPreference node_row -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 0
<CMD> setLayerPreference node_row -isVisible 0
<CMD> zoomIn
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomIn
<CMD> panPage 0 -1
<CMD> zoomIn
<CMD> panPage 0 -1
<CMD> zoomIn
<CMD> zoomOut
<CMD> fit
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_floorplan -isVisible 1
<CMD> setLayerPreference node_floorplan -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference node_bump -isVisible 1
<CMD> zoomIn
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> fit
<CMD> setLayerPreference patch -isVisible 1
<CMD> setLayerPreference via -isVisible 1
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference unknowState -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference trim -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-7678.537 -723.08 22140.137 15184.68} -objType inst
<CMD> dbquery -area {-7678.537 -723.08 22140.137 15184.68} -objType regular
<CMD> dbquery -area {-7678.537 -723.08 22140.137 15184.68} -objType special
**WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
<CMD> saveDesign swerv_wrapper_FINAL
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/03 11:01:16, mem=20229.7M)
% Begin Save ccopt configuration ... (date=06/03 11:01:18, mem=20229.7M)
% End Save ccopt configuration ... (date=06/03 11:01:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=20230.5M, current mem=20230.5M)
% Begin Save netlist data ... (date=06/03 11:01:18, mem=20230.5M)
Writing Binary DB to swerv_wrapper_FINAL.dat/swerv_wrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/03 11:01:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=20230.6M, current mem=20230.6M)
Saving congestion map file swerv_wrapper_FINAL.dat/swerv_wrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=06/03 11:01:34, mem=20380.4M)
Saving AAE Data ...
% End Save AAE data ... (date=06/03 11:01:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=20380.4M, current mem=20380.4M)
% Begin Save clock tree data ... (date=06/03 11:01:35, mem=20387.5M)
% End Save clock tree data ... (date=06/03 11:01:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=20387.5M, current mem=20387.5M)
Saving preference file swerv_wrapper_FINAL.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/03 11:01:35, mem=20387.9M)
Saving floorplan file ...
Dumping BumpCells of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
Dumping Bumps of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
Dumping Area IO Rows of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
Dumping Area IO Instances of cell swerv_wrapper to file swerv_wrapper_FINAL.dat/swerv_wrapper.fp.areaio.gz
% End Save floorplan data ... (date=06/03 11:01:42, total cpu=0:00:06.0, real=0:00:06.0, peak res=20388.9M, current mem=20388.9M)
Saving PG file swerv_wrapper_FINAL.dat/swerv_wrapper.pg.gz
*** Completed savePGFile (cpu=0:00:19.9 real=0:00:20.0 mem=21822.3M) ***
Saving Drc markers ...
... 198 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/03 11:02:02, mem=20387.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=06/03 11:02:09, total cpu=0:00:07.1, real=0:00:07.0, peak res=20387.5M, current mem=20387.5M)
% Begin Save routing data ... (date=06/03 11:02:09, mem=20387.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=20626.3M) ***
% End Save routing data ... (date=06/03 11:02:10, total cpu=0:00:00.7, real=0:00:01.0, peak res=20387.6M, current mem=20387.6M)
Saving property file swerv_wrapper_FINAL.dat/swerv_wrapper.prop
*** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=20629.3M) ***
Saving preRoute extracted patterns in file 'swerv_wrapper_FINAL.dat/swerv_wrapper.techData.gz' ...
Saving preRoute extraction data in directory 'swerv_wrapper_FINAL.dat/extraction/' ...
% Begin Save power constraints data ... (date=06/03 11:02:33, mem=20389.3M)
% End Save power constraints data ... (date=06/03 11:02:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=20389.4M, current mem=20389.4M)
nominal_rc_corner
nominal_rc_corner
nominal_rc_corner
Generated self-contained design swerv_wrapper_FINAL.dat
#% End save design ... (date=06/03 11:02:35, total cpu=0:01:16, real=0:01:19, peak res=20389.4M, current mem=20262.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign swerv_wrapper_FINAL
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/03 11:02:35, mem=20262.5M)
% Begin Save ccopt configuration ... (date=06/03 11:02:37, mem=20262.5M)
% End Save ccopt configuration ... (date=06/03 11:02:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=20262.8M, current mem=20262.8M)
% Begin Save netlist data ... (date=06/03 11:02:38, mem=20262.8M)
Writing Binary DB to swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/03 11:02:38, total cpu=0:00:00.2, real=0:00:00.0, peak res=20262.8M, current mem=20262.8M)
Saving congestion map file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=06/03 11:02:53, mem=20391.8M)
Saving AAE Data ...
% End Save AAE data ... (date=06/03 11:02:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=20391.8M, current mem=20391.8M)
% Begin Save clock tree data ... (date=06/03 11:02:54, mem=20391.9M)
% End Save clock tree data ... (date=06/03 11:02:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=20391.9M, current mem=20391.9M)
Saving preference file swerv_wrapper_FINAL.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/03 11:02:54, mem=20392.1M)
Saving floorplan file ...
Dumping BumpCells of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
Dumping Bumps of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
Dumping Area IO Rows of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
Dumping Area IO Instances of cell swerv_wrapper to file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.fp.areaio.gz
% End Save floorplan data ... (date=06/03 11:03:00, total cpu=0:00:05.8, real=0:00:06.0, peak res=20392.6M, current mem=20392.6M)
Saving PG file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.pg.gz
*** Completed savePGFile (cpu=0:00:18.6 real=0:00:19.0 mem=21937.5M) ***
Saving Drc markers ...
... 198 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/03 11:03:19, mem=20415.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=06/03 11:03:26, total cpu=0:00:07.2, real=0:00:07.0, peak res=20415.5M, current mem=20415.5M)
% Begin Save routing data ... (date=06/03 11:03:26, mem=20415.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=20707.5M) ***
% End Save routing data ... (date=06/03 11:03:27, total cpu=0:00:00.7, real=0:00:01.0, peak res=20415.5M, current mem=20415.5M)
Saving property file swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.prop
*** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=20710.5M) ***
Saving preRoute extracted patterns in file 'swerv_wrapper_FINAL.dat.tmp/swerv_wrapper.techData.gz' ...
Saving preRoute extraction data in directory 'swerv_wrapper_FINAL.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=06/03 11:03:50, mem=20412.1M)
% End Save power constraints data ... (date=06/03 11:03:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=20412.1M, current mem=20412.1M)
nominal_rc_corner
nominal_rc_corner
nominal_rc_corner
Generated self-contained design swerv_wrapper_FINAL.dat.tmp
#% End save design ... (date=06/03 11:03:52, total cpu=0:01:13, real=0:01:17, peak res=21305.4M, current mem=20266.1M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Thu Jun  3 11:58:24 2021
  Total CPU time:     2:26:57
  Total real time:    16:01:31
  Peak memory (main): 28145.87MB


*** Memory Usage v#1 (Current mem = 20608.664M, initial mem = 256.801M) ***
*** Message Summary: 67514 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=2:31:37, real=16:01:28, mem=20608.7M) ---
