;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 400, @100
	SLT 270, 0
	SLT 270, 0
	CMP @129, <102
	SUB @121, 103
	SUB @129, <102
	JMN 0, -202
	ADD -89, <-20
	SUB @129, <102
	CMP 200, @1
	ADD -29, <-20
	ADD -29, <-20
	CMP -207, <-120
	SUB -207, <-120
	SUB #72, @200
	SUB @129, <102
	SUB @129, <102
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	CMP -15, 9
	CMP -15, 9
	SUB @729, 102
	SUB #72, @200
	SLT 20, @12
	SUB <10, @-12
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, -202
	SPL 0, -202
	ADD 210, 50
	ADD 210, 50
	ADD 100, 9
	SPL 0, -202
	CMP @121, 103
	SUB #0, @2
	SUB #0, @2
	SPL 0, -202
	SUB @-127, 100
	ADD 100, 9
	CMP -207, <-120
	MOV -1, <-20
	SLT 0, @100
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
