{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481552197767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481552197770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 15:16:37 2016 " "Processing started: Mon Dec 12 15:16:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481552197770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552197770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PA_processor -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off PA_processor -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552197770 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1481552197956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/exec1.v 2 2 " "Found 2 design units, including 2 entities, in source file stages/exec/exec1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "stages/exec/alu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209500 ""} { "Info" "ISGN_ENTITY_NAME" "2 exec1 " "Found entity 2: exec1" {  } { { "stages/exec/exec1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M5.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M5.v" { { "Info" "ISGN_ENTITY_NAME" "1 M5 " "Found entity 1: M5" {  } { { "stages/exec/M5.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M4.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M4.v" { { "Info" "ISGN_ENTITY_NAME" "1 M4 " "Found entity 1: M4" {  } { { "stages/exec/M4.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M3.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M3.v" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Found entity 1: M3" {  } { { "stages/exec/M3.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M2.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M2.v" { { "Info" "ISGN_ENTITY_NAME" "1 M2 " "Found entity 1: M2" {  } { { "stages/exec/M2.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/M1.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/M1.v" { { "Info" "ISGN_ENTITY_NAME" "1 M1 " "Found entity 1: M1" {  } { { "stages/exec/M1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209504 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(78) " "Verilog HDL information at cache.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cache/cache.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481552209505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(87) " "Verilog HDL information at cache.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cache/cache.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481552209505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache/cache.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cache/cache.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/exec/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "stages/exec/alucontrol.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/alucontrol.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/exec/alu.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/exec/alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/mem_wb.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/stages_bound/mem_wb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "if_id.v(26) " "Verilog HDL information at if_id.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "stages/stages_bound/if_id.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/stages_bound/if_id.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481552209507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/stages_bound/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "stages/stages_bound/if_id.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/stages_bound/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/id_ex.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/stages_bound/id_ex.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/stages_bound/ex_mem.v 0 0 " "Found 0 design units, including 0 entities, in source file stages/stages_bound/ex_mem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/fetch/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/fetch/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "stages/fetch/pc.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/pc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/decode/decode_top.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/decode/decode_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_top " "Found entity 1: decode_top" {  } { { "stages/decode/decode_top.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/decode/decode_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages/fetch/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file stages/fetch/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "stages/fetch/fetch.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/fetch.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481552209512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m1result M3.v(18) " "Verilog HDL Implicit Net warning at M3.v(18): created implicit net for \"m1result\"" {  } { { "stages/exec/M3.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/M3.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc pc.v(22) " "Verilog HDL Implicit Net warning at pc.v(22): created implicit net for \"pc\"" {  } { { "stages/fetch/pc.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/pc.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alusrc cpu.v(60) " "Verilog HDL Implicit Net warning at cpu.v(60): created implicit net for \"alusrc\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluop cpu.v(61) " "Verilog HDL Implicit Net warning at cpu.v(61): created implicit net for \"aluop\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src1 cpu.v(62) " "Verilog HDL Implicit Net warning at cpu.v(62): created implicit net for \"src1\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg2 cpu.v(63) " "Verilog HDL Implicit Net warning at cpu.v(63): created implicit net for \"reg2\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immediat cpu.v(64) " "Verilog HDL Implicit Net warning at cpu.v(64): created implicit net for \"immediat\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "old_pc cpu.v(65) " "Verilog HDL Implicit Net warning at cpu.v(65): created implicit net for \"old_pc\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluresult cpu.v(66) " "Verilog HDL Implicit Net warning at cpu.v(66): created implicit net for \"aluresult\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero cpu.v(67) " "Verilog HDL Implicit Net warning at cpu.v(67): created implicit net for \"zero\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oveflow cpu.v(68) " "Verilog HDL Implicit Net warning at cpu.v(68): created implicit net for \"oveflow\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_pc cpu.v(69) " "Verilog HDL Implicit Net warning at cpu.v(69): created implicit net for \"new_pc\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst cpu.v(70) " "Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for \"dst\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src2 cpu.v(81) " "Verilog HDL Implicit Net warning at cpu.v(81): created implicit net for \"src2\"" {  } { { "cpu.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/cpu.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instc_hit fetch.v(52) " "Verilog HDL Implicit Net warning at fetch.v(52): created implicit net for \"instc_hit\"" {  } { { "stages/fetch/fetch.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/fetch/fetch.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209512 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "src2 exec1.v(23) " "Verilog HDL error at exec1.v(23): values cannot be assigned directly to all or part of array \"src2\" - assignments must be made to individual elements only" {  } { { "stages/exec/exec1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec1.v" 23 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1481552209513 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "new_pc exec1.v(24) " "Verilog HDL Continuous Assignment error at exec1.v(24): object \"new_pc\" on left-hand side of assignment must have a net type" {  } { { "stages/exec/exec1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec1.v" 24 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1481552209513 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "src2 exec1.v(29) " "Verilog HDL error at exec1.v(29): expression cannot reference entire array \"src2\"" {  } { { "stages/exec/exec1.v" "" { Text "/home/salcaide/Dropbox/MIRI/PA/Project/pa_processor/stages/exec/exec1.v" 29 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481552209513 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1213 " "Peak virtual memory: 1213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481552209564 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 12 15:16:49 2016 " "Processing ended: Mon Dec 12 15:16:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481552209564 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481552209564 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481552209564 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481552209564 ""}
