$comment
	File created using the following command:
		vcd file mydecode.msim.vcd -direction
$end
$date
	Sun Nov 24 23:37:17 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mydecode_vhd_vec_tst $end
$var wire 1 ! branch_decision $end
$var wire 1 " clock $end
$var wire 1 # diplayDecison [2] $end
$var wire 1 $ diplayDecison [1] $end
$var wire 1 % diplayDecison [0] $end
$var wire 1 & jump_decision $end
$var wire 1 ' RegisterWrite $end
$var wire 1 ( reset $end
$var wire 1 ) SevenSegement0 [6] $end
$var wire 1 * SevenSegement0 [5] $end
$var wire 1 + SevenSegement0 [4] $end
$var wire 1 , SevenSegement0 [3] $end
$var wire 1 - SevenSegement0 [2] $end
$var wire 1 . SevenSegement0 [1] $end
$var wire 1 / SevenSegement0 [0] $end
$var wire 1 0 SevenSegement1 [6] $end
$var wire 1 1 SevenSegement1 [5] $end
$var wire 1 2 SevenSegement1 [4] $end
$var wire 1 3 SevenSegement1 [3] $end
$var wire 1 4 SevenSegement1 [2] $end
$var wire 1 5 SevenSegement1 [1] $end
$var wire 1 6 SevenSegement1 [0] $end
$var wire 1 7 SevenSegement2 [6] $end
$var wire 1 8 SevenSegement2 [5] $end
$var wire 1 9 SevenSegement2 [4] $end
$var wire 1 : SevenSegement2 [3] $end
$var wire 1 ; SevenSegement2 [2] $end
$var wire 1 < SevenSegement2 [1] $end
$var wire 1 = SevenSegement2 [0] $end
$var wire 1 > SevenSegement3 [6] $end
$var wire 1 ? SevenSegement3 [5] $end
$var wire 1 @ SevenSegement3 [4] $end
$var wire 1 A SevenSegement3 [3] $end
$var wire 1 B SevenSegement3 [2] $end
$var wire 1 C SevenSegement3 [1] $end
$var wire 1 D SevenSegement3 [0] $end
$var wire 1 E SevenSegement4 [6] $end
$var wire 1 F SevenSegement4 [5] $end
$var wire 1 G SevenSegement4 [4] $end
$var wire 1 H SevenSegement4 [3] $end
$var wire 1 I SevenSegement4 [2] $end
$var wire 1 J SevenSegement4 [1] $end
$var wire 1 K SevenSegement4 [0] $end
$var wire 1 L SevenSegement5 [6] $end
$var wire 1 M SevenSegement5 [5] $end
$var wire 1 N SevenSegement5 [4] $end
$var wire 1 O SevenSegement5 [3] $end
$var wire 1 P SevenSegement5 [2] $end
$var wire 1 Q SevenSegement5 [1] $end
$var wire 1 R SevenSegement5 [0] $end
$var wire 1 S SevenSegement6 [6] $end
$var wire 1 T SevenSegement6 [5] $end
$var wire 1 U SevenSegement6 [4] $end
$var wire 1 V SevenSegement6 [3] $end
$var wire 1 W SevenSegement6 [2] $end
$var wire 1 X SevenSegement6 [1] $end
$var wire 1 Y SevenSegement6 [0] $end
$var wire 1 Z SevenSegement7 [6] $end
$var wire 1 [ SevenSegement7 [5] $end
$var wire 1 \ SevenSegement7 [4] $end
$var wire 1 ] SevenSegement7 [3] $end
$var wire 1 ^ SevenSegement7 [2] $end
$var wire 1 _ SevenSegement7 [1] $end
$var wire 1 ` SevenSegement7 [0] $end

$scope module i1 $end
$var wire 1 a gnd $end
$var wire 1 b vcc $end
$var wire 1 c unknown $end
$var wire 1 d devoe $end
$var wire 1 e devclrn $end
$var wire 1 f devpor $end
$var wire 1 g ww_devoe $end
$var wire 1 h ww_devclrn $end
$var wire 1 i ww_devpor $end
$var wire 1 j ww_SevenSegement0 [6] $end
$var wire 1 k ww_SevenSegement0 [5] $end
$var wire 1 l ww_SevenSegement0 [4] $end
$var wire 1 m ww_SevenSegement0 [3] $end
$var wire 1 n ww_SevenSegement0 [2] $end
$var wire 1 o ww_SevenSegement0 [1] $end
$var wire 1 p ww_SevenSegement0 [0] $end
$var wire 1 q ww_SevenSegement1 [6] $end
$var wire 1 r ww_SevenSegement1 [5] $end
$var wire 1 s ww_SevenSegement1 [4] $end
$var wire 1 t ww_SevenSegement1 [3] $end
$var wire 1 u ww_SevenSegement1 [2] $end
$var wire 1 v ww_SevenSegement1 [1] $end
$var wire 1 w ww_SevenSegement1 [0] $end
$var wire 1 x ww_SevenSegement2 [6] $end
$var wire 1 y ww_SevenSegement2 [5] $end
$var wire 1 z ww_SevenSegement2 [4] $end
$var wire 1 { ww_SevenSegement2 [3] $end
$var wire 1 | ww_SevenSegement2 [2] $end
$var wire 1 } ww_SevenSegement2 [1] $end
$var wire 1 ~ ww_SevenSegement2 [0] $end
$var wire 1 !! ww_SevenSegement3 [6] $end
$var wire 1 "! ww_SevenSegement3 [5] $end
$var wire 1 #! ww_SevenSegement3 [4] $end
$var wire 1 $! ww_SevenSegement3 [3] $end
$var wire 1 %! ww_SevenSegement3 [2] $end
$var wire 1 &! ww_SevenSegement3 [1] $end
$var wire 1 '! ww_SevenSegement3 [0] $end
$var wire 1 (! ww_SevenSegement4 [6] $end
$var wire 1 )! ww_SevenSegement4 [5] $end
$var wire 1 *! ww_SevenSegement4 [4] $end
$var wire 1 +! ww_SevenSegement4 [3] $end
$var wire 1 ,! ww_SevenSegement4 [2] $end
$var wire 1 -! ww_SevenSegement4 [1] $end
$var wire 1 .! ww_SevenSegement4 [0] $end
$var wire 1 /! ww_SevenSegement5 [6] $end
$var wire 1 0! ww_SevenSegement5 [5] $end
$var wire 1 1! ww_SevenSegement5 [4] $end
$var wire 1 2! ww_SevenSegement5 [3] $end
$var wire 1 3! ww_SevenSegement5 [2] $end
$var wire 1 4! ww_SevenSegement5 [1] $end
$var wire 1 5! ww_SevenSegement5 [0] $end
$var wire 1 6! ww_SevenSegement6 [6] $end
$var wire 1 7! ww_SevenSegement6 [5] $end
$var wire 1 8! ww_SevenSegement6 [4] $end
$var wire 1 9! ww_SevenSegement6 [3] $end
$var wire 1 :! ww_SevenSegement6 [2] $end
$var wire 1 ;! ww_SevenSegement6 [1] $end
$var wire 1 <! ww_SevenSegement6 [0] $end
$var wire 1 =! ww_SevenSegement7 [6] $end
$var wire 1 >! ww_SevenSegement7 [5] $end
$var wire 1 ?! ww_SevenSegement7 [4] $end
$var wire 1 @! ww_SevenSegement7 [3] $end
$var wire 1 A! ww_SevenSegement7 [2] $end
$var wire 1 B! ww_SevenSegement7 [1] $end
$var wire 1 C! ww_SevenSegement7 [0] $end
$var wire 1 D! ww_clock $end
$var wire 1 E! ww_reset $end
$var wire 1 F! ww_branch_decision $end
$var wire 1 G! ww_jump_decision $end
$var wire 1 H! ww_RegisterWrite $end
$var wire 1 I! ww_diplayDecison [2] $end
$var wire 1 J! ww_diplayDecison [1] $end
$var wire 1 K! ww_diplayDecison [0] $end
$var wire 1 L! \SevenSegement0[0]~output_o\ $end
$var wire 1 M! \SevenSegement0[1]~output_o\ $end
$var wire 1 N! \SevenSegement0[2]~output_o\ $end
$var wire 1 O! \SevenSegement0[3]~output_o\ $end
$var wire 1 P! \SevenSegement0[4]~output_o\ $end
$var wire 1 Q! \SevenSegement0[5]~output_o\ $end
$var wire 1 R! \SevenSegement0[6]~output_o\ $end
$var wire 1 S! \SevenSegement1[0]~output_o\ $end
$var wire 1 T! \SevenSegement1[1]~output_o\ $end
$var wire 1 U! \SevenSegement1[2]~output_o\ $end
$var wire 1 V! \SevenSegement1[3]~output_o\ $end
$var wire 1 W! \SevenSegement1[4]~output_o\ $end
$var wire 1 X! \SevenSegement1[5]~output_o\ $end
$var wire 1 Y! \SevenSegement1[6]~output_o\ $end
$var wire 1 Z! \SevenSegement2[0]~output_o\ $end
$var wire 1 [! \SevenSegement2[1]~output_o\ $end
$var wire 1 \! \SevenSegement2[2]~output_o\ $end
$var wire 1 ]! \SevenSegement2[3]~output_o\ $end
$var wire 1 ^! \SevenSegement2[4]~output_o\ $end
$var wire 1 _! \SevenSegement2[5]~output_o\ $end
$var wire 1 `! \SevenSegement2[6]~output_o\ $end
$var wire 1 a! \SevenSegement3[0]~output_o\ $end
$var wire 1 b! \SevenSegement3[1]~output_o\ $end
$var wire 1 c! \SevenSegement3[2]~output_o\ $end
$var wire 1 d! \SevenSegement3[3]~output_o\ $end
$var wire 1 e! \SevenSegement3[4]~output_o\ $end
$var wire 1 f! \SevenSegement3[5]~output_o\ $end
$var wire 1 g! \SevenSegement3[6]~output_o\ $end
$var wire 1 h! \SevenSegement4[0]~output_o\ $end
$var wire 1 i! \SevenSegement4[1]~output_o\ $end
$var wire 1 j! \SevenSegement4[2]~output_o\ $end
$var wire 1 k! \SevenSegement4[3]~output_o\ $end
$var wire 1 l! \SevenSegement4[4]~output_o\ $end
$var wire 1 m! \SevenSegement4[5]~output_o\ $end
$var wire 1 n! \SevenSegement4[6]~output_o\ $end
$var wire 1 o! \SevenSegement5[0]~output_o\ $end
$var wire 1 p! \SevenSegement5[1]~output_o\ $end
$var wire 1 q! \SevenSegement5[2]~output_o\ $end
$var wire 1 r! \SevenSegement5[3]~output_o\ $end
$var wire 1 s! \SevenSegement5[4]~output_o\ $end
$var wire 1 t! \SevenSegement5[5]~output_o\ $end
$var wire 1 u! \SevenSegement5[6]~output_o\ $end
$var wire 1 v! \SevenSegement6[0]~output_o\ $end
$var wire 1 w! \SevenSegement6[1]~output_o\ $end
$var wire 1 x! \SevenSegement6[2]~output_o\ $end
$var wire 1 y! \SevenSegement6[3]~output_o\ $end
$var wire 1 z! \SevenSegement6[4]~output_o\ $end
$var wire 1 {! \SevenSegement6[5]~output_o\ $end
$var wire 1 |! \SevenSegement6[6]~output_o\ $end
$var wire 1 }! \SevenSegement7[0]~output_o\ $end
$var wire 1 ~! \SevenSegement7[1]~output_o\ $end
$var wire 1 !" \SevenSegement7[2]~output_o\ $end
$var wire 1 "" \SevenSegement7[3]~output_o\ $end
$var wire 1 #" \SevenSegement7[4]~output_o\ $end
$var wire 1 $" \SevenSegement7[5]~output_o\ $end
$var wire 1 %" \SevenSegement7[6]~output_o\ $end
$var wire 1 &" \clock~input_o\ $end
$var wire 1 '" \branch_decision~input_o\ $end
$var wire 1 (" \jump_decision~input_o\ $end
$var wire 1 )" \f1|f1|pc~4_combout\ $end
$var wire 1 *" \f1|f1|pc[0]~5_combout\ $end
$var wire 1 +" \reset~input_o\ $end
$var wire 1 ," \f1|f1|pc[0]~6\ $end
$var wire 1 -" \f1|f1|pc[1]~7_combout\ $end
$var wire 1 ." \f1|f1|mem.raddr_a[1]~1_combout\ $end
$var wire 1 /" \f1|f1|pc[1]~8\ $end
$var wire 1 0" \f1|f1|pc[2]~9_combout\ $end
$var wire 1 1" \f1|f1|mem.raddr_a[3]~0_combout\ $end
$var wire 1 2" \f1|f1|pc[2]~10\ $end
$var wire 1 3" \f1|f1|pc[3]~11_combout\ $end
$var wire 1 4" \f1|f1|instruction~3_combout\ $end
$var wire 1 5" \f1|f1|instruction~17_combout\ $end
$var wire 1 6" \diplayDecison[2]~input_o\ $end
$var wire 1 7" \diplayDecison[0]~input_o\ $end
$var wire 1 8" \diplayDecison[1]~input_o\ $end
$var wire 1 9" \Mux28~0_combout\ $end
$var wire 1 :" \Mux18~0_combout\ $end
$var wire 1 ;" \f1|f1|mem~27_combout\ $end
$var wire 1 <" \f1|f1|mem~110_combout\ $end
$var wire 1 =" \RegisterWrite~input_o\ $end
$var wire 1 >" \f1|f1|mem~19_combout\ $end
$var wire 1 ?" \f1|f1|mem~109_combout\ $end
$var wire 1 @" \f1|f1|mem~40_combout\ $end
$var wire 1 A" \f1|f1|mem~111_combout\ $end
$var wire 1 B" \d1|Decoder1~3_combout\ $end
$var wire 1 C" \d1|reg_File~3_combout\ $end
$var wire 1 D" \d1|reg_File[3][0]~q\ $end
$var wire 1 E" \d1|Decoder1~2_combout\ $end
$var wire 1 F" \d1|reg_File~2_combout\ $end
$var wire 1 G" \d1|reg_File[1][0]~q\ $end
$var wire 1 H" \Mux31~5_combout\ $end
$var wire 1 I" \d1|Decoder1~0_combout\ $end
$var wire 1 J" \d1|reg_File[5][0]~0_combout\ $end
$var wire 1 K" \d1|reg_File[5][0]~q\ $end
$var wire 1 L" \d1|Decoder1~1_combout\ $end
$var wire 1 M" \d1|reg_File[7][0]~1_combout\ $end
$var wire 1 N" \d1|reg_File[7][0]~q\ $end
$var wire 1 O" \Mux31~4_combout\ $end
$var wire 1 P" \Mux31~6_combout\ $end
$var wire 1 Q" \f1|f1|mem~105_combout\ $end
$var wire 1 R" \f1|f1|mem~106_combout\ $end
$var wire 1 S" \f1|f1|mem~10_combout\ $end
$var wire 1 T" \f1|f1|mem~108_combout\ $end
$var wire 1 U" \Mux31~2_combout\ $end
$var wire 1 V" \f1|f1|mem~3_combout\ $end
$var wire 1 W" \f1|f1|mem~107_combout\ $end
$var wire 1 X" \Mux31~1_combout\ $end
$var wire 1 Y" \Mux31~3_combout\ $end
$var wire 1 Z" \Mux31~7_combout\ $end
$var wire 1 [" \Mux31~0_combout\ $end
$var wire 1 \" \f1|f1|mem~48_combout\ $end
$var wire 1 ]" \f1|f1|mem~112_combout\ $end
$var wire 1 ^" \d1|Mux95~1_combout\ $end
$var wire 1 _" \d1|Mux95~0_combout\ $end
$var wire 1 `" \f1|f1|mem~54_combout\ $end
$var wire 1 a" \f1|f1|mem~113_combout\ $end
$var wire 1 b" \d1|Mux95~2_combout\ $end
$var wire 1 c" \Mux31~8_combout\ $end
$var wire 1 d" \f1|f1|mem~67_combout\ $end
$var wire 1 e" \f1|f1|mem~114_combout\ $end
$var wire 1 f" \Mux31~9_combout\ $end
$var wire 1 g" \d1|reg_File[1][10]~6_combout\ $end
$var wire 1 h" \d1|reg_File[1][10]~q\ $end
$var wire 1 i" \d1|Decoder1~4_combout\ $end
$var wire 1 j" \d1|reg_File[2][10]~7_combout\ $end
$var wire 1 k" \d1|reg_File[2][10]~q\ $end
$var wire 1 l" \f1|f1|instruction~15_combout\ $end
$var wire 1 m" \f1|f1|instruction~16_combout\ $end
$var wire 1 n" \d1|Decoder1~5_combout\ $end
$var wire 1 o" \d1|reg_File~8_combout\ $end
$var wire 1 p" \d1|reg_File[0][10]~q\ $end
$var wire 1 q" \d1|Mux61~0_combout\ $end
$var wire 1 r" \d1|reg_File[3][10]~9_combout\ $end
$var wire 1 s" \d1|reg_File[3][10]~q\ $end
$var wire 1 t" \d1|Mux61~1_combout\ $end
$var wire 1 u" \Mux29~0_combout\ $end
$var wire 1 v" \Mux29~1_combout\ $end
$var wire 1 w" \d1|Mux29~0_combout\ $end
$var wire 1 x" \d1|Mux29~1_combout\ $end
$var wire 1 y" \Mux29~2_combout\ $end
$var wire 1 z" \d1|Mux93~0_combout\ $end
$var wire 1 {" \d1|Mux93~1_combout\ $end
$var wire 1 |" \Mux13~0_combout\ $end
$var wire 1 }" \Mux29~3_combout\ $end
$var wire 1 ~" \f1|f1|mem~75_combout\ $end
$var wire 1 !# \f1|f1|mem~115_combout\ $end
$var wire 1 "# \Mux29~4_combout\ $end
$var wire 1 ## \d1|reg_File[6][13]~4_combout\ $end
$var wire 1 $# \d1|reg_File[6][13]~q\ $end
$var wire 1 %# \d1|reg_File~5_combout\ $end
$var wire 1 &# \d1|reg_File[2][13]~q\ $end
$var wire 1 '# \d1|Mux94~0_combout\ $end
$var wire 1 (# \d1|Mux94~1_combout\ $end
$var wire 1 )# \Mux31~14_combout\ $end
$var wire 1 *# \Mux31~13_combout\ $end
$var wire 1 +# \Mux31~15_combout\ $end
$var wire 1 ,# \Mux31~10_combout\ $end
$var wire 1 -# \Mux31~11_combout\ $end
$var wire 1 .# \Mux31~12_combout\ $end
$var wire 1 /# \Mux30~0_combout\ $end
$var wire 1 0# \Mux30~1_combout\ $end
$var wire 1 1# \Mux30~2_combout\ $end
$var wire 1 2# \u0|cathodes[0]~0_combout\ $end
$var wire 1 3# \u0|cathodes[1]~1_combout\ $end
$var wire 1 4# \u0|cathodes[2]~2_combout\ $end
$var wire 1 5# \u0|cathodes[3]~3_combout\ $end
$var wire 1 6# \u0|cathodes[4]~4_combout\ $end
$var wire 1 7# \u0|cathodes[5]~5_combout\ $end
$var wire 1 8# \u0|cathodes[6]~6_combout\ $end
$var wire 1 9# \Mux27~0_combout\ $end
$var wire 1 :# \Mux26~0_combout\ $end
$var wire 1 ;# \u1|cathodes[0]~0_combout\ $end
$var wire 1 <# \Mux25~0_combout\ $end
$var wire 1 =# \u1|cathodes[1]~1_combout\ $end
$var wire 1 ># \u1|cathodes[2]~2_combout\ $end
$var wire 1 ?# \u1|cathodes[3]~3_combout\ $end
$var wire 1 @# \u1|cathodes[4]~4_combout\ $end
$var wire 1 A# \u1|cathodes[5]~5_combout\ $end
$var wire 1 B# \u1|cathodes[6]~6_combout\ $end
$var wire 1 C# \f1|f1|mem~87_combout\ $end
$var wire 1 D# \f1|f1|mem~116_combout\ $end
$var wire 1 E# \Mux22~0_combout\ $end
$var wire 1 F# \u2|cathodes[0]~0_combout\ $end
$var wire 1 G# \u2|cathodes[1]~1_combout\ $end
$var wire 1 H# \u2|cathodes[2]~2_combout\ $end
$var wire 1 I# \u2|cathodes[3]~3_combout\ $end
$var wire 1 J# \u2|cathodes[4]~4_combout\ $end
$var wire 1 K# \u2|cathodes[5]~5_combout\ $end
$var wire 1 L# \u2|cathodes[6]~6_combout\ $end
$var wire 1 M# \u3|cathodes[0]~0_combout\ $end
$var wire 1 N# \u3|cathodes[1]~1_combout\ $end
$var wire 1 O# \u3|cathodes[2]~2_combout\ $end
$var wire 1 P# \u3|cathodes[3]~3_combout\ $end
$var wire 1 Q# \u3|cathodes[4]~4_combout\ $end
$var wire 1 R# \u3|cathodes[5]~5_combout\ $end
$var wire 1 S# \u3|cathodes[6]~6_combout\ $end
$var wire 1 T# \Mux14~0_combout\ $end
$var wire 1 U# \Mux14~1_combout\ $end
$var wire 1 V# \Mux14~2_combout\ $end
$var wire 1 W# \Mux13~1_combout\ $end
$var wire 1 X# \Mux13~2_combout\ $end
$var wire 1 Y# \Mux13~3_combout\ $end
$var wire 1 Z# \Mux12~0_combout\ $end
$var wire 1 [# \Mux31~16_combout\ $end
$var wire 1 \# \Mux31~17_combout\ $end
$var wire 1 ]# \Mux15~0_combout\ $end
$var wire 1 ^# \u4|cathodes[0]~13_combout\ $end
$var wire 1 _# \u4|cathodes[1]~8_combout\ $end
$var wire 1 `# \u4|cathodes[2]~9_combout\ $end
$var wire 1 a# \u4|cathodes[3]~10_combout\ $end
$var wire 1 b# \u4|cathodes[4]~11_combout\ $end
$var wire 1 c# \u4|cathodes[5]~14_combout\ $end
$var wire 1 d# \u4|cathodes[6]~12_combout\ $end
$var wire 1 e# \Mux5~0_combout\ $end
$var wire 1 f# \Mux9~0_combout\ $end
$var wire 1 g# \u5|cathodes[0]~1_combout\ $end
$var wire 1 h# \Mux11~0_combout\ $end
$var wire 1 i# \Mux10~0_combout\ $end
$var wire 1 j# \u5|cathodes[0]~9_combout\ $end
$var wire 1 k# \u5|cathodes[0]~0_combout\ $end
$var wire 1 l# \u5|cathodes[0]~2_combout\ $end
$var wire 1 m# \u5|cathodes[0]~10_combout\ $end
$var wire 1 n# \u5|cathodes[1]~3_combout\ $end
$var wire 1 o# \u5|cathodes[2]~4_combout\ $end
$var wire 1 p# \u5|cathodes[3]~5_combout\ $end
$var wire 1 q# \u5|cathodes[4]~6_combout\ $end
$var wire 1 r# \u5|cathodes[5]~7_combout\ $end
$var wire 1 s# \u5|cathodes[6]~8_combout\ $end
$var wire 1 t# \f1|f1|mem~99_combout\ $end
$var wire 1 u# \f1|f1|mem~117_combout\ $end
$var wire 1 v# \Mux6~0_combout\ $end
$var wire 1 w# \u6|cathodes[0]~0_combout\ $end
$var wire 1 x# \u6|cathodes[1]~1_combout\ $end
$var wire 1 y# \u6|cathodes[2]~2_combout\ $end
$var wire 1 z# \u6|cathodes[3]~3_combout\ $end
$var wire 1 {# \u6|cathodes[4]~4_combout\ $end
$var wire 1 |# \u6|cathodes[5]~5_combout\ $end
$var wire 1 }# \u6|cathodes[6]~6_combout\ $end
$var wire 1 ~# \Mux3~0_combout\ $end
$var wire 1 !$ \Mux2~0_combout\ $end
$var wire 1 "$ \u7|cathodes[0]~0_combout\ $end
$var wire 1 #$ \u7|cathodes[1]~1_combout\ $end
$var wire 1 $$ \u7|cathodes[2]~2_combout\ $end
$var wire 1 %$ \u7|cathodes[3]~3_combout\ $end
$var wire 1 &$ \u7|cathodes[4]~4_combout\ $end
$var wire 1 '$ \u7|cathodes[5]~5_combout\ $end
$var wire 1 ($ \u7|cathodes[5]~6_combout\ $end
$var wire 1 )$ \u7|cathodes[6]~7_combout\ $end
$var wire 1 *$ \f1|f1|instruction\ [31] $end
$var wire 1 +$ \f1|f1|instruction\ [30] $end
$var wire 1 ,$ \f1|f1|instruction\ [29] $end
$var wire 1 -$ \f1|f1|instruction\ [28] $end
$var wire 1 .$ \f1|f1|instruction\ [27] $end
$var wire 1 /$ \f1|f1|instruction\ [26] $end
$var wire 1 0$ \f1|f1|instruction\ [25] $end
$var wire 1 1$ \f1|f1|instruction\ [24] $end
$var wire 1 2$ \f1|f1|instruction\ [23] $end
$var wire 1 3$ \f1|f1|instruction\ [22] $end
$var wire 1 4$ \f1|f1|instruction\ [21] $end
$var wire 1 5$ \f1|f1|instruction\ [20] $end
$var wire 1 6$ \f1|f1|instruction\ [19] $end
$var wire 1 7$ \f1|f1|instruction\ [18] $end
$var wire 1 8$ \f1|f1|instruction\ [17] $end
$var wire 1 9$ \f1|f1|instruction\ [16] $end
$var wire 1 :$ \f1|f1|instruction\ [15] $end
$var wire 1 ;$ \f1|f1|instruction\ [14] $end
$var wire 1 <$ \f1|f1|instruction\ [13] $end
$var wire 1 =$ \f1|f1|instruction\ [12] $end
$var wire 1 >$ \f1|f1|instruction\ [11] $end
$var wire 1 ?$ \f1|f1|instruction\ [10] $end
$var wire 1 @$ \f1|f1|instruction\ [9] $end
$var wire 1 A$ \f1|f1|instruction\ [8] $end
$var wire 1 B$ \f1|f1|instruction\ [7] $end
$var wire 1 C$ \f1|f1|instruction\ [6] $end
$var wire 1 D$ \f1|f1|instruction\ [5] $end
$var wire 1 E$ \f1|f1|instruction\ [4] $end
$var wire 1 F$ \f1|f1|instruction\ [3] $end
$var wire 1 G$ \f1|f1|instruction\ [2] $end
$var wire 1 H$ \f1|f1|instruction\ [1] $end
$var wire 1 I$ \f1|f1|instruction\ [0] $end
$var wire 1 J$ \f1|f1|pc\ [31] $end
$var wire 1 K$ \f1|f1|pc\ [30] $end
$var wire 1 L$ \f1|f1|pc\ [29] $end
$var wire 1 M$ \f1|f1|pc\ [28] $end
$var wire 1 N$ \f1|f1|pc\ [27] $end
$var wire 1 O$ \f1|f1|pc\ [26] $end
$var wire 1 P$ \f1|f1|pc\ [25] $end
$var wire 1 Q$ \f1|f1|pc\ [24] $end
$var wire 1 R$ \f1|f1|pc\ [23] $end
$var wire 1 S$ \f1|f1|pc\ [22] $end
$var wire 1 T$ \f1|f1|pc\ [21] $end
$var wire 1 U$ \f1|f1|pc\ [20] $end
$var wire 1 V$ \f1|f1|pc\ [19] $end
$var wire 1 W$ \f1|f1|pc\ [18] $end
$var wire 1 X$ \f1|f1|pc\ [17] $end
$var wire 1 Y$ \f1|f1|pc\ [16] $end
$var wire 1 Z$ \f1|f1|pc\ [15] $end
$var wire 1 [$ \f1|f1|pc\ [14] $end
$var wire 1 \$ \f1|f1|pc\ [13] $end
$var wire 1 ]$ \f1|f1|pc\ [12] $end
$var wire 1 ^$ \f1|f1|pc\ [11] $end
$var wire 1 _$ \f1|f1|pc\ [10] $end
$var wire 1 `$ \f1|f1|pc\ [9] $end
$var wire 1 a$ \f1|f1|pc\ [8] $end
$var wire 1 b$ \f1|f1|pc\ [7] $end
$var wire 1 c$ \f1|f1|pc\ [6] $end
$var wire 1 d$ \f1|f1|pc\ [5] $end
$var wire 1 e$ \f1|f1|pc\ [4] $end
$var wire 1 f$ \f1|f1|pc\ [3] $end
$var wire 1 g$ \f1|f1|pc\ [2] $end
$var wire 1 h$ \f1|f1|pc\ [1] $end
$var wire 1 i$ \f1|f1|pc\ [0] $end
$var wire 1 j$ \u4|ALT_INV_cathodes[0]~13_combout\ $end
$var wire 1 k$ \u7|ALT_INV_cathodes[5]~6_combout\ $end
$var wire 1 l$ \u7|ALT_INV_cathodes[0]~0_combout\ $end
$var wire 1 m$ \u6|ALT_INV_cathodes[5]~5_combout\ $end
$var wire 1 n$ \u6|ALT_INV_cathodes[0]~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0'
0(
0a
1b
xc
1d
1e
1f
1g
1h
1i
0D!
0E!
0F!
0G!
0H!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
1:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
1)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
1B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
1d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
1s#
1t#
0u#
0v#
1w#
0x#
0y#
0z#
0{#
1|#
1}#
0~#
0!$
1"$
0#$
0$$
0%$
0&$
0'$
1($
1)$
0j$
0k$
0l$
0m$
0n$
0#
0$
1%
1)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
1L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
1j
0k
0l
0m
0n
0o
0p
1q
0r
0s
0t
0u
0v
0w
1x
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0I!
0J!
1K!
x*$
x+$
x,$
x-$
x.$
x/$
00$
x1$
02$
03$
04$
05$
x6$
07$
08$
09$
x:$
x;$
0<$
0=$
x>$
0?$
0@$
xA$
xB$
xC$
xD$
xE$
xF$
0G$
xH$
0I$
xJ$
xK$
xL$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
xc$
xd$
xe$
0f$
0g$
0h$
0i$
$end
#20000
1"
1D!
1&"
1i$
0*"
1,"
0;"
1>"
1Q"
1a"
1d"
1l"
0~"
1m"
1e"
1?"
1-"
#30000
1!
1F!
1'"
1)"
0-"
0/"
1A"
0Q"
1W"
1]"
1D#
1u#
10"
#50000
0"
0D!
0&"
#70000
1"
1D!
1&"
0i$
1g$
19$
18$
14$
1<$
1=$
1I$
15$
1@$
10$
1(#
1+#
1P"
1q"
1S"
0`"
0t#
1;"
0>"
1V"
0C#
1Z"
1\#
1/#
1U#
1V#
1i#
1v#
0($
10#
1!$
1]#
1h#
0l#
1c"
1~#
1k$
1f"
19#
1&$
0)$
11#
1:#
1E#
1{#
0|#
0}#
1q#
1r#
0s#
1b#
1c#
0d#
1m$
1@#
1A#
0B#
1J#
1K#
0L#
1Q#
1R#
0S#
16#
17#
08#
1$"
0n!
1m!
1l!
0u!
1t!
1s!
0|!
1z!
0%"
1#"
1>!
1{!
0(!
1)!
1*!
0/!
10!
11!
06!
18!
0=!
1?!
1[
0R!
1Q!
1P!
0g!
1f!
1e!
0`!
1_!
1^!
0Y!
1X!
1W!
17!
1G
1F
0E
1N
1M
0L
1U
0S
1\
0Z
0j
1k
1l
0!!
1"!
1#!
0x
1y
1z
0q
1r
1s
1T
1+
1*
0)
1@
1?
0>
19
18
07
12
11
00
#120000
0"
0D!
0&"
#130000
1'
1H!
1="
1B"
1C"
1r"
#140000
1"
1D!
1&"
1D"
1s"
1t"
0H"
0)#
0-#
0+#
0P"
1u"
1y"
0Z"
0\#
0/#
0U#
0V#
0i#
0v#
00#
0!$
0]#
0h#
1l#
0c"
0~#
1}"
1<#
1Y#
1e#
1f#
1'$
1P#
1S#
1"#
1?#
1B#
1I#
1L#
0f"
09#
0"$
1%$
01#
0:#
0E#
0w#
1z#
1|#
0q#
0r#
1s#
0^#
1a#
0c#
1j$
0m$
1n$
1l$
1;#
0A#
0B#
1F#
0K#
0L#
1M#
0R#
0S#
12#
15#
07#
1($
1m#
1p#
1q#
0s#
0k$
0m!
1k!
1u!
0t!
0s!
1y!
1""
1`!
1]!
1Y!
1V!
1g!
1d!
1}!
1v!
0{!
1h!
0)!
1+!
1/!
00!
01!
19!
1@!
1x
1{
1q
1t
1!!
1$!
0u!
1s!
1r!
1o!
0Q!
1O!
1L!
0g!
0f!
1a!
0`!
0_!
1Z!
0Y!
0X!
1S!
1C!
1<!
07!
1.!
1H
0F
0N
0M
1L
1V
1]
1:
17
13
10
1A
1>
0$"
0/!
11!
12!
15!
0k
1m
1p
0!!
0"!
1'!
0x
0y
1~
0q
0r
1w
1`
1Y
0T
1K
0>!
1R
1O
1N
0L
1/
1,
0*
1D
0?
0>
1=
08
07
16
01
00
0[
#170000
0"
0'
0!
0D!
0H!
0F!
0'"
0="
0&"
0B"
0)"
1-"
1/"
1<"
0?"
0A"
1T"
0]"
0a"
0l"
0D#
0u#
1*"
0,"
0m"
0-"
#190000
1"
1D!
1&"
1i$
17$
09$
08$
13$
0<$
0=$
05$
0@$
00$
0(#
0U"
1w"
0q"
1O"
1*#
0*"
1,"
0;"
1>"
1@"
1Q"
0T"
0V"
1\"
0d"
1l"
1C#
0e"
1]"
0W"
1R"
1A"
0<"
1-"
0t"
1x"
#220000
0"
0D!
0&"
#250000
1"
1D!
1&"
0i$
1h$
07$
18$
12$
03$
04$
1<$
0I$
0w"
1X"
1,#
1+#
0O"
0u"
1)#
0*#
1."
14"
0R"
1`"
1D#
1*"
0,"
0>"
0@"
0Q"
1T"
0\"
0l"
0C#
0D#
0]"
0A"
0y"
1/#
1U#
0x"
1V#
1i#
1v#
10#
1!$
0}"
0<#
0Y#
0e#
0f#
0'$
0M#
0P#
0Q#
1S#
0"#
0;#
0?#
0@#
1B#
0F#
0I#
0J#
1L#
1"$
1$$
0%$
0&$
11#
1:#
1E#
1w#
1y#
0z#
0{#
0|#
0m#
1n#
0p#
0q#
1^#
1`#
0a#
0b#
1c#
0j$
1m$
0n$
0l$
1H#
1K#
0L#
1>#
1A#
0B#
1O#
1R#
0S#
02#
14#
05#
06#
17#
0($
0n#
1o#
1r#
1k$
1m!
0l!
0k!
1j!
0s!
0r!
1p!
0o!
0z!
0y!
1x!
0#"
0""
1!"
1`!
0^!
0]!
0Z!
1Y!
0W!
0V!
0S!
1g!
0e!
0d!
0a!
0}!
0v!
1{!
0h!
1)!
0*!
0+!
1,!
01!
02!
14!
05!
08!
09!
1:!
0?!
0@!
1A!
1x
0z
0{
0~
1q
0s
0t
0w
1!!
0#!
0$!
0'!
1t!
1q!
0p!
1Q!
0P!
0O!
1N!
0L!
0g!
1f!
1c!
0Y!
1X!
1U!
0`!
1_!
1\!
0C!
0<!
17!
0.!
1I
0H
0G
1F
0R
1Q
0O
0N
1W
0V
0U
1^
0]
0\
0=
0:
09
17
06
03
02
10
0D
0A
0@
1>
1$"
10!
13!
04!
1k
0l
0m
1n
0p
0!!
1"!
1%!
0q
1r
1u
0x
1y
1|
0`
0Y
1T
0K
1>!
0Q
1P
1M
0/
1-
0,
0+
1*
1B
1?
0>
14
11
00
1;
18
07
1[
#290000
0"
0D!
0&"
#1000000
