{"vcs1":{"timestamp_begin":1696178539.719059952, "rt":20.39, "ut":17.73, "st":0.73}}
{"vcselab":{"timestamp_begin":1696178560.219076469, "rt":2.41, "ut":0.47, "st":0.16}}
{"link":{"timestamp_begin":1696178562.709179568, "rt":0.46, "ut":0.29, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696178538.914862135}
{"VCS_COMP_START_TIME": 1696178538.914862135}
{"VCS_COMP_END_TIME": 1696178563.399434652}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391476}}
{"stitch_vcselab": {"peak_mem": 227832}}
