$date
	Mon Jun  5 10:23:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out1 $end
$var wire 1 " out0 $end
$var reg 1 # in0 $end
$var reg 1 $ in1 $end
$var reg 1 % in2 $end
$var reg 1 & in3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
0"
1!
0%
1$
#30
1"
1%
#40
