ADDR	subdef.asc	/^SDEF    ADDR              =  TS_FUNT 		SCE   SCK     X<XC Y<YC                                        /
AREA_M	subdef.asc	/^SDEF AREA_M		=	D2A<#0000/
AREA_M_R	subdef.asc	/^SDEF AREA_M_R		=	D2A<#0C00/
AREA_M_R_N	subdef.asc	/^SDEF AREA_M_R_N		=	D2A<#4C00/
AREA_N	subdef.asc	/^SDEF AREA_N		=	D2A<#4000/
AREA_NC	subdef.asc	/^SDEF AREA_NC		=	D2A<#8000/
AREA_R0	subdef.asc	/^SDEF AREA_R0		=	D2A<#0400/
AREA_R1	subdef.asc	/^SDEF AREA_R1		=	D2A<#0800/
BI_CPROG_CKBD_ALL	patFlash.asc	/^START BI_CPROG_CKBD_ALL/
BI_CPROG_CKBD_NVR	patFlash.asc	/^START BI_CPROG_CKBD_NVR/
BI_CPROG_DIAG_ALL	patFlash.asc	/^START BI_CPROG_DIAG_ALL/
BI_CPROG_NORL_ALL	patFlash.asc	/^START BI_CPROG_NORL_ALL/
BI_CPROG_NORL_ALL_ICC	patFlash.asc	/^START BI_CPROG_NORL_ALL_ICC/
BI_CPROG_NORL_NVR	patFlash.asc	/^START BI_CPROG_NORL_NVR/
BI_CREAD_CKBD_ALL	patFlash.asc	/^START BI_CREAD_CKBD_ALL/
BI_CREAD_CKBD_ALL_ICC	patFlash.asc	/^START BI_CREAD_CKBD_ALL_ICC/
BI_CREAD_CKBD_NVR	patFlash.asc	/^START BI_CREAD_CKBD_NVR/
BI_CREAD_DIAG_ALL	patFlash.asc	/^START BI_CREAD_DIAG_ALL/
BI_CREAD_NORL_ALL	patFlash.asc	/^START BI_CREAD_NORL_ALL/
BI_CREAD_NORL_NVR	patFlash.asc	/^START BI_CREAD_NORL_NVR/
BI_CSLRD_CKBD_ALL	patFlash.asc	/^START BI_CSLRD_CKBD_ALL/
BI_CSLRD_CKBD_NVR	patFlash.asc	/^START BI_CSLRD_CKBD_NVR/
BI_RPROG_NORL	patFlash.asc	/^START BI_RPROG_NORL/
BI_RREAD_NORL	patFlash.asc	/^START BI_RREAD_NORL/
BI_SPPRO_NORL	patFlash.asc	/^START BI_SPPRO_NORL/
BI_SPROG_CKBD	patFlash.asc	/^START BI_SPROG_CKBD/
BI_SPROG_NORL	patFlash.asc	/^START BI_SPROG_NORL/
BI_SREAD_CKBD	patFlash.asc	/^START BI_SREAD_CKBD/
BI_SREAD_NORL	patFlash.asc	/^START BI_SREAD_NORL/
BI_SSLRD_CKBD	patFlash.asc	/^START BI_SSLRD_CKBD/
BI_SSLRD_NORL	patFlash.asc	/^START BI_SSLRD_NORL/
CELL_CURRENT	patFlash.asc	/^START CELL_CURRENT/
CELL_CURRENT_MODE	patFlash.asc	/^START CELL_CURRENT_MODE/
CELL_CURRENT_SET	patFlash.asc	/^START CELL_CURRENT_SET/
CG3P5V_CELL_CURRENT_MODE	patFlash.asc	/^START CG3P5V_CELL_CURRENT_MODE/
CHECK_ERROR_MAIN_BFRE	patFlash.asc	/^START CHECK_ERROR_MAIN_BFRE /
CHECK_SORT2_BFRE	patFlash.asc	/^START CHECK_SORT2_BFRE /
CHIP_ENABLE	patFlash.asc	/^START CHIP_ENABLE/
CHIP_ERAS_VEG_TRIM_UBM	patFlash.asc	/^START CHIP_ERAS_VEG_TRIM_UBM/
CHIP_ERAS_VEG_TRIM_UBM_LOOP	patFlash.asc	/^START CHIP_ERAS_VEG_TRIM_UBM_LOOP/
CMD	subdef.asc	/^SDEF    CMD           	  =  TS_FUNT 		SCE   SCK     XT  /
COX2_STRESS	patFlash.asc	/^START COX2_STRESS/
COX_STRESS	patFlash.asc	/^START COX_STRESS/
COX_STRESS_INTERNAL	patFlash.asc	/^START COX_STRESS_INTERNAL/
DUMMY	subdef.asc	/^SDEF    DUMMY             =  TS_FUNT 		SCE   SCK                                             /
EFA_BI_CREAD_DIAG_ALL	patFlash.asc	/^START EFA_BI_CREAD_DIAG_ALL/
EFA_BI_CSLRD_CKBD_ALL	patFlash.asc	/^START EFA_BI_CSLRD_CKBD_ALL/
EFA_BI_CSLRD_NORL_ALL	patFlash.asc	/^START EFA_BI_CSLRD_NORL_ALL/
EFA_BI_RSLRD_CKBD	patFlash.asc	/^START EFA_BI_RSLRD_CKBD/
EFA_BI_RSLRD_NORL	patFlash.asc	/^START EFA_BI_RSLRD_NORL/
EFA_BI_SSLRD_CKBD	patFlash.asc	/^START EFA_BI_SSLRD_CKBD/
EFA_BI_SSLRD_NORL	patFlash.asc	/^START EFA_BI_SSLRD_NORL/
EFA_CELL_CURRENT	patFlash.asc	/^START EFA_CELL_CURRENT/
EFA_CELL_CURRENT_MODEONCE	patFlash.asc	/^START EFA_CELL_CURRENT_MODEONCE/
EFA_FLASH_FN_SLOW_READ	patFlash.asc	/^START EFA_FLASH_FN_SLOW_READ/
FLASH40_FN_NORL_PROG_1ST_COL	patFlash.asc	/^START FLASH40_FN_NORL_PROG_1ST_COL /
FLASH_BI_CLEAR_FAIL	patFlash.asc	/^START  FLASH_BI_CLEAR_FAIL/
FLASH_BI_CPPRO_CKBD	subdef.asc	/^SDEF FLASH_BI_CPPRO_CKBD			= XT<#C4/
FLASH_BI_CPPRO_DIAG	subdef.asc	/^SDEF FLASH_BI_CPPRO_DIAG			= XT<#C5/
FLASH_BI_CPPRO_NORL	subdef.asc	/^SDEF FLASH_BI_CPPRO_NORL			= XT<#C3/
FLASH_BI_CPROG_CKBD	subdef.asc	/^SDEF FLASH_BI_CPROG_CKBD			= XT<#C1 /
FLASH_BI_CPROG_DIAG	subdef.asc	/^SDEF FLASH_BI_CPROG_DIAG			= XT<#C2 /
FLASH_BI_CPROG_NORL	subdef.asc	/^SDEF FLASH_BI_CPROG_NORL			= XT<#C0 /
FLASH_BI_CREAD_CKBD	subdef.asc	/^SDEF FLASH_BI_CREAD_CKBD			= XT<#C7 /
FLASH_BI_CREAD_DIAG	subdef.asc	/^SDEF FLASH_BI_CREAD_DIAG			= XT<#C8 /
FLASH_BI_CREAD_NORL	subdef.asc	/^SDEF FLASH_BI_CREAD_NORL			= XT<#C6 /
FLASH_BI_CSLRD_CKBD	subdef.asc	/^SDEF FLASH_BI_CSLRD_CKBD			= XT<#CC /
FLASH_BI_CSLRD_NORL	subdef.asc	/^SDEF FLASH_BI_CSLRD_NORL			= XT<#CB /
FLASH_BI_MERED_NORL	subdef.asc	/^SDEF FLASH_BI_MERED_NORL			= XT<#C9 /
FLASH_BI_MORED_NORL	subdef.asc	/^SDEF FLASH_BI_MORED_NORL			= XT<#CA /
FLASH_BI_RPPRO_CKBD	subdef.asc	/^SDEF FLASH_BI_RPPRO_CKBD			= XT<#D5/
FLASH_BI_RPPRO_NORL	subdef.asc	/^SDEF FLASH_BI_RPPRO_NORL			= XT<#D4/
FLASH_BI_RPROG_CKBD	subdef.asc	/^SDEF FLASH_BI_RPROG_CKBD			= XT<#D1 /
FLASH_BI_RPROG_NORL	subdef.asc	/^SDEF FLASH_BI_RPROG_NORL			= XT<#D0 /
FLASH_BI_RREAD_CKBD	subdef.asc	/^SDEF FLASH_BI_RREAD_CKBD			= XT<#D3 /
FLASH_BI_RREAD_NORL	subdef.asc	/^SDEF FLASH_BI_RREAD_NORL			= XT<#D2 /
FLASH_BI_RSLRD_CKBD	subdef.asc	/^SDEF FLASH_BI_RSLRD_CKBD			= XT<#D7 /
FLASH_BI_RSLRD_NORL	subdef.asc	/^SDEF FLASH_BI_RSLRD_NORL			= XT<#D6 /
FLASH_BI_SPPRO_CKBD	subdef.asc	/^SDEF FLASH_BI_SPPRO_CKBD			= XT<#DD/
FLASH_BI_SPPRO_NORL	subdef.asc	/^SDEF FLASH_BI_SPPRO_NORL			= XT<#DC/
FLASH_BI_SPROG_CKBD	subdef.asc	/^SDEF FLASH_BI_SPROG_CKBD			= XT<#D9 /
FLASH_BI_SPROG_NORL	subdef.asc	/^SDEF FLASH_BI_SPROG_NORL			= XT<#D8 /
FLASH_BI_SREAD_CKBD	subdef.asc	/^SDEF FLASH_BI_SREAD_CKBD			= XT<#DB /
FLASH_BI_SREAD_NORL	subdef.asc	/^SDEF FLASH_BI_SREAD_NORL			= XT<#DA /
FLASH_BI_SSLRD_CKBD	subdef.asc	/^SDEF FLASH_BI_SSLRD_CKBD			= XT<#DF /
FLASH_BI_SSLRD_NORL	subdef.asc	/^SDEF FLASH_BI_SSLRD_NORL			= XT<#DE /
FLASH_FN_ACON_WRIT	subdef.asc	/^SDEF FLASH_FN_ACON_WRIT			= XT<#53 /
FLASH_FN_BFRE_READ	subdef.asc	/^SDEF FLASH_FN_BFRE_READ			= XT<#70 /
FLASH_FN_BREG_READ	subdef.asc	/^SDEF FLASH_FN_BREG_READ			= XT<#72 /
FLASH_FN_CDAT_READ	subdef.asc	/^SDEF FLASH_FN_CDAT_READ			= XT<#64 /
FLASH_FN_CHIP_ERAS	subdef.asc	/^SDEF FLASH_FN_CHIP_ERAS			= XT<#40 /
FLASH_FN_CONF_WRIT	subdef.asc	/^SDEF FLASH_FN_CONF_WRIT			= XT<#52 /
FLASH_FN_NORL_PPRO	subdef.asc	/^SDEF FLASH_FN_NORL_PPRO			= XT<#51 /
FLASH_FN_NORL_PROG	subdef.asc	/^SDEF FLASH_FN_NORL_PROG			= XT<#50 /
FLASH_FN_NORL_READ	subdef.asc	/^SDEF FLASH_FN_NORL_READ			= XT<#60 /
FLASH_FN_QCHI_ERAS	subdef.asc	/^SDEF FLASH_FN_QCHI_ERAS			= XT<#42 /
FLASH_FN_QSEC_ERAS	subdef.asc	/^SDEF FLASH_FN_QSEC_ERAS			= XT<#45 /
FLASH_FN_SECT_ERAS	subdef.asc	/^SDEF FLASH_FN_SECT_ERAS			= XT<#44 /
FLASH_FN_SEND_ADDA	subdef.asc	/^SDEF FLASH_FN_SEND_ADDA			= XT<#54 /
FLASH_FN_SLOW_READ	subdef.asc	/^SDEF FLASH_FN_SLOW_READ			= XT<#61 /
FLASH_FN_SOCR_WRIT	subdef.asc	/^SDEF FLASH_FN_SOCR_WRIT			= XT<#76 /
FLASH_FN_SRVA_ERAS	subdef.asc	/^SDEF FLASH_FN_SRVA_ERAS			= XT<#4B/
FLASH_FN_SRVD_ERAS	subdef.asc	/^SDEF FLASH_FN_SRVD_ERAS			= XT<#4A /
FLASH_FN_SRVO_ERAS	subdef.asc	/^SDEF FLASH_FN_SRVO_ERAS			= XT<#49 /
FLASH_FN_STBR_READ	subdef.asc	/^SDEF FLASH_FN_STBR_READ			= XT<#71 /
FLASH_FN_STIR_READ	subdef.asc	/^SDEF FLASH_FN_STIR_READ			= XT<#75 /
FLASH_FN_STIR_WRIT	subdef.asc	/^SDEF FLASH_FN_STIR_WRIT			= XT<#74 /
FLASH_IP_RESET	patFlash.asc	/^START FLASH_IP_RESET/
FLASH_NO	subdef.asc	/^SDEF    FLASH_NO       	  =  TS_FLASH_NO	SCE   SCK     X<Z             /
FLASH_SH_ADDRS_00	patFlash.asc	/^START FLASH_SH_ADDRS_00/
FLASH_SH_ADDRS_01	patFlash.asc	/^START FLASH_SH_ADDRS_01/
FLASH_SH_CFGLK_00	patFlash.asc	/^START FLASH_SH_CFGLK_00/
FLASH_SH_CFGLK_01	patFlash.asc	/^START FLASH_SH_CFGLK_01/
FLASH_SH_CHIEN_00	subdef.asc	/^SDEF FLASH_SH_CHIEN_00		= XT<#C /
FLASH_SH_CHIEN_01	subdef.asc	/^SDEF FLASH_SH_CHIEN_01		= XT<#D /
FLASH_SH_COUNT_00	subdef.asc	/^SDEF FLASH_SH_COUNT_00		= XT<#28 /
FLASH_SH_COUNT_01	subdef.asc	/^SDEF FLASH_SH_COUNT_01		= XT<#29 /
FLASH_SH_DEPDP_00	patFlash.asc	/^START FLASH_SH_DEPDP_00/
FLASH_SH_DEPDP_01	patFlash.asc	/^START FLASH_SH_DEPDP_01/
FLASH_SH_MBIST_00	subdef.asc	/^SDEF FLASH_SH_MBIST_00		= XT<#4 /
FLASH_SH_MBIST_01	subdef.asc	/^SDEF FLASH_SH_MBIST_01		= XT<#5 /
FLASH_SH_RECAL_00	patFlash.asc	/^START FLASH_SH_RECAL_00/
FLASH_SH_RECAL_01	patFlash.asc	/^START FLASH_SH_RECAL_01/
FLASH_SH_RESET_00	subdef.asc	/^SDEF FLASH_SH_RESET_00		= XT<#8 /
FLASH_SH_RESET_01	subdef.asc	/^SDEF FLASH_SH_RESET_01		= XT<#9 /
FLASH_SH_VREAD_00	patFlash.asc	/^START FLASH_SH_VREAD_00/
FLASH_SH_VREAD_01	patFlash.asc	/^START FLASH_SH_VREAD_01/
FLASH_TMENT	subdef.asc	/^SDEF FLASH_TMENT			= XT<#BE /
FLASH_TMEXT	subdef.asc	/^SDEF FLASH_TMEXT			= XT<#BF /
FLASH_TMNXT	subdef.asc	/^SDEF FLASH_TMNXT			= XT<#BD /
FLASH_TM_00	subdef.asc	/^SDEF FLASH_TM_00			= XT<#80 /
FLASH_TM_01	subdef.asc	/^SDEF FLASH_TM_01			= XT<#81 /
FLASH_TM_11	subdef.asc	/^SDEF FLASH_TM_11			= XT<#8B/
FLASH_TM_23	subdef.asc	/^SDEF FLASH_TM_23					= XT<#97/
FLASH_TM_27	subdef.asc	/^SDEF FLASH_TM_27					= XT<#9B /
FLASH_TM_28	subdef.asc	/^SDEF FLASH_TM_28					= XT<#9C/
FLASH_TM_30	subdef.asc	/^SDEF FLASH_TM_30					= XT<#9E /
FLASH_TM_31	subdef.asc	/^SDEF FLASH_TM_31					= XT<#9F /
FLASH_TM_34	subdef.asc	/^SDEF FLASH_TM_34					= XT<#A2/
FLASH_TM_36	subdef.asc	/^SDEF FLASH_TM_36					= XT<#A4/
FLASH_TM_37	subdef.asc	/^SDEF FLASH_TM_37					= XT<#A5/
FLASH_TM_38	subdef.asc	/^SDEF FLASH_TM_38					= XT<#A6/
FLASH_TM_39	subdef.asc	/^SDEF FLASH_TM_39					= XT<#A7/
FLASH_TM_41	subdef.asc	/^SDEF FLASH_TM_41					= XT<#A9/
FLASH_TM_42	subdef.asc	/^SDEF FLASH_TM_42					= XT<#AA/
FLASH_TM_CG0V	subdef.asc	/^SDEF FLASH_TM_CG0V					= XT<#88 /
FLASH_TM_DIVMEAS_XVONVEP2	subdef.asc	/^SDEF FLASH_TM_DIVMEAS_XVONVEP2		= XT<#92/
FLASH_TM_DSHVTVEP	subdef.asc	/^SDEF FLASH_TM_DSHVTVEP				= XT<#AB/
FLASH_TM_DSPUMPSL	subdef.asc	/^SDEF FLASH_TM_DSPUMPSL				= XT<#96/
FLASH_TM_DSVEPTVEPL	subdef.asc	/^SDEF FLASH_TM_DSVEPTVEPL			= XT<#A8/
FLASH_TM_ESM	subdef.asc	/^SDEF FLASH_TM_ESM					= XT<#9D /
FLASH_TM_ESR	subdef.asc	/^SDEF FLASH_TM_ESR					= XT<#8F /
FLASH_TM_EXARGND	subdef.asc	/^SDEF FLASH_TM_EXARGND				= XT<#87 /
FLASH_TM_EXCGB	subdef.asc	/^SDEF FLASH_TM_EXCGB					= XT<#8A /
FLASH_TM_EXVWL	subdef.asc	/^SDEF FLASH_TM_EXVWL					= XT<#86 /
FLASH_TM_MEO	subdef.asc	/^SDEF FLASH_TM_MEO					= XT<#83 /
FLASH_TM_MPT	subdef.asc	/^SDEF FLASH_TM_MPT					= XT<#85 /
FLASH_TM_MRG0	subdef.asc	/^SDEF FLASH_TM_MRG0					= XT<#80 /
FLASH_TM_MRG1	subdef.asc	/^SDEF FLASH_TM_MRG1					= XT<#81 /
FLASH_TM_MRG1_HT	subdef.asc	/^SDEF FLASH_TM_MRG1_HT				= XT<#A3/
FLASH_TM_NOATD	subdef.asc	/^SDEF FLASH_TM_NOATD					= XT<#8C /
FLASH_TM_NOBL	subdef.asc	/^SDEF FLASH_TM_NOBL					= XT<#98/
FLASH_TM_NORGL11V	subdef.asc	/^SDEF FLASH_TM_NORGL11V				= XT<#94 /
FLASH_TM_NORGL5V	subdef.asc	/^SDEF FLASH_TM_NORGL5V				= XT<#95 /
FLASH_TM_NOWL	subdef.asc	/^SDEF FLASH_TM_NOWL					= XT<#99 /
FLASH_TM_NWLNV	subdef.asc	/^SDEF FLASH_TM_NWLNV					= XT<#82 /
FLASH_TM_RDST	subdef.asc	/^SDEF FLASH_TM_RDST					= XT<#84/
FLASH_TM_RVTON	subdef.asc	/^SDEF FLASH_TM_RVTON					= XT<#8E /
FLASH_TM_SL0V	subdef.asc	/^SDEF FLASH_TM_SL0V					= XT<#89 /
FLASH_TM_SLMEAS	subdef.asc	/^SDEF FLASH_TM_SLMEAS				= XT<#93 /
FLASH_TM_TACC_X	subdef.asc	/^SDEF FLASH_TM_TACC_X				= XT<#A0/
FLASH_TM_TAXX_Y	subdef.asc	/^SDEF FLASH_TM_TAXX_Y				= XT<#A1/
FLASH_TM_TRM_RD	subdef.asc	/^SDEF FLASH_TM_TRM_RD				= XT<#8B/
FLASH_TM_VTON	subdef.asc	/^SDEF FLASH_TM_VTON					= XT<#8D /
FLASH_TM_XVONSL	subdef.asc	/^SDEF FLASH_TM_XVONSL				= XT<#91/
FLASH_TM_XVONVEP	subdef.asc	/^SDEF FLASH_TM_XVONVEP				= XT<#90/
FLASH_TM_ZVDXVON	subdef.asc	/^SDEF FLASH_TM_ZVDXVON				= XT<#9A /
FN_CHIP_ERAS	patFlash.asc	/^START FN_CHIP_ERAS/
FN_CHIP_ERAS_ICC	patFlash.asc	/^START FN_CHIP_ERAS_ICC/
FN_CHIP_ERAS_X50	patFlash.asc	/^START FN_CHIP_ERAS_X50/
FN_ENDURANCE_SCR	patFlash.asc	/^START FN_ENDURANCE_SCR/
FN_ENDURANCE_SCR_INTERNAL	patFlash.asc	/^START FN_ENDURANCE_SCR_INTERNAL/
FN_NORL_PROG	patFlash.asc	/^START FN_NORL_PROG/
FN_NORL_PROG_ALL_64	patFlash.asc	/^START FN_NORL_PROG_ALL_64/
FN_NORL_PROG_CKBD	patFlash.asc	/^START FN_NORL_PROG_CKBD/
FN_NORL_PROG_DEBUG	patFlash.asc	/^START FN_NORL_PROG_DEBUG/
FN_NORL_PROG_UBM_UBM	patFlash.asc	/^START FN_NORL_PROG_UBM_UBM/
FN_NORL_READ	patFlash.asc	/^START FN_NORL_READ/
FN_NORL_READ_ADDR_UBM	patFlash.asc	/^START FN_NORL_READ_ADDR_UBM/
FN_NORL_READ_BFAIL_REG_MMA	patFlash.asc	/^START FN_NORL_READ_BFAIL_REG_MMA /
FN_NORL_READ_FCM	patFlash.asc	/^START FN_NORL_READ_FCM/
FN_NORL_READ_UBM	patFlash.asc	/^START FN_NORL_READ_UBM/
FN_NORL_READ_UBM_MMA	patFlash.asc	/^START FN_NORL_READ_UBM_MMA/
FN_NORL_READ_UBM_UBM	patFlash.asc	/^START FN_NORL_READ_UBM_UBM/
FN_SECT_ERAS	patFlash.asc	/^START FN_SECT_ERAS/
FN_SLOW_READ_ADDR_UBM	patFlash.asc	/^START FN_SLOW_READ_ADDR_UBM/
FN_SLOW_READ_FCM_1	patFlash.asc	/^START FN_SLOW_READ_FCM_1 /
FN_SLOW_READ_UBM	patFlash.asc	/^START FN_SLOW_READ_UBM/
FN_SLOW_READ_UBM_MMA	patFlash.asc	/^START FN_SLOW_READ_UBM_MMA/
FN_SLOW_READ_UBM_UBM	patFlash.asc	/^START FN_SLOW_READ_UBM_UBM/
GOX_STRESS	patFlash.asc	/^START GOX_STRESS/
GOX_STRESS_INTERNAL	patFlash.asc	/^START GOX_STRESS_INTERNAL/
HV_TRIM_EXIT_ERASE	patFlash.asc	/^START HV_TRIM_EXIT_ERASE/
HV_TRIM_EXIT_PROG	patFlash.asc	/^START HV_TRIM_EXIT_PROG/
HV_TRIM_EXIT_QERASE	patFlash.asc	/^START HV_TRIM_EXIT_QERASE/
IDLE	subdef.asc	/^SDEF    IDLE              =  TS_FUNT       		  SCK     /
INIT_REG	subdef.asc	/^SDEF	INIT_REG		  =  XC<D1C YC<D2C Z<ZH TP1<TPH1 TP2<TPH2	/
JNI7	patFlash.asc	/^	IDX7	=	#3		;;-- idle cycle after cmd/
LP	patFlash.asc	/^LP:	JSR SUB_FLASH_FN_NORL_READ_MMA/
MARGIN0	patFlash.asc	/^START MARGIN0/
MARGIN0_BI_CSLRD_CKBD	patFlash.asc	/^START MARGIN0_BI_CSLRD_CKBD/
MARGIN0_BI_CSLRD_CKBD_NVR	patFlash.asc	/^START MARGIN0_BI_CSLRD_CKBD_NVR/
MARGIN0_CG3P5V	patFlash.asc	/^START MARGIN0_CG3P5V/
MARGIN0_CG3P5_MODE	patFlash.asc	/^START MARGIN0_CG3P5_MODE/
MARGIN1	patFlash.asc	/^START MARGIN1/
MARGIN1_BI_CSLRD_CKBD	patFlash.asc	/^START MARGIN1_BI_CSLRD_CKBD/
MARGIN1_BI_CSLRD_CKBD_NVR	patFlash.asc	/^START MARGIN1_BI_CSLRD_CKBD_NVR/
MARGIN1_BI_CSLRD_NORL	patFlash.asc	/^START MARGIN1_BI_CSLRD_NORL/
MARGIN1_BI_CSLRD_NORL_NVR	patFlash.asc	/^START MARGIN1_BI_CSLRD_NORL_NVR/
MARGIN1_HT	patFlash.asc	/^START MARGIN1_HT/
MARGIN1_HT_BI_CSLRD_CKBD	patFlash.asc	/^START MARGIN1_HT_BI_CSLRD_CKBD/
MARGIN1_HT_BI_CSLRD_CKBD_NVR	patFlash.asc	/^START MARGIN1_HT_BI_CSLRD_CKBD_NVR/
MARGIN1_HT_BI_CSLRD_NORL	patFlash.asc	/^START MARGIN1_HT_BI_CSLRD_NORL/
MARGIN1_HT_BI_CSLRD_NORL_NVR	patFlash.asc	/^START MARGIN1_HT_BI_CSLRD_NORL_NVR/
MBIST_MUX_SETUP	patFlash.asc	/^START MBIST_MUX_SETUP/
MEAS_VCG_PROG	patFlash.asc	/^START MEAS_VCG_PROG/
MEAS_VEG_CHIP_ERASE	patFlash.asc	/^START MEAS_VEG_CHIP_ERASE/
MEAS_VEG_QCHI_ERASE	patFlash.asc	/^START MEAS_VEG_QCHI_ERASE/
MEAS_VSL_PROG	patFlash.asc	/^START MEAS_VSL_PROG/
MEO_FN_NORL_PROG	patFlash.asc	/^START MEO_FN_NORL_PROG/
MEO_PROG_00_M_R	patFlash.asc	/^START MEO_PROG_00_M_R/
MRG0_RD_TRIM	patFlash.asc	/^START MRG0_RD_TRIM/
MRG0_RD_TRIMX72B	patFlash.asc	/^START MRG0_RD_TRIMX72B/
MRG1_RD_TRIM	patFlash.asc	/^START MRG1_RD_TRIM/
MRG1_RD_TRIMX72B	patFlash.asc	/^START MRG1_RD_TRIMX72B;need to check/
NORM_RD_TRIM	patFlash.asc	/^START NORM_RD_TRIM/
NORM_RD_TRIMX72B	patFlash.asc	/^START NORM_RD_TRIMX72B;need to check/
NVR_CFG_LOCK_EN_SECT_ERAS	patFlash.asc	/^START NVR_CFG_LOCK_EN_SECT_ERAS/
NVR_CFG_PROG_TRIM_40_UBM	patFlash.asc	/^START NVR_CFG_PROG_TRIM_40_UBM/
NVR_CFG_PROG_UBM_UBM	patFlash.asc	/^START NVR_CFG_PROG_UBM_UBM/
NVR_CFG_PROG_UBM_UBM_2ROW	patFlash.asc	/^START NVR_CFG_PROG_UBM_UBM_2ROW/
NVR_CFG_PROG_VCODE_TCODE	patFlash.asc	/^START NVR_CFG_PROG_VCODE_TCODE/
NVR_CFG_PRO_ID	patFlash.asc	/^START NVR_CFG_PRO_ID/
NVR_CFG_PRO_REPAIRED_ROWS_UBM	patFlash.asc	/^START NVR_CFG_PRO_REPAIRED_ROWS_UBM;need to check/
NVR_CFG_RD_ID	patFlash.asc	/^START NVR_CFG_RD_ID/
NVR_CFG_RD_ID_H32	patFlash.asc	/^START NVR_CFG_RD_ID_H32/
NVR_CFG_RD_ID_H36	patFlash.asc	/^START NVR_CFG_RD_ID_H36/
NVR_CFG_RD_ID_L36	patFlash.asc	/^START NVR_CFG_RD_ID_L36/
NVR_CFG_READ_ADDR_UBM	patFlash.asc	/^START NVR_CFG_READ_ADDR_UBM/
NVR_CFG_READ_REPAIRED_ROWS_UBM	patFlash.asc	/^START NVR_CFG_READ_REPAIRED_ROWS_UBM;need to check/
NVR_CFG_READ_TRIM_40	patFlash.asc	/^START NVR_CFG_READ_TRIM_40;need to check/
NVR_CFG_READ_UBM_MMA	patFlash.asc	/^START NVR_CFG_READ_UBM_MMA/
NVR_CFG_READ_UBM_UBM	patFlash.asc	/^START NVR_CFG_READ_UBM_UBM/
NVR_CFG_READ_VCODE_TCODE	patFlash.asc	/^START NVR_CFG_READ_VCODE_TCODE/
NVR_CFG_UNLOCK_SECT_ERAS	patFlash.asc	/^START NVR_CFG_UNLOCK_SECT_ERAS/
NVR_READ_VCODE_TCODE_CP3	patFlash.asc	/^START NVR_READ_VCODE_TCODE_CP3/
PROG_VCG_TRIM_UBM	patFlash.asc	/^START PROG_VCG_TRIM_UBM/
PROG_VCG_TRIM_UBM_LOOP	patFlash.asc	/^START PROG_VCG_TRIM_UBM_LOOP/
PROG_VSL_TRIM_UBM	patFlash.asc	/^START PROG_VSL_TRIM_UBM/
PROG_VSL_TRIM_UBM_LOOP	patFlash.asc	/^START PROG_VSL_TRIM_UBM_LOOP/
RDIST_STRESS	patFlash.asc	/^START RDIST_STRESS/
RDN_MARGIN0_BI_SSLRD_CKBD	patFlash.asc	/^START RDN_MARGIN0_BI_SSLRD_CKBD/
RDN_MARGIN1_BI_SSLRD_CKBD	patFlash.asc	/^START RDN_MARGIN1_BI_SSLRD_CKBD/
RDN_MARGIN1_BI_SSLRD_NORL	patFlash.asc	/^START RDN_MARGIN1_BI_SSLRD_NORL/
RDN_MARGIN1_HT_BI_SSLRD_CKBD	patFlash.asc	/^START RDN_MARGIN1_HT_BI_SSLRD_CKBD/
RDN_MARGIN1_HT_BI_SSLRD_NORL	patFlash.asc	/^START RDN_MARGIN1_HT_BI_SSLRD_NORL/
READ_CMD_ADDRUBM_DUMMY8_DATA72	substb.asc	/^READ_CMD_ADDRUBM_DUMMY8_DATA72:@/
READ_CMD_ADDR_DUMMY16_DATA72	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATA72:@/
READ_CMD_ADDR_DUMMY16_DATA72_H36	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATA72_H36:@/
READ_CMD_ADDR_DUMMY16_DATA72_L36	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATA72_L36:@/
READ_CMD_ADDR_DUMMY16_DATA72_UBM	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATA72_UBM:@/
READ_CMD_ADDR_DUMMY16_DATA72_WO_CPE	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATA72_WO_CPE:@/
READ_CMD_ADDR_DUMMY16_DATAIN	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATAIN:@/
READ_CMD_ADDR_DUMMY16_DATAINX72B	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATAINX72B:@/
READ_CMD_ADDR_DUMMY16_DATA_H32	substb.asc	/^READ_CMD_ADDR_DUMMY16_DATA_H32:@/
READ_CMD_ADDR_DUMMY8_DATA72	substb.asc	/^READ_CMD_ADDR_DUMMY8_DATA72:@/
READ_CMD_ADDR_DUMMY8_DATA72_UBM	substb.asc	/^READ_CMD_ADDR_DUMMY8_DATA72_UBM:@/
READ_CMD_ADDR_UBM_DUMMY16_DATA72	substb.asc	/^READ_CMD_ADDR_UBM_DUMMY16_DATA72:@/
READ_CMD_DATA16_BIST_REG	substb.asc	/^READ_CMD_DATA16_BIST_REG:@/
READ_CMD_DATA16_MMA_BIST_REG	substb.asc	/^READ_CMD_DATA16_MMA_BIST_REG:@/
READ_CMD_DATA48_BIST_ERR3	substb.asc	/^READ_CMD_DATA48_BIST_ERR3:@/
READ_CMD_DATA48_MMA	substb.asc	/^READ_CMD_DATA48_MMA:@/
READ_CMD_DATA64	substb.asc	/^READ_CMD_DATA64:@/
READ_CMD_DATA64_MMA	substb.asc	/^READ_CMD_DATA64_MMA:@/
READ_CMD_DATA64_UBM	substb.asc	/^READ_CMD_DATA64_UBM:@/
READ_CMD_DUMMY8_DATA8	substb.asc	/^READ_CMD_DUMMY8_DATA8:@/
READ_CMD_SADDR_DATA8	substb.asc	/^READ_CMD_SADDR_DATA8:@/
READ_MARGIN0_2_8ROWS00	patFlash.asc	/^START READ_MARGIN0_2_8ROWS00/
READ_STB_REG	patFlash.asc	/^START READ_STB_REG/
READ_STB_REG_MMA	patFlash.asc	/^START READ_STB_REG_MMA/
READ_STB_REG_UBM	patFlash.asc	/^START READ_STB_REG_UBM/
READ_TIMING_FRE05M	patFlash.asc	/^START READ_TIMING_FRE05M/
READ_TIMING_FRE10M	patFlash.asc	/^START READ_TIMING_FRE10M/
READ_TIMING_FRE15M	patFlash.asc	/^START READ_TIMING_FRE15M/
READ_TIMING_FRE20M	patFlash.asc	/^START READ_TIMING_FRE20M/
READ_TP1	subdef.asc	/^SDEF    READ_TP1          =  TS_FUNT 		SCE   SCK     X<XC Y<YC   R    D<TP1  YC<YC+1  /
READ_TP1_MMA	subdef.asc	/^SDEF    READ_TP1_MMA      =  TS_FUNT 		SCE   SCK     X<XC Y<YC   R    D<TP1  YC<YC+1 MMA /
READ_TP1_WO_CPE	subdef.asc	/^SDEF    READ_TP1_WO_CPE   =  TS_FUNT 		SCE   SCK     X<XC Y<YC       D<TP1  YC<YC+1  /
READ_TP2	subdef.asc	/^SDEF    READ_TP2          =  TS_FUNT 		SCE   SCK     X<XC Y<YC   R    D<TP2  YC<YC+1  /
READ_TP2_MMA	subdef.asc	/^SDEF    READ_TP2_MMA      =  TS_FUNT 		SCE   SCK     X<XC Y<YC   R    D<TP2  YC<YC+1 MMA /
READ_TP_WO_CPE	subdef.asc	/^SDEF    READ_TP_WO_CPE    =  TS_FUNT 		SCE   SCK     X<XC Y<YC        D<TP1  YC<YC+1  /
REF_CURRENT_M0	patFlash.asc	/^START REF_CURRENT_M0/
REF_CURRENT_M1	patFlash.asc	/^START REF_CURRENT_M1/
RELOAD_ALL_TRIM_CODE	patFlash.asc	/^START RELOAD_ALL_TRIM_CODE/
RFCUR_TRIM_DPROG	patFlash.asc	/^START RFCUR_TRIM_DPROG/
RFCUR_TRIM_DPROGX72B	patFlash.asc	/^START RFCUR_TRIM_DPROGX72B/
R_CMD_AD_DM16_DA72_MMA	substb.asc	/^R_CMD_AD_DM16_DA72_MMA:@/
R_CMD_AD_DM8_DA72_MMA	substb.asc	/^R_CMD_AD_DM8_DA72_MMA:@/
R_CMD_AD_UBM_DM16_DA72_MMA	substb.asc	/^R_CMD_AD_UBM_DM16_DA72_MMA:@/
R_CMD_AD_UBM_DM16_DA72_UBM	substb.asc	/^R_CMD_AD_UBM_DM16_DA72_UBM:@/
R_CMD_AD_UBM_DM8_DA72_MMA	substb.asc	/^R_CMD_AD_UBM_DM8_DA72_MMA:@/
R_CMD_AD_UBM_DM8_DA72_UBM	substb.asc	/^R_CMD_AD_UBM_DM8_DA72_UBM:@/
SCE	subdef.asc	/^SDEF SCE	=	C0		/
SCK	subdef.asc	/^SDEF SCK 	=	C1	/
SER_CLR	subdef.asc	/^SDEF    SER_CLR           = C31/
SER_INC	subdef.asc	/^SDEF    SER_INC           = C30/
SER_JMP	subdef.asc	/^SDEF    SER_JMP           = C29/
SET_FLASH_CFG_UBM	patFlash.asc	/^START SET_FLASH_CFG_UBM/
SI	subdef.asc	/^SDEF SI		=	C2	/
SO	subdef.asc	/^SDEF SO		=	C3	/
SOC_POWER_RESET	patFlash.asc	/^START SOC_POWER_RESET/
SOL_OX_STRESS	patFlash.asc	/^START SOL_OX_STRESS/
SUB_FLASH_BI_CLEAR_FAIL	subpat.asc	/^SUB_FLASH_BI_CLEAR_FAIL:@/
SUB_FLASH_BI_CPPRO_CKBD_ALL	subpat.asc	/^SUB_FLASH_BI_CPPRO_CKBD_ALL:@/
SUB_FLASH_BI_CPPRO_CKBD_NVR	subpat.asc	/^SUB_FLASH_BI_CPPRO_CKBD_NVR:@/
SUB_FLASH_BI_CPPRO_DIAG_ALL	subpat.asc	/^SUB_FLASH_BI_CPPRO_DIAG_ALL:@/
SUB_FLASH_BI_CPPRO_DIAG_NVR	subpat.asc	/^SUB_FLASH_BI_CPPRO_DIAG_NVR:@/
SUB_FLASH_BI_CPPRO_NORL_ALL	subpat.asc	/^SUB_FLASH_BI_CPPRO_NORL_ALL:@/
SUB_FLASH_BI_CPPRO_NORL_NVR	subpat.asc	/^SUB_FLASH_BI_CPPRO_NORL_NVR:@/
SUB_FLASH_BI_CPROG_CKBD_ALL	subpat.asc	/^SUB_FLASH_BI_CPROG_CKBD_ALL:@/
SUB_FLASH_BI_CPROG_CKBD_NVR	subpat.asc	/^SUB_FLASH_BI_CPROG_CKBD_NVR:@/
SUB_FLASH_BI_CPROG_DIAG_ALL	subpat.asc	/^SUB_FLASH_BI_CPROG_DIAG_ALL:@/
SUB_FLASH_BI_CPROG_DIAG_NVR	subpat.asc	/^SUB_FLASH_BI_CPROG_DIAG_NVR:@/
SUB_FLASH_BI_CPROG_NORL_ALL	subpat.asc	/^SUB_FLASH_BI_CPROG_NORL_ALL:@/
SUB_FLASH_BI_CPROG_NORL_NVR	subpat.asc	/^SUB_FLASH_BI_CPROG_NORL_NVR:@/
SUB_FLASH_BI_CREAD_CKBD_ALL	subpat.asc	/^SUB_FLASH_BI_CREAD_CKBD_ALL:@/
SUB_FLASH_BI_CREAD_CKBD_NVR	subpat.asc	/^SUB_FLASH_BI_CREAD_CKBD_NVR:@/
SUB_FLASH_BI_CREAD_DIAG_ALL	subpat.asc	/^SUB_FLASH_BI_CREAD_DIAG_ALL:@/
SUB_FLASH_BI_CREAD_DIAG_NVR	subpat.asc	/^SUB_FLASH_BI_CREAD_DIAG_NVR:@/
SUB_FLASH_BI_CREAD_NORL_ALL	subpat.asc	/^SUB_FLASH_BI_CREAD_NORL_ALL:@/
SUB_FLASH_BI_CREAD_NORL_NVR	subpat.asc	/^SUB_FLASH_BI_CREAD_NORL_NVR:@/
SUB_FLASH_BI_CSLRD_CKBD_ALL	subpat.asc	/^SUB_FLASH_BI_CSLRD_CKBD_ALL:@/
SUB_FLASH_BI_CSLRD_CKBD_NVR	subpat.asc	/^SUB_FLASH_BI_CSLRD_CKBD_NVR:@/
SUB_FLASH_BI_CSLRD_NORL_ALL	subpat.asc	/^SUB_FLASH_BI_CSLRD_NORL_ALL:@/
SUB_FLASH_BI_CSLRD_NORL_NVR	subpat.asc	/^SUB_FLASH_BI_CSLRD_NORL_NVR:@/
SUB_FLASH_BI_MERED_NORL_ALL	subpat.asc	/^SUB_FLASH_BI_MERED_NORL_ALL:@/
SUB_FLASH_BI_MERED_NORL_NVR	subpat.asc	/^SUB_FLASH_BI_MERED_NORL_NVR:@/
SUB_FLASH_BI_MORED_NORL_ALL	subpat.asc	/^SUB_FLASH_BI_MORED_NORL_ALL:@/
SUB_FLASH_BI_MORED_NORL_NVR	subpat.asc	/^SUB_FLASH_BI_MORED_NORL_NVR:@/
SUB_FLASH_BI_RPPRO_CKBD	subpat.asc	/^SUB_FLASH_BI_RPPRO_CKBD:@/
SUB_FLASH_BI_RPPRO_NORL	subpat.asc	/^SUB_FLASH_BI_RPPRO_NORL:@/
SUB_FLASH_BI_RPROG_CKBD	subpat.asc	/^SUB_FLASH_BI_RPROG_CKBD:@/
SUB_FLASH_BI_RPROG_NORL	subpat.asc	/^SUB_FLASH_BI_RPROG_NORL:@/
SUB_FLASH_BI_RREAD_CKBD	subpat.asc	/^SUB_FLASH_BI_RREAD_CKBD:@/
SUB_FLASH_BI_RREAD_NORL	subpat.asc	/^SUB_FLASH_BI_RREAD_NORL:@/
SUB_FLASH_BI_RSLRD_CKBD	subpat.asc	/^SUB_FLASH_BI_RSLRD_CKBD:@/
SUB_FLASH_BI_RSLRD_NORL	subpat.asc	/^SUB_FLASH_BI_RSLRD_NORL:@/
SUB_FLASH_BI_SPPRO_CKBD	subpat.asc	/^SUB_FLASH_BI_SPPRO_CKBD:@/
SUB_FLASH_BI_SPPRO_NORL	subpat.asc	/^SUB_FLASH_BI_SPPRO_NORL:@/
SUB_FLASH_BI_SPROG_CKBD	subpat.asc	/^SUB_FLASH_BI_SPROG_CKBD:@/
SUB_FLASH_BI_SPROG_NORL	subpat.asc	/^SUB_FLASH_BI_SPROG_NORL:@/
SUB_FLASH_BI_SREAD_CKBD	subpat.asc	/^SUB_FLASH_BI_SREAD_CKBD:@/
SUB_FLASH_BI_SREAD_NORL	subpat.asc	/^SUB_FLASH_BI_SREAD_NORL:@/
SUB_FLASH_BI_SSLRD_CKBD	subpat.asc	/^SUB_FLASH_BI_SSLRD_CKBD:@/
SUB_FLASH_BI_SSLRD_NORL	subpat.asc	/^SUB_FLASH_BI_SSLRD_NORL:@/
SUB_FLASH_FN_ACON_WRIT	subpat.asc	/^SUB_FLASH_FN_ACON_WRIT:@/
SUB_FLASH_FN_BFRE_READ_BIST_ERR3	subpat.asc	/^SUB_FLASH_FN_BFRE_READ_BIST_ERR3:@/
SUB_FLASH_FN_BFRE_READ_MMA	subpat.asc	/^SUB_FLASH_FN_BFRE_READ_MMA:@/
SUB_FLASH_FN_BREG_READ_DONE	subpat.asc	/^SUB_FLASH_FN_BREG_READ_DONE:@/
SUB_FLASH_FN_BREG_READ_DONE_MMA	subpat.asc	/^SUB_FLASH_FN_BREG_READ_DONE_MMA:@/
SUB_FLASH_FN_CDAT_READ	subpat.asc	/^SUB_FLASH_FN_CDAT_READ:@/
SUB_FLASH_FN_CHIP_ERAS	subpat.asc	/^SUB_FLASH_FN_CHIP_ERAS:@/
SUB_FLASH_FN_CHIP_ERAS_500MS	subpat.asc	/^SUB_FLASH_FN_CHIP_ERAS_500MS:@/
SUB_FLASH_FN_CHIP_ERAS_50MS	subpat.asc	/^SUB_FLASH_FN_CHIP_ERAS_50MS:@/
SUB_FLASH_FN_CONF_WRIT	subpat.asc	/^SUB_FLASH_FN_CONF_WRIT:@/
SUB_FLASH_FN_CONF_WRIT_UBM	subpat.asc	/^SUB_FLASH_FN_CONF_WRIT_UBM:@/
SUB_FLASH_FN_NORL_PPRO	subpat.asc	/^SUB_FLASH_FN_NORL_PPRO:@/
SUB_FLASH_FN_NORL_PROG	subpat.asc	/^SUB_FLASH_FN_NORL_PROG:@/
SUB_FLASH_FN_NORL_PROG_100MS	subpat.asc	/^SUB_FLASH_FN_NORL_PROG_100MS:@/
SUB_FLASH_FN_NORL_PROG_200MS	subpat.asc	/^SUB_FLASH_FN_NORL_PROG_200MS:@/
SUB_FLASH_FN_NORL_PROG_2MS	subpat.asc	/^SUB_FLASH_FN_NORL_PROG_2MS:@/
SUB_FLASH_FN_NORL_PROG_2UBM_ROWM	subpat.asc	/^SUB_FLASH_FN_NORL_PROG_2UBM_ROWM:@	/
SUB_FLASH_FN_NORL_PROG_8MS	subpat.asc	/^SUB_FLASH_FN_NORL_PROG_8MS:@/
SUB_FLASH_FN_NORL_PROG_UBM	subpat.asc	/^SUB_FLASH_FN_NORL_PROG_UBM:@/
SUB_FLASH_FN_NORL_PROG_UBM_UBM	subpat.asc	/^SUB_FLASH_FN_NORL_PROG_UBM_UBM:@/
SUB_FLASH_FN_NORL_READ	subpat.asc	/^SUB_FLASH_FN_NORL_READ:@/
SUB_FLASH_FN_NORL_READ_ADDR_UBM	subpat.asc	/^SUB_FLASH_FN_NORL_READ_ADDR_UBM:@/
SUB_FLASH_FN_NORL_READ_MMA	subpat.asc	/^SUB_FLASH_FN_NORL_READ_MMA:@/
SUB_FLASH_FN_NORL_READ_UBM	subpat.asc	/^SUB_FLASH_FN_NORL_READ_UBM:@/
SUB_FLASH_FN_NORL_READ_UBM_MMA	subpat.asc	/^SUB_FLASH_FN_NORL_READ_UBM_MMA:@/
SUB_FLASH_FN_NORL_READ_UBM_UBM	subpat.asc	/^SUB_FLASH_FN_NORL_READ_UBM_UBM:@/
SUB_FLASH_FN_QCHI_ERAS	subpat.asc	/^SUB_FLASH_FN_QCHI_ERAS:@/
SUB_FLASH_FN_QSEC_ERAS	subpat.asc	/^SUB_FLASH_FN_QSEC_ERAS:@/
SUB_FLASH_FN_SECT_ERAS	subpat.asc	/^SUB_FLASH_FN_SECT_ERAS:@/
SUB_FLASH_FN_SEND_ADDA	subpat.asc	/^SUB_FLASH_FN_SEND_ADDA:@/
SUB_FLASH_FN_SLOW_READ	subpat.asc	/^SUB_FLASH_FN_SLOW_READ:@/
SUB_FLASH_FN_SLOW_READIN	subpat.asc	/^SUB_FLASH_FN_SLOW_READIN:@/
SUB_FLASH_FN_SLOW_READINX72B	subpat.asc	/^SUB_FLASH_FN_SLOW_READINX72B:@/
SUB_FLASH_FN_SLOW_READINX72B_10US	subpat.asc	/^SUB_FLASH_FN_SLOW_READINX72B_10US:@/
SUB_FLASH_FN_SLOW_READ_ADDR_UBM	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_ADDR_UBM:@/
SUB_FLASH_FN_SLOW_READ_H32	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_H32:@/
SUB_FLASH_FN_SLOW_READ_H36	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_H36:@/
SUB_FLASH_FN_SLOW_READ_L36	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_L36:@/
SUB_FLASH_FN_SLOW_READ_MMA	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_MMA:@/
SUB_FLASH_FN_SLOW_READ_UBM	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_UBM:@/
SUB_FLASH_FN_SLOW_READ_UBM_MMA	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_UBM_MMA:@/
SUB_FLASH_FN_SLOW_READ_UBM_UBM	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_UBM_UBM:@/
SUB_FLASH_FN_SLOW_READ_WO_CPE	subpat.asc	/^SUB_FLASH_FN_SLOW_READ_WO_CPE:@/
SUB_FLASH_FN_SOCR_WRIT	subpat.asc	/^SUB_FLASH_FN_SOCR_WRIT:@/
SUB_FLASH_FN_SOCR_WRIT_UBM	subpat.asc	/^SUB_FLASH_FN_SOCR_WRIT_UBM:@/
SUB_FLASH_FN_SRVA_ERAS	subpat.asc	/^SUB_FLASH_FN_SRVA_ERAS:@/
SUB_FLASH_FN_SRVD_ERAS	subpat.asc	/^SUB_FLASH_FN_SRVD_ERAS:@/
SUB_FLASH_FN_SRVO_ERAS	subpat.asc	/^SUB_FLASH_FN_SRVO_ERAS:@/
SUB_FLASH_FN_STBR_READ	subpat.asc	/^SUB_FLASH_FN_STBR_READ:@/
SUB_FLASH_FN_STBR_READ_MMA	subpat.asc	/^SUB_FLASH_FN_STBR_READ_MMA:@/
SUB_FLASH_FN_STBR_READ_UBM	subpat.asc	/^SUB_FLASH_FN_STBR_READ_UBM:@/
SUB_FLASH_FN_STIR_READ	subpat.asc	/^SUB_FLASH_FN_STIR_READ:@/
SUB_FLASH_FN_STIR_WRIT	subpat.asc	/^SUB_FLASH_FN_STIR_WRIT:@/
SUB_FLASH_SH_ADDRS_00	subpat.asc	/^SUB_FLASH_SH_ADDRS_00:@/
SUB_FLASH_SH_ADDRS_01	subpat.asc	/^SUB_FLASH_SH_ADDRS_01:@/
SUB_FLASH_SH_CFGLK_00	subpat.asc	/^SUB_FLASH_SH_CFGLK_00:@/
SUB_FLASH_SH_CFGLK_01	subpat.asc	/^SUB_FLASH_SH_CFGLK_01:@/
SUB_FLASH_SH_CHIEN_00	subpat.asc	/^SUB_FLASH_SH_CHIEN_00:@/
SUB_FLASH_SH_CHIEN_01	subpat.asc	/^SUB_FLASH_SH_CHIEN_01:@/
SUB_FLASH_SH_COUNT_00	subpat.asc	/^SUB_FLASH_SH_COUNT_00:@/
SUB_FLASH_SH_COUNT_01_ERASE	subpat.asc	/^SUB_FLASH_SH_COUNT_01_ERASE:@/
SUB_FLASH_SH_COUNT_01_PRG	subpat.asc	/^SUB_FLASH_SH_COUNT_01_PRG:@/
SUB_FLASH_SH_COUNT_01_QERASE	subpat.asc	/^SUB_FLASH_SH_COUNT_01_QERASE:@/
SUB_FLASH_SH_DEPDP_00	subpat.asc	/^SUB_FLASH_SH_DEPDP_00:@/
SUB_FLASH_SH_DEPDP_01	subpat.asc	/^SUB_FLASH_SH_DEPDP_01:@/
SUB_FLASH_SH_MBIST_00	subpat.asc	/^SUB_FLASH_SH_MBIST_00:@   /
SUB_FLASH_SH_MBIST_01	subpat.asc	/^SUB_FLASH_SH_MBIST_01:@/
SUB_FLASH_SH_RECAL_00	subpat.asc	/^SUB_FLASH_SH_RECAL_00:@/
SUB_FLASH_SH_RECAL_01	subpat.asc	/^SUB_FLASH_SH_RECAL_01:@/
SUB_FLASH_SH_RESET_00	subpat.asc	/^SUB_FLASH_SH_RESET_00:@/
SUB_FLASH_SH_RESET_01	subpat.asc	/^SUB_FLASH_SH_RESET_01:@/
SUB_FLASH_SH_VREAD_00	subpat.asc	/^SUB_FLASH_SH_VREAD_00:@/
SUB_FLASH_SH_VREAD_01	subpat.asc	/^SUB_FLASH_SH_VREAD_01:@/
SUB_FLASH_TM	subpat.asc	/^SUB_FLASH_TM:@/
SUB_FLASH_TMENT	subpat.asc	/^SUB_FLASH_TMENT:@/
SUB_FLASH_TMEXT	subpat.asc	/^SUB_FLASH_TMEXT:@/
SUB_FLASH_TMNXT	subpat.asc	/^SUB_FLASH_TMNXT:@/
SUB_FLASH_WAIT_200MS	subpat.asc	/^SUB_FLASH_WAIT_200MS:@/
TMODE_EXIT	patFlash.asc	/^START TMODE_EXIT/
TS_1US	subdef.asc	/^SDEF    TS_1US            = TS3/
TS_DUMMY	subdef.asc	/^SDEF    TS_DUMMY          = TS1/
TS_FLASH_NO	subdef.asc	/^SDEF    TS_FLASH_NO       = TS2/
TS_FUNT	subdef.asc	/^SDEF    TS_FUNT	          = TS2/
UBM_CLR	subdef.asc	/^SDEF    UBM_CLR           = C27 C28/
UBM_ENB	subdef.asc	/^SDEF    UBM_ENB           = C28/
VREAD1_TRIM	patFlash.asc	/^START VREAD1_TRIM/
VREAD1_TRIMX72B	patFlash.asc	/^START VREAD1_TRIMX72B;need to check/
VREAD_SECT_ERAS_RETRY	patFlash.asc	/^START VREAD_SECT_ERAS_RETRY/
WRITE_CMD	substb.asc	/^WRITE_CMD:@/
WRITE_CMD_ADDR	substb.asc	/^WRITE_CMD_ADDR:@/
WRITE_CMD_ADDR_DATA40	substb.asc	/^WRITE_CMD_ADDR_DATA40:@/
WRITE_CMD_ADDR_DATA40_UBM	substb.asc	/^WRITE_CMD_ADDR_DATA40_UBM:@/
WRITE_CMD_ADDR_UBM_DATA40_UBM	substb.asc	/^WRITE_CMD_ADDR_UBM_DATA40_UBM:@/
WRITE_CMD_ADDR_UBM_DATA40_UBM_RM	substb.asc	/^WRITE_CMD_ADDR_UBM_DATA40_UBM_RM:@/
WRITE_CMD_DUMMY8_DATA32	substb.asc	/^WRITE_CMD_DUMMY8_DATA32:@/
WRITE_CMD_DUMMY8_DATA32_UBM	substb.asc	/^WRITE_CMD_DUMMY8_DATA32_UBM:@/
WRITE_CMD_SADDR	substb.asc	/^WRITE_CMD_SADDR:@/
WRITE_CMD_SADDR_DATA40	substb.asc	/^WRITE_CMD_SADDR_DATA40:@/
WRITE_CMD_SADDR_DATA8	substb.asc	/^WRITE_CMD_SADDR_DATA8:@/
WRITE_SOC_REG	patFlash.asc	/^START WRITE_SOC_REG/
WRITE_SOC_REG_UBM	patFlash.asc	/^START WRITE_SOC_REG_UBM/
WRITE_TIMING_FRE05M	patFlash.asc	/^START WRITE_TIMING_FRE05M/
WRITE_TIMING_FRE10M	patFlash.asc	/^START WRITE_TIMING_FRE10M/
WRITE_TIMING_FRE15M	patFlash.asc	/^START WRITE_TIMING_FRE15M/
WRITE_TIMING_FRE20M	patFlash.asc	/^START WRITE_TIMING_FRE20M/
WRITE_TP1	subdef.asc	/^SDEF    WRITE_TP1         =  TS_FUNT 		SCE   SCK     X<XC Y<YC        D<TP1  YC<YC+1  /
WRITE_TP2	subdef.asc	/^SDEF    WRITE_TP2         =  TS_FUNT 		SCE   SCK     X<XC Y<YC        D<TP2  YC<YC+1  /
