#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 30 12:59:45 2019
# Process ID: 15980
# Current directory: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28196 C:\Users\admin\Documents\pxl\3dejaar\embedded_os\Eindopdracht_EOS\Blokdesign\Blokdesign.xpr
# Log file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/vivado.log
# Journal file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado_Projecten/EindOpdracht1/Blokdesign' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/EindOpdracht1', nor could it be found using path 'D:/Vivado_Projecten/EindOpdracht1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/EindOpdracht1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Ultrasoon_0_0
design_1_NeonIp_0_1

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 725.695 ; gain = 100.363
update_compile_order -fileset sources_1
open_bd_design {C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:Ultrasoon:1.0 - Ultrasoon_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:NeonIp:1.0 - NeonIp_0
Successfully read diagram <design_1> from BD file <C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 895.625 ; gain = 44.277
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 30 13:02:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/synth_1/runme.log
[Sat Nov 30 13:02:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1843.531 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1843.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1843.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2021.527 ; gain = 995.941
place_ports d_out_0 M15
place_ports sonar_echo_0 K13
place_ports sonar_trig_0 L15
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 30 13:09:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/synth_1/runme.log
[Sat Nov 30 13:09:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/impl_1/runme.log
close_design
import_files -fileset constrs_1 C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/sensor.xdc
open_run impl_1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.689 . Memory (MB): peak = 2025.879 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 2025.879 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2025.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2025.879 ; gain = 0.000
set_property IOSTANDARD LVCMOS18 [get_ports [list d_out_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list sonar_echo_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list sonar_trig_0]]
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list d_out_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sonar_echo_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sonar_trig_0]]
save_constraints -force
export_ip_user_files -of_objects  [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs_1/imports/Eindopdracht_EOS/sensor.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs_1/imports/Eindopdracht_EOS/sensor.xdc
set_property IOSTANDARD LVCMOS33 [get_ports [list sonar_trig_0]]
save_constraints_as constrs -target_constrs_file project.xdc
INFO: [Project 1-239] Creating target file 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs/new/project.xdc' for the 'constrs' constraints set.
INFO: [Project 1-96] Target constrs file set to 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs/new/project.xdc' for the 'constrs' constraints set.
set_property constrset constrs [get_runs synth_1]
set_property constrset constrs [get_runs impl_1]
delete_fileset [ get_filesets constrs_1 ]
file delete -force C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs_1
set_property IOSTANDARD LVCMOS18 [get_ports [list sonar_trig_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list sonar_echo_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list d_out_0]]
save_constraints -force
ERROR: [Common 17-37] Directory in which file sensor.xdc is to be written does not exist [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs_1/imports/Eindopdracht_EOS]
save_constraints_as constrs_1
ERROR: [Common 17-37] Directory in which file sensor.xdc is to be written does not exist [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs_1/imports/Eindopdracht_EOS]
export_ip_user_files -of_objects  [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs/new/project.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs/new/project.xdc
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Nov 30 13:19:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/synth_1/runme.log
[Sat Nov 30 13:19:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/impl_1/runme.log
regenerate_bd_layout
open_run impl_1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 2143.016 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 2143.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2143.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2143.016 ; gain = 0.000
place_ports d_out_0 M15
place_ports sonar_echo_0 K13
place_ports sonar_trig_0 L15
set_property IOSTANDARD LVCMOS18 [get_ports [list d_out_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list sonar_echo_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list sonar_trig_0]]
set_property PULLTYPE NONE [get_ports [list d_out_0]]
close [ open C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs/new/project1.xdc w ]
add_files -fileset constrs C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs/new/project1.xdc
set_property target_constrs_file C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/constrs/new/project1.xdc [current_fileset -constrset]
save_constraints -force
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list d_out_0]]
save_bd_design
Wrote  : <C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 30 13:27:47 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/synth_1/runme.log
[Sat Nov 30 13:27:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign/Blokdesign.runs/impl_1/runme.log
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 13:31:43 2019...
