/* Generated by Yosys 0.8 (git sha1 5706e90) */

(* top =  1  *)
(* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:1" *)
module lacitetr_and_gate(\lacI_levels[0] , \lacI_levels[1] , \lacI_levels[2] , \lacI_levels[3] , \tetR_levels[0] , \tetR_levels[1] , \tetR_levels[2] , \tetR_levels[3] , y);
  wire _0_;
  wire _1_;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2" *)
  input \lacI_levels[0] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2" *)
  input \lacI_levels[1] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2" *)
  input \lacI_levels[2] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2" *)
  input \lacI_levels[3] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3" *)
  input \tetR_levels[0] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3" *)
  input \tetR_levels[1] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3" *)
  input \tetR_levels[2] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3" *)
  input \tetR_levels[3] ;
  (* src = "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:4" *)
  output y;
  \$_NOT_  _2_ (
    .A(\lacI_levels[0] ),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(\tetR_levels[0] ),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(y)
  );
endmodule
