// Seed: 1944924243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_1 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output logic id_4
);
  genvar id_6;
  logic id_7;
  ;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
  reg id_9;
  ;
  always @(posedge -1) begin : LABEL_0
    id_4 <= -1;
    id_9 <= ~id_0;
  end
endmodule
