============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 16:01:55 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 283 feed throughs used by 197 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  10.077685s wall, 9.859375s user + 0.265625s system = 10.125000s CPU (100.5%)

RUN-1004 : used memory is 698 MB, reserved memory is 674 MB, peak memory is 734 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.484188s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (103.2%)

RUN-1004 : used memory is 752 MB, reserved memory is 727 MB, peak memory is 752 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.272280s wall, 2.234375s user + 0.078125s system = 2.312500s CPU (101.8%)

RUN-1004 : used memory is 718 MB, reserved memory is 697 MB, peak memory is 795 MB
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-8007 ERROR: cannot find port 'Bayer2RGB_en' on this module in ../rtl/CortexM0_SoC.v(1086)
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(89)
HDL-1007 : analyze verilog file al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1273)
HDL-1007 : analyze verilog file ../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../rtl/smg.v
HDL-1007 : analyze VHDL file ../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../rtl/DDR/sdram_cmd.v' in ../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../rtl/DDR/sdram_ctrl.v' in ../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../rtl/DDR/sdram_para.v in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../rtl/DDR/sdram_data.v' in ../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/ISP/bram_ture_dual_port.v
HDL-1007 : analyze verilog file ../rtl/ISP/histEQ_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/hist_stat.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_MedFilter.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/RAM.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/UART/FIFO.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : net Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 429 feed throughs used by 285 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  6.923475s wall, 6.812500s user + 0.187500s system = 7.000000s CPU (101.1%)

RUN-1004 : used memory is 874 MB, reserved memory is 835 MB, peak memory is 879 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.517699s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.9%)

RUN-1004 : used memory is 905 MB, reserved memory is 867 MB, peak memory is 905 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.437791s wall, 2.421875s user + 0.031250s system = 2.453125s CPU (100.6%)

RUN-1004 : used memory is 891 MB, reserved memory is 861 MB, peak memory is 949 MB
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
HDL-8007 ERROR: syntax error near '<' in ../rtl/ISP/Bayer2RGB.v(236)
HDL-8007 ERROR: syntax error near ';' in ../rtl/ISP/Bayer2RGB.v(236)
HDL-5007 WARNING: empty statement in sequential block in ../rtl/ISP/Bayer2RGB.v(233)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/ISP/Bayer2RGB.v(1)
HDL-1007 : Verilog file '../rtl/ISP/Bayer2RGB.v' ignored due to errors
TMR-3509 : Import timing summary.
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.830447s wall, 0.687500s user + 0.625000s system = 1.312500s CPU (19.2%)

RUN-1004 : used memory is 921 MB, reserved memory is 889 MB, peak memory is 949 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.065588s wall, 0.812500s user + 0.687500s system = 1.500000s CPU (21.2%)

RUN-1004 : used memory is 921 MB, reserved memory is 889 MB, peak memory is 949 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/Bayer2RGB.v
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1298)
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1292)
HDL-1007 : undeclared symbol 'per_img_vsync', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1294)
HDL-1007 : undeclared symbol 'per_img_href', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1295)
HDL-1007 : undeclared symbol 'per_img_de', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1296)
HDL-1007 : undeclared symbol 'per_img_gray', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1297)
HDL-1007 : undeclared symbol 'post_img_vsync', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1298)
HDL-1007 : undeclared symbol 'post_img_href', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1299)
HDL-1007 : undeclared symbol 'post_img_de', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1300)
HDL-1007 : undeclared symbol 'post_img_gray', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1301)
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst4/clkb will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 466 feed throughs used by 317 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  7.143709s wall, 7.062500s user + 0.187500s system = 7.250000s CPU (101.5%)

RUN-1004 : used memory is 907 MB, reserved memory is 873 MB, peak memory is 949 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.554422s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (105.5%)

RUN-1004 : used memory is 941 MB, reserved memory is 910 MB, peak memory is 949 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.457064s wall, 2.406250s user + 0.125000s system = 2.531250s CPU (103.0%)

RUN-1004 : used memory is 933 MB, reserved memory is 898 MB, peak memory is 988 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.880478s wall, 0.375000s user + 0.531250s system = 0.906250s CPU (13.2%)

RUN-1004 : used memory is 959 MB, reserved memory is 923 MB, peak memory is 988 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.095155s wall, 0.500000s user + 0.531250s system = 1.031250s CPU (14.5%)

RUN-1004 : used memory is 959 MB, reserved memory is 923 MB, peak memory is 988 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1316)
RUN-1001 : stop_run phy_1.
RUN-1001 : reset_run phy_1 -step opt_place.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/syn_1/CortexM0_SoC_gate.db" in  1.887735s wall, 1.843750s user + 0.125000s system = 1.968750s CPU (104.3%)

RUN-1004 : used memory is 659 MB, reserved memory is 658 MB, peak memory is 988 MB
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.169847s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (105.5%)

RUN-1004 : used memory is 719 MB, reserved memory is 709 MB, peak memory is 988 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode ideal" in  1.721458s wall, 1.765625s user + 0.078125s system = 1.843750s CPU (107.1%)

RUN-1004 : used memory is 691 MB, reserved memory is 649 MB, peak memory is 988 MB
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1354)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 431 feed throughs used by 284 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  7.583355s wall, 7.453125s user + 0.250000s system = 7.703125s CPU (101.6%)

RUN-1004 : used memory is 898 MB, reserved memory is 902 MB, peak memory is 988 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.631823s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (100.5%)

RUN-1004 : used memory is 926 MB, reserved memory is 931 MB, peak memory is 988 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.627622s wall, 2.578125s user + 0.078125s system = 2.656250s CPU (101.1%)

RUN-1004 : used memory is 970 MB, reserved memory is 976 MB, peak memory is 988 MB
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1369)
HDL-1007 : undeclared symbol 'per_img2_vsync', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1376)
HDL-1007 : undeclared symbol 'per_img2_href', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1377)
HDL-1007 : undeclared symbol 'per_img2_gray', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1378)
HDL-1007 : undeclared symbol 'post_img_vsync', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1380)
HDL-1007 : undeclared symbol 'post_img_href', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1381)
HDL-1007 : undeclared symbol 'post_img_gray', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1382)
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 431 feed throughs used by 284 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  7.166555s wall, 6.953125s user + 0.281250s system = 7.234375s CPU (100.9%)

RUN-1004 : used memory is 867 MB, reserved memory is 918 MB, peak memory is 988 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.561469s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (101.1%)

RUN-1004 : used memory is 887 MB, reserved memory is 940 MB, peak memory is 988 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.446593s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (100.9%)

RUN-1004 : used memory is 928 MB, reserved memory is 981 MB, peak memory is 988 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.919485s wall, 0.437500s user + 0.750000s system = 1.187500s CPU (17.2%)

RUN-1004 : used memory is 950 MB, reserved memory is 1001 MB, peak memory is 988 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.156401s wall, 0.609375s user + 0.765625s system = 1.375000s CPU (19.2%)

RUN-1004 : used memory is 950 MB, reserved memory is 1001 MB, peak memory is 988 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 483 feed throughs used by 301 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  6.874306s wall, 6.750000s user + 0.234375s system = 6.984375s CPU (101.6%)

RUN-1004 : used memory is 892 MB, reserved memory is 951 MB, peak memory is 988 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.550987s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (104.8%)

RUN-1004 : used memory is 920 MB, reserved memory is 977 MB, peak memory is 988 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.459774s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (102.9%)

RUN-1004 : used memory is 964 MB, reserved memory is 1023 MB, peak memory is 988 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.914718s wall, 0.453125s user + 0.687500s system = 1.140625s CPU (16.5%)

RUN-1004 : used memory is 966 MB, reserved memory is 1024 MB, peak memory is 988 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.137233s wall, 0.609375s user + 0.703125s system = 1.312500s CPU (18.4%)

RUN-1004 : used memory is 966 MB, reserved memory is 1024 MB, peak memory is 988 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 471 feed throughs used by 294 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  7.929666s wall, 7.812500s user + 0.421875s system = 8.234375s CPU (103.8%)

RUN-1004 : used memory is 895 MB, reserved memory is 962 MB, peak memory is 988 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.597103s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (105.7%)

RUN-1004 : used memory is 914 MB, reserved memory is 978 MB, peak memory is 988 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.491098s wall, 2.500000s user + 0.078125s system = 2.578125s CPU (103.5%)

RUN-1004 : used memory is 961 MB, reserved memory is 1026 MB, peak memory is 988 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.929634s wall, 0.578125s user + 0.890625s system = 1.468750s CPU (21.2%)

RUN-1004 : used memory is 983 MB, reserved memory is 1048 MB, peak memory is 1002 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.155033s wall, 0.734375s user + 0.906250s system = 1.640625s CPU (22.9%)

RUN-1004 : used memory is 983 MB, reserved memory is 1048 MB, peak memory is 1002 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 478 feed throughs used by 332 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  7.179724s wall, 7.062500s user + 0.234375s system = 7.296875s CPU (101.6%)

RUN-1004 : used memory is 900 MB, reserved memory is 981 MB, peak memory is 1002 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.675769s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (104.4%)

RUN-1004 : used memory is 928 MB, reserved memory is 1001 MB, peak memory is 1002 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.598602s wall, 2.609375s user + 0.062500s system = 2.671875s CPU (102.8%)

RUN-1004 : used memory is 977 MB, reserved memory is 1052 MB, peak memory is 1002 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.916888s wall, 0.328125s user + 0.796875s system = 1.125000s CPU (16.3%)

RUN-1004 : used memory is 1000 MB, reserved memory is 1073 MB, peak memory is 1018 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.130404s wall, 0.437500s user + 0.828125s system = 1.265625s CPU (17.7%)

RUN-1004 : used memory is 1000 MB, reserved memory is 1073 MB, peak memory is 1018 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 549 feed throughs used by 343 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  7.343617s wall, 7.312500s user + 0.218750s system = 7.531250s CPU (102.6%)

RUN-1004 : used memory is 920 MB, reserved memory is 996 MB, peak memory is 1018 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.590415s wall, 1.609375s user + 0.078125s system = 1.687500s CPU (106.1%)

RUN-1004 : used memory is 947 MB, reserved memory is 1023 MB, peak memory is 1018 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.524205s wall, 2.531250s user + 0.109375s system = 2.640625s CPU (104.6%)

RUN-1004 : used memory is 997 MB, reserved memory is 1074 MB, peak memory is 1018 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.931143s wall, 0.359375s user + 0.968750s system = 1.328125s CPU (19.2%)

RUN-1004 : used memory is 1020 MB, reserved memory is 1096 MB, peak memory is 1038 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.148149s wall, 0.453125s user + 1.000000s system = 1.453125s CPU (20.3%)

RUN-1004 : used memory is 1020 MB, reserved memory is 1096 MB, peak memory is 1038 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../rtl/SD/sd_rd_ctrl.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db" in  3.465782s wall, 2.562500s user + 0.921875s system = 3.484375s CPU (100.5%)

RUN-1004 : used memory is 494 MB, reserved memory is 771 MB, peak memory is 1038 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.830908s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (104.1%)

RUN-1004 : used memory is 569 MB, reserved memory is 805 MB, peak memory is 1038 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.474584s wall, 2.421875s user + 0.140625s system = 2.562500s CPU (103.6%)

RUN-1004 : used memory is 624 MB, reserved memory is 864 MB, peak memory is 1038 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file ../rtl/HDMI/video_driver.v
RUN-6001 WARNING: phy_1: run failed.
HDL-1007 : analyze verilog file ../rtl/ISP/med_filter_proc.v
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db" in  2.091961s wall, 2.031250s user + 0.156250s system = 2.187500s CPU (104.6%)

RUN-1004 : used memory is 587 MB, reserved memory is 813 MB, peak memory is 1038 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.806018s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (107.3%)

RUN-1004 : used memory is 607 MB, reserved memory is 835 MB, peak memory is 1038 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.437836s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (105.1%)

RUN-1004 : used memory is 650 MB, reserved memory is 883 MB, peak memory is 1038 MB
