# expectations

1. you know how to create a project in vivado
2. you know the syntax of a verilog module 
3. you know how to draw a simple combinational circuit

-------

# combinational circuits

### FA circuit
- [x] module
- [x] testbench
### n x 2<sup>n</sup> decoder
- [x] module without en
- [x] testbench
- [x] module with en
- [x] testbench

---------

# sequential circuits

### D Flip-Flop
- [x] module
- [x] testbench
### 4 Bit counter
- [ ] module
- [ ] testbench

