<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn170324131432"></A><B><U><big>pn170324131432</big></U></B>
#Start recording tcl command: 3/24/2017 09:23:30
#Project Location: F:/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface; Project name: SW_IR_Interface
prj_project open "F:/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface/SW_IR_Interface.ldf"
prj_src add "F:/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface/SW_IR_Interface_tb/SW_IR_Interface_tb.spf"
prj_run Synthesis -impl impl_SW_IR_Interface
prj_src add "F:/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface/SW_IR_Interface_tb/SW_IR_Interface_tb.spf"
prj_run Export -impl impl_SW_IR_Interface
#Stop recording: 3/24/2017 13:14:32



<A name="pn170324133635"></A><B><U><big>pn170324133635</big></U></B>
#Start recording tcl command: 3/24/2017 13:36:05
#Project Location: F:/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface; Project name: SW_IR_Interface
prj_project open "F:/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface/SW_IR_Interface.ldf"
#Stop recording: 3/24/2017 13:36:35



<A name="pn170421105757"></A><B><U><big>pn170421105757</big></U></B>
#Start recording tcl command: 4/21/2017 10:56:00
#Project Location: F:/BobCladic/F/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface; Project name: SW_IR_Interface
prj_project open "F:/BobCladic/F/MCU_FPGA/STEP/MyExample/Expand_Board/Interface/SW_IR_Interface/SW_IR_Interface.ldf"
prj_run Export -impl impl_SW_IR_Interface
prj_run Export -impl impl_SW_IR_Interface -forceAll
#Stop recording: 4/21/2017 10:57:57



<A name="pn170421143740"></A><B><U><big>pn170421143740</big></U></B>
#Start recording tcl command: 4/21/2017 14:18:18
#Project Location: D:/FPGA/example/SW_IR_Interface; Project name: SW_IR_Interface
prj_project open "D:/FPGA/example/SW_IR_Interface/SW_IR_Interface.ldf"
#Stop recording: 4/21/2017 14:37:40



<A name="pn170421160347"></A><B><U><big>pn170421160347</big></U></B>
#Start recording tcl command: 4/21/2017 14:59:02
#Project Location: D:/FPGA/example/SW_IR_Interface; Project name: SW_IR_Interface
prj_project open "D:/FPGA/example/SW_IR_Interface/SW_IR_Interface.ldf"
#Stop recording: 4/21/2017 16:03:47



<A name="pn170421175143"></A><B><U><big>pn170421175143</big></U></B>
#Start recording tcl command: 4/21/2017 17:06:46
#Project Location: D:/graduate project/code/SW_IR_Interface; Project name: SW_IR_Interface
prj_project open "D:/graduate project/code/SW_IR_Interface/SW_IR_Interface.ldf"
#Stop recording: 4/21/2017 17:51:43



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
