# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_2_step_2.srcs/sources_1/new/ArithLogic.vhd" \

# Do not sort compile order
nosort
