Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\FP\PCB1.PcbDoc
Date     : 01.05.2020
Time     : 20:01:49

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad RC1-2(6.55mm,29.4mm) on Multi-Layer on Net GND
   Pad RC1-2(6.55mm,12.6mm) on Multi-Layer on Net GND

Processing Rule : Clearance Constraint (Gap=0.125mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1mm) (Preferred=0.4mm) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.2mm) (Conductor Width=0.4mm) (Air Gap=0.2mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.2mm) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (All)
Rule Violations :0

Processing Rule : Acute Angle Constraint (Minimum=35.000) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=5.9mm) (IsVia)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.6mm) (Max=5.9mm) (IsPad)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.15mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.15mm) Between Pad C42-1(29.8mm,64.8mm) on Top Layer And Via (28.55mm,63.957mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.15mm) Between Pad D11-3(35.5mm,33.1mm) on Top Layer And Via (34.515mm,33.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.15mm) Between Pad R1-1(48.2mm,12.2mm) on Top Layer And Via (47.32mm,13.31mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.15mm) Between Pad R1-1(48.2mm,12.2mm) on Top Layer And Via (49.225mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.15mm) Between Pad R34-2(53.5mm,57.2mm) on Bottom Layer And Via (53.1mm,58.4mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.15mm) Between Pad R50-1(25mm,67.8mm) on Top Layer And Via (25.044mm,68.783mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.15mm) Between Pad U3-21(28.4mm,55.35mm) on Top Layer And Via (28.321mm,54.204mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.15mm) Between Pad U7-14(51.025mm,62.35mm) on Top Layer And Pad U7-15(50.375mm,62.35mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.15mm) Between Pad U7-15(50.375mm,62.35mm) on Top Layer And Pad U7-16(49.725mm,62.35mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.15mm) Between Pad U7-2(50.375mm,56.65mm) on Top Layer And Pad U7-3(51.025mm,56.65mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.15mm) Between Pad U7-4(51.675mm,56.65mm) on Top Layer And Pad U7-5(52.325mm,56.65mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.15mm) Between Pad U7-5(52.325mm,56.65mm) on Top Layer And Pad U7-6(52.975mm,56.65mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
Rule Violations :12

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (48.975mm,56.65mm) on Top Overlay And Pad C31-1(48.1mm,56.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C11-1(48.2mm,14.7mm) on Bottom Layer And Text "R7" (50.2mm,14.051mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C11-1(48.2mm,14.7mm) on Bottom Layer And Track (47.5mm,13.7mm)(47.5mm,15.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C11-1(48.2mm,14.7mm) on Bottom Layer And Track (47.5mm,13.7mm)(51.9mm,13.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C11-1(48.2mm,14.7mm) on Bottom Layer And Track (47.5mm,15.7mm)(51.9mm,15.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C12-2(59.6mm,81.6mm) on Bottom Layer And Track (58.6mm,80.9mm)(58.6mm,85.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C12-2(59.6mm,81.6mm) on Bottom Layer And Track (58.6mm,80.9mm)(60.6mm,80.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C12-2(59.6mm,81.6mm) on Bottom Layer And Track (60.6mm,80.9mm)(60.6mm,85.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C13-1(10.4mm,3.4mm) on Top Layer And Track (11.4mm,2.7mm)(11.4mm,7.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C13-1(10.4mm,3.4mm) on Top Layer And Track (9.4mm,2.7mm)(11.4mm,2.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C13-1(10.4mm,3.4mm) on Top Layer And Track (9.4mm,2.7mm)(9.4mm,7.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C16-1(94.6mm,88.2mm) on Bottom Layer And Text "R13" (94.867mm,87.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C16-1(94.6mm,88.2mm) on Bottom Layer And Track (90.9mm,87.2mm)(95.3mm,87.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C16-1(94.6mm,88.2mm) on Bottom Layer And Track (90.9mm,89.2mm)(95.3mm,89.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C16-1(94.6mm,88.2mm) on Bottom Layer And Track (95.3mm,87.2mm)(95.3mm,89.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C16-2(91.6mm,88.2mm) on Bottom Layer And Text "R13" (94.867mm,87.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C16-2(91.6mm,88.2mm) on Bottom Layer And Track (90.9mm,87.2mm)(90.9mm,89.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C16-2(91.6mm,88.2mm) on Bottom Layer And Track (90.9mm,87.2mm)(95.3mm,87.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C16-2(91.6mm,88.2mm) on Bottom Layer And Track (90.9mm,89.2mm)(95.3mm,89.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C17-1(94.6mm,83.4mm) on Bottom Layer And Text "R14" (94.867mm,82.872mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C17-1(94.6mm,83.4mm) on Bottom Layer And Track (90.9mm,82.4mm)(95.3mm,82.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C17-1(94.6mm,83.4mm) on Bottom Layer And Track (90.9mm,84.4mm)(95.3mm,84.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C17-1(94.6mm,83.4mm) on Bottom Layer And Track (95.3mm,82.4mm)(95.3mm,84.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C18-1(94.6mm,93mm) on Bottom Layer And Text "R15" (94.867mm,92.473mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C18-1(94.6mm,93mm) on Bottom Layer And Track (90.9mm,92mm)(95.3mm,92mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C18-1(94.6mm,93mm) on Bottom Layer And Track (90.9mm,94mm)(95.3mm,94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C18-1(94.6mm,93mm) on Bottom Layer And Track (95.3mm,92mm)(95.3mm,94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C18-2(91.6mm,93mm) on Bottom Layer And Text "R15" (94.867mm,92.473mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C18-2(91.6mm,93mm) on Bottom Layer And Track (90.9mm,92mm)(90.9mm,94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C18-2(91.6mm,93mm) on Bottom Layer And Track (90.9mm,92mm)(95.3mm,92mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C18-2(91.6mm,93mm) on Bottom Layer And Track (90.9mm,94mm)(95.3mm,94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C19-1(78.9mm,24.4mm) on Bottom Layer And Track (77.9mm,20.7mm)(77.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C19-1(78.9mm,24.4mm) on Bottom Layer And Track (77.9mm,25.1mm)(79.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C19-1(78.9mm,24.4mm) on Bottom Layer And Track (79.9mm,20.7mm)(79.9mm,25.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C20-1(46.1mm,35.6mm) on Bottom Layer And Track (45.1mm,31.9mm)(45.1mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C20-1(46.1mm,35.6mm) on Bottom Layer And Track (45.1mm,36.3mm)(47.1mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C20-1(46.1mm,35.6mm) on Bottom Layer And Track (47.1mm,31.9mm)(47.1mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C20-2(46.1mm,32.6mm) on Bottom Layer And Track (45.1mm,31.9mm)(45.1mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C20-2(46.1mm,32.6mm) on Bottom Layer And Track (45.1mm,31.9mm)(47.1mm,31.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C20-2(46.1mm,32.6mm) on Bottom Layer And Track (47.1mm,31.9mm)(47.1mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-1(57.4mm,9.8mm) on Top Layer And Track (53.7mm,10.8mm)(58.1mm,10.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-1(57.4mm,9.8mm) on Top Layer And Track (53.7mm,8.8mm)(58.1mm,8.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-1(57.4mm,9.8mm) on Top Layer And Track (58.1mm,8.8mm)(58.1mm,10.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C21-1(56.9mm,32.6mm) on Top Layer And Track (55.9mm,31.9mm)(55.9mm,36.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C21-1(56.9mm,32.6mm) on Top Layer And Track (55.9mm,31.9mm)(57.9mm,31.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C21-1(56.9mm,32.6mm) on Top Layer And Track (57.9mm,31.9mm)(57.9mm,36.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-2(54.4mm,9.8mm) on Top Layer And Track (53.7mm,10.8mm)(58.1mm,10.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-2(54.4mm,9.8mm) on Top Layer And Track (53.7mm,8.8mm)(53.7mm,10.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C2-2(54.4mm,9.8mm) on Top Layer And Track (53.7mm,8.8mm)(58.1mm,8.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C22-1(46.1mm,26.3mm) on Bottom Layer And Track (45.1mm,22.6mm)(45.1mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C22-1(46.1mm,26.3mm) on Bottom Layer And Track (45.1mm,27mm)(47.1mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C22-1(46.1mm,26.3mm) on Bottom Layer And Track (47.1mm,22.6mm)(47.1mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C22-2(46.1mm,23.3mm) on Bottom Layer And Track (45.1mm,22.6mm)(45.1mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C22-2(46.1mm,23.3mm) on Bottom Layer And Track (45.1mm,22.6mm)(47.1mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C22-2(46.1mm,23.3mm) on Bottom Layer And Track (47.1mm,22.6mm)(47.1mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C23-1(48.2mm,35.4mm) on Bottom Layer And Text "C25" (51.739mm,34.657mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C23-1(48.2mm,35.4mm) on Bottom Layer And Track (47.5mm,34.4mm)(47.5mm,36.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C23-1(48.2mm,35.4mm) on Bottom Layer And Track (47.5mm,34.4mm)(51.9mm,34.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C23-1(48.2mm,35.4mm) on Bottom Layer And Track (47.5mm,36.4mm)(51.9mm,36.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C23-2(51.2mm,35.4mm) on Bottom Layer And Text "C25" (51.739mm,34.657mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C23-2(51.2mm,35.4mm) on Bottom Layer And Track (47.5mm,34.4mm)(51.9mm,34.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C23-2(51.2mm,35.4mm) on Bottom Layer And Track (47.5mm,36.4mm)(51.9mm,36.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C23-2(51.2mm,35.4mm) on Bottom Layer And Track (51.9mm,34.4mm)(51.9mm,36.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C25-2(48.2mm,32.8mm) on Bottom Layer And Track (47.5mm,31.8mm)(47.5mm,33.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C25-2(48.2mm,32.8mm) on Bottom Layer And Track (47.5mm,31.8mm)(51.9mm,31.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C25-2(48.2mm,32.8mm) on Bottom Layer And Track (47.5mm,33.8mm)(51.9mm,33.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C28-2(84.3mm,36.55mm) on Top Layer And Track (83.3mm,35.85mm)(83.3mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C28-2(84.3mm,36.55mm) on Top Layer And Track (83.3mm,35.85mm)(85.3mm,35.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C28-2(84.3mm,36.55mm) on Top Layer And Track (85.3mm,35.85mm)(85.3mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C29-1(77.4mm,39.55mm) on Top Layer And Track (76.4mm,35.85mm)(76.4mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C29-1(77.4mm,39.55mm) on Top Layer And Track (76.4mm,40.25mm)(78.4mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C29-1(77.4mm,39.55mm) on Top Layer And Track (78.4mm,35.85mm)(78.4mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C29-2(77.4mm,36.55mm) on Top Layer And Text "TP10" (72.145mm,36.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C29-2(77.4mm,36.55mm) on Top Layer And Track (76.4mm,35.85mm)(76.4mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C29-2(77.4mm,36.55mm) on Top Layer And Track (76.4mm,35.85mm)(78.4mm,35.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C29-2(77.4mm,36.55mm) on Top Layer And Track (78.4mm,35.85mm)(78.4mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C30-1(70.5mm,39.6mm) on Top Layer And Track (69.5mm,35.9mm)(69.5mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C30-1(70.5mm,39.6mm) on Top Layer And Track (69.5mm,40.3mm)(71.5mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C30-1(70.5mm,39.6mm) on Top Layer And Track (71.5mm,35.9mm)(71.5mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C30-2(70.5mm,36.6mm) on Top Layer And Text "TP11" (65.252mm,36.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C30-2(70.5mm,36.6mm) on Top Layer And Track (69.5mm,35.9mm)(69.5mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C30-2(70.5mm,36.6mm) on Top Layer And Track (69.5mm,35.9mm)(71.5mm,35.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C30-2(70.5mm,36.6mm) on Top Layer And Track (71.5mm,35.9mm)(71.5mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C31-1(48.1mm,56.6mm) on Top Layer And Text "TP12" (47.455mm,56.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C31-1(48.1mm,56.6mm) on Top Layer And Track (47.1mm,55.9mm)(47.1mm,60.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C31-1(48.1mm,56.6mm) on Top Layer And Track (47.1mm,55.9mm)(49.1mm,55.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C31-1(48.1mm,56.6mm) on Top Layer And Track (49.1mm,55.9mm)(49.1mm,60.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C31-2(48.1mm,59.6mm) on Top Layer And Track (47.1mm,55.9mm)(47.1mm,60.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C31-2(48.1mm,59.6mm) on Top Layer And Track (47.1mm,60.3mm)(49.1mm,60.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C31-2(48.1mm,59.6mm) on Top Layer And Track (49.1mm,55.9mm)(49.1mm,60.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C32-1(101.8mm,38.7mm) on Bottom Layer And Text "C33" (102.335mm,38.256mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C32-1(101.8mm,38.7mm) on Bottom Layer And Track (102.5mm,37.7mm)(102.5mm,39.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C32-1(101.8mm,38.7mm) on Bottom Layer And Track (98.1mm,37.7mm)(102.5mm,37.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C32-1(101.8mm,38.7mm) on Bottom Layer And Track (98.1mm,39.7mm)(102.5mm,39.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C32-2(98.8mm,38.7mm) on Bottom Layer And Text "C33" (102.335mm,38.256mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C32-2(98.8mm,38.7mm) on Bottom Layer And Track (98.1mm,37.7mm)(102.5mm,37.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C32-2(98.8mm,38.7mm) on Bottom Layer And Track (98.1mm,37.7mm)(98.1mm,39.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C32-2(98.8mm,38.7mm) on Bottom Layer And Track (98.1mm,39.7mm)(102.5mm,39.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C33-1(101.8mm,36.4mm) on Bottom Layer And Text "R63" (102.335mm,35.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C33-1(101.8mm,36.4mm) on Bottom Layer And Track (102.5mm,35.4mm)(102.5mm,37.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C33-1(101.8mm,36.4mm) on Bottom Layer And Track (98.1mm,35.4mm)(102.5mm,35.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C33-1(101.8mm,36.4mm) on Bottom Layer And Track (98.1mm,37.4mm)(102.5mm,37.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C33-2(98.8mm,36.4mm) on Bottom Layer And Text "R63" (102.335mm,35.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C33-2(98.8mm,36.4mm) on Bottom Layer And Track (98.1mm,35.4mm)(102.5mm,35.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C33-2(98.8mm,36.4mm) on Bottom Layer And Track (98.1mm,35.4mm)(98.1mm,37.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C33-2(98.8mm,36.4mm) on Bottom Layer And Track (98.1mm,37.4mm)(102.5mm,37.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C39-1(28.4mm,35.9mm) on Top Layer And Text "R31" (24.86mm,35.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C39-1(28.4mm,35.9mm) on Top Layer And Text "R60" (27.266mm,35.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C39-1(28.4mm,35.9mm) on Top Layer And Track (24.7mm,34.9mm)(29.1mm,34.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C39-1(28.4mm,35.9mm) on Top Layer And Track (24.7mm,36.9mm)(29.1mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C39-1(28.4mm,35.9mm) on Top Layer And Track (29.1mm,34.9mm)(29.1mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C39-2(25.4mm,35.9mm) on Top Layer And Text "R31" (24.86mm,35.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C39-2(25.4mm,35.9mm) on Top Layer And Text "R38" (22.458mm,35.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C39-2(25.4mm,35.9mm) on Top Layer And Track (24.7mm,34.9mm)(24.7mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C39-2(25.4mm,35.9mm) on Top Layer And Track (24.7mm,34.9mm)(29.1mm,34.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C39-2(25.4mm,35.9mm) on Top Layer And Track (24.7mm,36.9mm)(29.1mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C40-1(52.7mm,94.1mm) on Top Layer And Text "RC2" (53.166mm,93.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C40-1(52.7mm,94.1mm) on Top Layer And Track (49mm,93.1mm)(53.4mm,93.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C40-1(52.7mm,94.1mm) on Top Layer And Track (49mm,95.1mm)(53.4mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C40-1(52.7mm,94.1mm) on Top Layer And Track (53.4mm,93.1mm)(53.4mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C40-2(49.7mm,94.1mm) on Top Layer And Track (49mm,93.1mm)(49mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C40-2(49.7mm,94.1mm) on Top Layer And Track (49mm,93.1mm)(53.4mm,93.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C40-2(49.7mm,94.1mm) on Top Layer And Track (49mm,95.1mm)(53.4mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C4-1(15.3mm,84.17mm) on Bottom Layer And Track (14.3mm,80.47mm)(14.3mm,84.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C4-1(15.3mm,84.17mm) on Bottom Layer And Track (16.3mm,80.47mm)(16.3mm,84.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C41-1(44.9mm,94.1mm) on Top Layer And Track (44.2mm,93.1mm)(44.2mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C41-1(44.9mm,94.1mm) on Top Layer And Track (44.2mm,93.1mm)(48.6mm,93.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C41-1(44.9mm,94.1mm) on Top Layer And Track (44.2mm,95.1mm)(48.6mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C41-2(47.9mm,94.1mm) on Top Layer And Track (44.2mm,93.1mm)(48.6mm,93.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C41-2(47.9mm,94.1mm) on Top Layer And Track (44.2mm,95.1mm)(48.6mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C41-2(47.9mm,94.1mm) on Top Layer And Track (48.6mm,93.1mm)(48.6mm,95.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C4-2(15.3mm,81.17mm) on Bottom Layer And Track (14.3mm,80.47mm)(14.3mm,84.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C4-2(15.3mm,81.17mm) on Bottom Layer And Track (14.3mm,80.47mm)(16.3mm,80.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C4-2(15.3mm,81.17mm) on Bottom Layer And Track (16.3mm,80.47mm)(16.3mm,84.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C42-1(29.8mm,64.8mm) on Top Layer And Track (28.8mm,64.1mm)(28.8mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C42-1(29.8mm,64.8mm) on Top Layer And Track (28.8mm,64.1mm)(30.8mm,64.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C42-1(29.8mm,64.8mm) on Top Layer And Track (30.8mm,64.1mm)(30.8mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C42-2(29.8mm,67.8mm) on Top Layer And Track (28.8mm,64.1mm)(28.8mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C42-2(29.8mm,67.8mm) on Top Layer And Track (28.8mm,68.5mm)(30.8mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C42-2(29.8mm,67.8mm) on Top Layer And Track (30.8mm,64.1mm)(30.8mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C43-1(27.4mm,64.8mm) on Top Layer And Track (26.4mm,64.1mm)(26.4mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C43-1(27.4mm,64.8mm) on Top Layer And Track (26.4mm,64.1mm)(28.4mm,64.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C43-1(27.4mm,64.8mm) on Top Layer And Track (28.4mm,64.1mm)(28.4mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C43-2(27.4mm,67.8mm) on Top Layer And Track (26.4mm,64.1mm)(26.4mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C43-2(27.4mm,67.8mm) on Top Layer And Track (26.4mm,68.5mm)(28.4mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C43-2(27.4mm,67.8mm) on Top Layer And Track (28.4mm,64.1mm)(28.4mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C44-1(51mm,66.9mm) on Bottom Layer And Text "R35" (54.033mm,64.766mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C44-1(51mm,66.9mm) on Bottom Layer And Track (50mm,66.2mm)(50mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C44-1(51mm,66.9mm) on Bottom Layer And Track (50mm,66.2mm)(52mm,66.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C44-1(51mm,66.9mm) on Bottom Layer And Track (52mm,66.2mm)(52mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C45-2(48.6mm,69.9mm) on Bottom Layer And Track (47.6mm,66.2mm)(47.6mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C45-2(48.6mm,69.9mm) on Bottom Layer And Track (47.6mm,70.6mm)(49.6mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C45-2(48.6mm,69.9mm) on Bottom Layer And Track (49.6mm,66.2mm)(49.6mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C46-1(23.6mm,35.9mm) on Top Layer And Text "R38" (22.458mm,35.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C46-1(23.6mm,35.9mm) on Top Layer And Text "R51" (20.056mm,35.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C46-1(23.6mm,35.9mm) on Top Layer And Track (19.9mm,34.9mm)(24.3mm,34.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C46-1(23.6mm,35.9mm) on Top Layer And Track (19.9mm,36.9mm)(24.3mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C46-1(23.6mm,35.9mm) on Top Layer And Track (24.3mm,34.9mm)(24.3mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C46-2(20.6mm,35.9mm) on Top Layer And Text "R51" (20.056mm,35.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C46-2(20.6mm,35.9mm) on Top Layer And Track (19.9mm,34.9mm)(19.9mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C46-2(20.6mm,35.9mm) on Top Layer And Track (19.9mm,34.9mm)(24.3mm,34.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C46-2(20.6mm,35.9mm) on Top Layer And Track (19.9mm,36.9mm)(24.3mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C48-1(16.4mm,48.8mm) on Bottom Layer And Text "C49" (17.245mm,48.468mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C48-1(16.4mm,48.8mm) on Bottom Layer And Track (15.4mm,48.1mm)(15.4mm,52.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C48-1(16.4mm,48.8mm) on Bottom Layer And Track (15.4mm,48.1mm)(17.4mm,48.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C48-1(16.4mm,48.8mm) on Bottom Layer And Track (17.4mm,48.1mm)(17.4mm,52.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C48-2(16.4mm,51.8mm) on Bottom Layer And Track (15.4mm,48.1mm)(15.4mm,52.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C48-2(16.4mm,51.8mm) on Bottom Layer And Track (15.4mm,52.5mm)(17.4mm,52.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C48-2(16.4mm,51.8mm) on Bottom Layer And Track (17.4mm,48.1mm)(17.4mm,52.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C49-2(16.4mm,43.9mm) on Bottom Layer And Track (15.4mm,43.2mm)(15.4mm,47.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C49-2(16.4mm,43.9mm) on Bottom Layer And Track (15.4mm,43.2mm)(17.4mm,43.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C49-2(16.4mm,43.9mm) on Bottom Layer And Track (17.4mm,43.2mm)(17.4mm,47.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C5-1(55.7mm,14.5mm) on Bottom Layer And Track (54.7mm,13.8mm)(54.7mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C5-1(55.7mm,14.5mm) on Bottom Layer And Track (54.7mm,13.8mm)(56.7mm,13.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C5-1(55.7mm,14.5mm) on Bottom Layer And Track (56.7mm,13.8mm)(56.7mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C51-1(46.2mm,91.7mm) on Bottom Layer And Text "C53" (49.717mm,91.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C51-1(46.2mm,91.7mm) on Bottom Layer And Track (45.5mm,90.7mm)(45.5mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C51-1(46.2mm,91.7mm) on Bottom Layer And Track (45.5mm,90.7mm)(49.9mm,90.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C51-1(46.2mm,91.7mm) on Bottom Layer And Track (45.5mm,92.7mm)(49.9mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C51-2(49.2mm,91.7mm) on Bottom Layer And Text "C53" (49.717mm,91.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C51-2(49.2mm,91.7mm) on Bottom Layer And Track (45.5mm,90.7mm)(49.9mm,90.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C51-2(49.2mm,91.7mm) on Bottom Layer And Track (45.5mm,92.7mm)(49.9mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C51-2(49.2mm,91.7mm) on Bottom Layer And Track (49.9mm,90.7mm)(49.9mm,92.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C53-1(46.2mm,89.3mm) on Bottom Layer And Text "C52" (49.717mm,88.765mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C53-1(46.2mm,89.3mm) on Bottom Layer And Track (45.5mm,88.3mm)(45.5mm,90.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C53-1(46.2mm,89.3mm) on Bottom Layer And Track (45.5mm,88.3mm)(49.9mm,88.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C53-1(46.2mm,89.3mm) on Bottom Layer And Track (45.5mm,90.3mm)(49.9mm,90.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C6-1(48.2mm,17.2mm) on Bottom Layer And Text "C11" (50.962mm,16.566mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-1(48.2mm,17.2mm) on Bottom Layer And Track (47.5mm,16.2mm)(47.5mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-1(48.2mm,17.2mm) on Bottom Layer And Track (47.5mm,16.2mm)(51.9mm,16.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-1(48.2mm,17.2mm) on Bottom Layer And Track (47.5mm,18.2mm)(51.9mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C6-2(51.2mm,17.2mm) on Bottom Layer And Text "C11" (50.962mm,16.566mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-2(51.2mm,17.2mm) on Bottom Layer And Track (47.5mm,16.2mm)(51.9mm,16.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-2(51.2mm,17.2mm) on Bottom Layer And Track (47.5mm,18.2mm)(51.9mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad C6-2(51.2mm,17.2mm) on Bottom Layer And Track (51.9mm,16.2mm)(51.9mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D11-1(37.9mm,32.15mm) on Top Layer And Text "D12" (34.976mm,31.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.15mm) Between Pad D11-2(37.9mm,34.05mm) on Top Layer And Text "D12" (34.976mm,31.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D11-3(35.5mm,33.1mm) on Top Layer And Text "D12" (34.976mm,31.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D11-3(35.5mm,33.1mm) on Top Layer And Text "D24" (31.707mm,32.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D12-1(37.9mm,28.45mm) on Top Layer And Text "D13" (34.976mm,28.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.15mm) Between Pad D12-2(37.9mm,30.35mm) on Top Layer And Text "D13" (34.976mm,28.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D12-3(35.5mm,29.4mm) on Top Layer And Text "D13" (34.976mm,28.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D21-1(101.2mm,42.9mm) on Top Layer And Text "U2" (97.61mm,41.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad D22-6(27.9mm,39.05mm) on Top Layer And Text "C39" (24.852mm,37.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad ICSP-1(22.54mm,93mm) on Multi-Layer And Text "D14" (26.06mm,91.741mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad ICSP-1(22.54mm,93mm) on Multi-Layer And Text "R65" (21.742mm,91.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad ICSP-2(25.08mm,93mm) on Multi-Layer And Text "C55" (24.257mm,91.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad ICSP-2(25.08mm,93mm) on Multi-Layer And Text "D14" (26.06mm,91.741mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad ICSP-2(25.08mm,93mm) on Multi-Layer And Text "R65" (21.742mm,91.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad ICSP-3(27.62mm,93mm) on Multi-Layer And Text "C55" (24.257mm,91.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED3-2(6.8mm,78.03mm) on Multi-Layer And Text "LED4" (4.008mm,76.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad LED4-2(6.8mm,71.73mm) on Multi-Layer And Text "LED5" (4.008mm,70.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-3(79.4mm,41.2mm) on Top Layer And Text "C29" (76.547mm,41.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-3(79.4mm,41.2mm) on Top Layer And Text "R25" (78.863mm,41.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-4(82mm,41.2mm) on Top Layer And Text "R22" (81.149mm,41.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-4(82mm,41.2mm) on Top Layer And Text "R25" (78.863mm,41.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-5(82mm,42.15mm) on Top Layer And Text "R22" (81.149mm,41.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q1-5(82mm,42.15mm) on Top Layer And Text "R25" (78.863mm,41.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.15mm) Between Pad Q1-6(82mm,43.1mm) on Top Layer And Text "R22" (81.149mm,41.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.15mm) Between Pad Q1-6(82mm,43.1mm) on Top Layer And Text "R25" (78.863mm,41.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.15mm) Between Pad Q3-1(65.6mm,43.15mm) on Top Layer And Text "R27" (65.057mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q3-2(65.6mm,42.2mm) on Top Layer And Text "R27" (65.057mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q3-3(65.6mm,41.25mm) on Top Layer And Text "R27" (65.057mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q3-4(68.2mm,41.25mm) on Top Layer And Text "R24" (67.343mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Q3-4(68.2mm,41.25mm) on Top Layer And Text "R27" (65.057mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.15mm) Between Pad Q3-6(68.2mm,43.15mm) on Top Layer And Text "R24" (67.343mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.15mm) Between Pad Q3-6(68.2mm,43.15mm) on Top Layer And Text "R27" (65.057mm,41.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R10-1(54.4mm,14.8mm) on Top Layer And Text "R3" (53.858mm,14.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R10-1(54.4mm,14.8mm) on Top Layer And Track (53.7mm,13.8mm)(53.7mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R10-1(54.4mm,14.8mm) on Top Layer And Track (53.7mm,13.8mm)(58.1mm,13.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R10-1(54.4mm,14.8mm) on Top Layer And Track (53.7mm,15.8mm)(58.1mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R10-2(57.4mm,14.8mm) on Top Layer And Track (53.7mm,13.8mm)(58.1mm,13.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R10-2(57.4mm,14.8mm) on Top Layer And Track (53.7mm,15.8mm)(58.1mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R10-2(57.4mm,14.8mm) on Top Layer And Track (58.1mm,13.8mm)(58.1mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R1-1(48.2mm,12.2mm) on Top Layer And Text "C1" (47.66mm,11.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R1-1(48.2mm,12.2mm) on Top Layer And Track (47.5mm,11.2mm)(47.5mm,13.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R1-1(48.2mm,12.2mm) on Top Layer And Track (47.5mm,11.2mm)(51.9mm,11.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R1-1(48.2mm,12.2mm) on Top Layer And Track (47.5mm,13.2mm)(51.9mm,13.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R11-1(68.5mm,2.7mm) on Top Layer And Track (64.8mm,1.7mm)(69.2mm,1.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R11-1(68.5mm,2.7mm) on Top Layer And Track (64.8mm,3.7mm)(69.2mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R11-1(68.5mm,2.7mm) on Top Layer And Track (69.2mm,1.7mm)(69.2mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R11-2(65.5mm,2.7mm) on Top Layer And Track (64.8mm,1.7mm)(64.8mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R11-2(65.5mm,2.7mm) on Top Layer And Track (64.8mm,1.7mm)(69.2mm,1.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R11-2(65.5mm,2.7mm) on Top Layer And Track (64.8mm,3.7mm)(69.2mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R1-2(51.2mm,12.2mm) on Top Layer And Track (47.5mm,11.2mm)(51.9mm,11.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R1-2(51.2mm,12.2mm) on Top Layer And Track (47.5mm,13.2mm)(51.9mm,13.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R1-2(51.2mm,12.2mm) on Top Layer And Track (51.9mm,11.2mm)(51.9mm,13.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R12-2(65.5mm,5.1mm) on Top Layer And Text "R11" (64.956mm,4.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R12-2(65.5mm,5.1mm) on Top Layer And Track (64.8mm,4.1mm)(64.8mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R12-2(65.5mm,5.1mm) on Top Layer And Track (64.8mm,4.1mm)(69.2mm,4.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R12-2(65.5mm,5.1mm) on Top Layer And Track (64.8mm,6.1mm)(69.2mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R13-1(91.6mm,85.8mm) on Bottom Layer And Text "C17" (94.867mm,85.259mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R13-1(91.6mm,85.8mm) on Bottom Layer And Track (90.9mm,84.8mm)(90.9mm,86.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R13-1(91.6mm,85.8mm) on Bottom Layer And Track (90.9mm,84.8mm)(95.3mm,84.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R13-1(91.6mm,85.8mm) on Bottom Layer And Track (90.9mm,86.8mm)(95.3mm,86.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R13-2(94.6mm,85.8mm) on Bottom Layer And Text "C17" (94.867mm,85.259mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R13-2(94.6mm,85.8mm) on Bottom Layer And Track (90.9mm,84.8mm)(95.3mm,84.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R13-2(94.6mm,85.8mm) on Bottom Layer And Track (90.9mm,86.8mm)(95.3mm,86.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R13-2(94.6mm,85.8mm) on Bottom Layer And Track (95.3mm,84.8mm)(95.3mm,86.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R14-1(91.6mm,81mm) on Bottom Layer And Track (90.9mm,80mm)(90.9mm,82mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R14-1(91.6mm,81mm) on Bottom Layer And Track (90.9mm,80mm)(95.3mm,80mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R14-1(91.6mm,81mm) on Bottom Layer And Track (90.9mm,82mm)(95.3mm,82mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R14-2(94.6mm,81mm) on Bottom Layer And Track (90.9mm,80mm)(95.3mm,80mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R14-2(94.6mm,81mm) on Bottom Layer And Track (90.9mm,82mm)(95.3mm,82mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R14-2(94.6mm,81mm) on Bottom Layer And Track (95.3mm,80mm)(95.3mm,82mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R15-1(91.6mm,90.6mm) on Bottom Layer And Text "C16" (94.867mm,90.06mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R15-1(91.6mm,90.6mm) on Bottom Layer And Track (90.9mm,89.6mm)(90.9mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R15-1(91.6mm,90.6mm) on Bottom Layer And Track (90.9mm,89.6mm)(95.3mm,89.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R15-1(91.6mm,90.6mm) on Bottom Layer And Track (90.9mm,91.6mm)(95.3mm,91.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R16-1(43.7mm,35.6mm) on Bottom Layer And Track (42.7mm,31.9mm)(42.7mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R16-1(43.7mm,35.6mm) on Bottom Layer And Track (42.7mm,36.3mm)(44.7mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R16-1(43.7mm,35.6mm) on Bottom Layer And Track (44.7mm,31.9mm)(44.7mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R16-2(43.7mm,32.6mm) on Bottom Layer And Track (42.7mm,31.9mm)(42.7mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R16-2(43.7mm,32.6mm) on Bottom Layer And Track (42.7mm,31.9mm)(44.7mm,31.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R16-2(43.7mm,32.6mm) on Bottom Layer And Track (44.7mm,31.9mm)(44.7mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R18-1(43.7mm,26.3mm) on Bottom Layer And Track (42.7mm,22.6mm)(42.7mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R18-1(43.7mm,26.3mm) on Bottom Layer And Track (42.7mm,27mm)(44.7mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R18-1(43.7mm,26.3mm) on Bottom Layer And Track (44.7mm,22.6mm)(44.7mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R18-2(43.7mm,23.3mm) on Bottom Layer And Track (42.7mm,22.6mm)(42.7mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R18-2(43.7mm,23.3mm) on Bottom Layer And Track (42.7mm,22.6mm)(44.7mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R18-2(43.7mm,23.3mm) on Bottom Layer And Track (44.7mm,22.6mm)(44.7mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R20-1(55.7mm,26.3mm) on Top Layer And Track (54.7mm,22.6mm)(54.7mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R20-1(55.7mm,26.3mm) on Top Layer And Track (54.7mm,27mm)(56.7mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R20-1(55.7mm,26.3mm) on Top Layer And Track (56.7mm,22.6mm)(56.7mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R20-2(55.7mm,23.3mm) on Top Layer And Text "TP7" (52.844mm,22.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R20-2(55.7mm,23.3mm) on Top Layer And Track (54.7mm,22.6mm)(54.7mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R20-2(55.7mm,23.3mm) on Top Layer And Track (54.7mm,22.6mm)(56.7mm,22.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R20-2(55.7mm,23.3mm) on Top Layer And Track (56.7mm,22.6mm)(56.7mm,27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R2-1(46.1mm,14.5mm) on Bottom Layer And Track (45.1mm,13.8mm)(45.1mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R2-1(46.1mm,14.5mm) on Bottom Layer And Track (45.1mm,13.8mm)(47.1mm,13.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R2-1(46.1mm,14.5mm) on Bottom Layer And Track (47.1mm,13.8mm)(47.1mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R2-2(46.1mm,17.5mm) on Bottom Layer And Track (45.1mm,13.8mm)(45.1mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R2-2(46.1mm,17.5mm) on Bottom Layer And Track (45.1mm,18.2mm)(47.1mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R2-2(46.1mm,17.5mm) on Bottom Layer And Track (47.1mm,13.8mm)(47.1mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R22-1(82mm,39.55mm) on Top Layer And Track (81mm,35.85mm)(81mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R22-1(82mm,39.55mm) on Top Layer And Track (81mm,40.25mm)(83mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R22-1(82mm,39.55mm) on Top Layer And Track (83mm,35.85mm)(83mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R23-1(75.1mm,39.55mm) on Top Layer And Track (74.1mm,35.85mm)(74.1mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R23-1(75.1mm,39.55mm) on Top Layer And Track (74.1mm,40.25mm)(76.1mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R23-1(75.1mm,39.55mm) on Top Layer And Track (76.1mm,35.85mm)(76.1mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R23-2(75.1mm,36.55mm) on Top Layer And Text "TP10" (72.145mm,36.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R23-2(75.1mm,36.55mm) on Top Layer And Track (74.1mm,35.85mm)(74.1mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R23-2(75.1mm,36.55mm) on Top Layer And Track (74.1mm,35.85mm)(76.1mm,35.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R23-2(75.1mm,36.55mm) on Top Layer And Track (76.1mm,35.85mm)(76.1mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R24-1(68.2mm,39.6mm) on Top Layer And Track (67.2mm,35.9mm)(67.2mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R24-1(68.2mm,39.6mm) on Top Layer And Track (67.2mm,40.3mm)(69.2mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R24-1(68.2mm,39.6mm) on Top Layer And Track (69.2mm,35.9mm)(69.2mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R25-2(79.7mm,39.55mm) on Top Layer And Track (78.7mm,35.85mm)(78.7mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R25-2(79.7mm,39.55mm) on Top Layer And Track (78.7mm,40.25mm)(80.7mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R25-2(79.7mm,39.55mm) on Top Layer And Track (80.7mm,35.85mm)(80.7mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R26-1(72.8mm,36.55mm) on Top Layer And Text "TP10" (72.145mm,36.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R26-1(72.8mm,36.55mm) on Top Layer And Track (71.8mm,35.85mm)(71.8mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R26-1(72.8mm,36.55mm) on Top Layer And Track (71.8mm,35.85mm)(73.8mm,35.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R26-1(72.8mm,36.55mm) on Top Layer And Track (73.8mm,35.85mm)(73.8mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R26-2(72.8mm,39.55mm) on Top Layer And Track (71.8mm,35.85mm)(71.8mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R26-2(72.8mm,39.55mm) on Top Layer And Track (71.8mm,40.25mm)(73.8mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R26-2(72.8mm,39.55mm) on Top Layer And Track (73.8mm,35.85mm)(73.8mm,40.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R27-1(65.9mm,36.6mm) on Top Layer And Text "TP11" (65.252mm,36.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R27-1(65.9mm,36.6mm) on Top Layer And Track (64.9mm,35.9mm)(64.9mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R27-1(65.9mm,36.6mm) on Top Layer And Track (64.9mm,35.9mm)(66.9mm,35.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R27-1(65.9mm,36.6mm) on Top Layer And Track (66.9mm,35.9mm)(66.9mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R27-2(65.9mm,39.6mm) on Top Layer And Track (64.9mm,35.9mm)(64.9mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R27-2(65.9mm,39.6mm) on Top Layer And Track (64.9mm,40.3mm)(66.9mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R27-2(65.9mm,39.6mm) on Top Layer And Track (66.9mm,35.9mm)(66.9mm,40.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R31-2(25.7mm,33.8mm) on Top Layer And Track (24.7mm,30.1mm)(24.7mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R31-2(25.7mm,33.8mm) on Top Layer And Track (24.7mm,34.5mm)(26.7mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R31-2(25.7mm,33.8mm) on Top Layer And Track (26.7mm,30.1mm)(26.7mm,34.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R33-1(50.5mm,54.9mm) on Bottom Layer And Track (49.8mm,53.9mm)(49.8mm,55.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R33-1(50.5mm,54.9mm) on Bottom Layer And Track (49.8mm,53.9mm)(54.2mm,53.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R33-1(50.5mm,54.9mm) on Bottom Layer And Track (49.8mm,55.9mm)(54.2mm,55.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R34-1(50.5mm,57.2mm) on Bottom Layer And Text "R33" (54.033mm,56.765mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R34-1(50.5mm,57.2mm) on Bottom Layer And Track (49.8mm,56.2mm)(49.8mm,58.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R34-1(50.5mm,57.2mm) on Bottom Layer And Track (49.8mm,56.2mm)(54.2mm,56.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R34-1(50.5mm,57.2mm) on Bottom Layer And Track (49.8mm,58.2mm)(54.2mm,58.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R35-1(50.5mm,62.9mm) on Bottom Layer And Track (49.8mm,61.9mm)(49.8mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R35-1(50.5mm,62.9mm) on Bottom Layer And Track (49.8mm,61.9mm)(54.2mm,61.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R35-1(50.5mm,62.9mm) on Bottom Layer And Track (49.8mm,63.9mm)(54.2mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R35-2(53.5mm,62.9mm) on Bottom Layer And Track (49.8mm,61.9mm)(54.2mm,61.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R35-2(53.5mm,62.9mm) on Bottom Layer And Track (49.8mm,63.9mm)(54.2mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R35-2(53.5mm,62.9mm) on Bottom Layer And Track (54.2mm,61.9mm)(54.2mm,63.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R40-1(77.4mm,80.4mm) on Bottom Layer And Text "TP20" (82.35mm,80.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R40-1(77.4mm,80.4mm) on Bottom Layer And Track (76.4mm,79.7mm)(76.4mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R40-1(77.4mm,80.4mm) on Bottom Layer And Track (76.4mm,79.7mm)(78.4mm,79.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R40-1(77.4mm,80.4mm) on Bottom Layer And Track (78.4mm,79.7mm)(78.4mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R40-2(77.4mm,83.4mm) on Bottom Layer And Track (76.4mm,79.7mm)(76.4mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R40-2(77.4mm,83.4mm) on Bottom Layer And Track (76.4mm,84.1mm)(78.4mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R40-2(77.4mm,83.4mm) on Bottom Layer And Track (78.4mm,79.7mm)(78.4mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R41-1(79.8mm,80.4mm) on Bottom Layer And Text "TP20" (82.35mm,80.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R41-1(79.8mm,80.4mm) on Bottom Layer And Text "TP21" (84.226mm,80.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R41-1(79.8mm,80.4mm) on Bottom Layer And Track (78.8mm,79.7mm)(78.8mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R41-1(79.8mm,80.4mm) on Bottom Layer And Track (78.8mm,79.7mm)(80.8mm,79.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R41-1(79.8mm,80.4mm) on Bottom Layer And Track (80.8mm,79.7mm)(80.8mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R41-2(79.8mm,83.4mm) on Bottom Layer And Track (78.8mm,79.7mm)(78.8mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R41-2(79.8mm,83.4mm) on Bottom Layer And Track (78.8mm,84.1mm)(80.8mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R41-2(79.8mm,83.4mm) on Bottom Layer And Track (80.8mm,79.7mm)(80.8mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R42-2(82.2mm,83.4mm) on Bottom Layer And Track (81.2mm,79.7mm)(81.2mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R42-2(82.2mm,83.4mm) on Bottom Layer And Track (81.2mm,84.1mm)(83.2mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R42-2(82.2mm,83.4mm) on Bottom Layer And Track (83.2mm,79.7mm)(83.2mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R43-2(84.6mm,83.4mm) on Bottom Layer And Track (83.6mm,79.7mm)(83.6mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R43-2(84.6mm,83.4mm) on Bottom Layer And Track (83.6mm,84.1mm)(85.6mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R43-2(84.6mm,83.4mm) on Bottom Layer And Track (85.6mm,79.7mm)(85.6mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R47-1(75mm,83.4mm) on Bottom Layer And Track (74mm,79.7mm)(74mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R47-1(75mm,83.4mm) on Bottom Layer And Track (74mm,84.1mm)(76mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R47-1(75mm,83.4mm) on Bottom Layer And Track (76mm,79.7mm)(76mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R47-2(75mm,80.4mm) on Bottom Layer And Track (74mm,79.7mm)(74mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R47-2(75mm,80.4mm) on Bottom Layer And Track (74mm,79.7mm)(76mm,79.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R47-2(75mm,80.4mm) on Bottom Layer And Track (76mm,79.7mm)(76mm,84.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R49-2(22.6mm,67.8mm) on Top Layer And Track (21.6mm,64.1mm)(21.6mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R49-2(22.6mm,67.8mm) on Top Layer And Track (21.6mm,68.5mm)(23.6mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R49-2(22.6mm,67.8mm) on Top Layer And Track (23.6mm,64.1mm)(23.6mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R50-1(25mm,67.8mm) on Top Layer And Track (24mm,64.1mm)(24mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R50-1(25mm,67.8mm) on Top Layer And Track (24mm,68.5mm)(26mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R50-1(25mm,67.8mm) on Top Layer And Track (26mm,64.1mm)(26mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R50-2(25mm,64.8mm) on Top Layer And Track (24mm,64.1mm)(24mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R50-2(25mm,64.8mm) on Top Layer And Track (24mm,64.1mm)(26mm,64.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R50-2(25mm,64.8mm) on Top Layer And Track (26mm,64.1mm)(26mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R54-1(53.4mm,66.9mm) on Top Layer And Text "TP16" (47.455mm,65.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R54-1(53.4mm,66.9mm) on Top Layer And Track (52.4mm,66.2mm)(52.4mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R54-1(53.4mm,66.9mm) on Top Layer And Track (52.4mm,66.2mm)(54.4mm,66.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R54-1(53.4mm,66.9mm) on Top Layer And Track (54.4mm,66.2mm)(54.4mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R55-1(48.6mm,66.9mm) on Top Layer And Text "TP16" (47.455mm,65.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R55-1(48.6mm,66.9mm) on Top Layer And Track (47.6mm,66.2mm)(47.6mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R55-1(48.6mm,66.9mm) on Top Layer And Track (47.6mm,66.2mm)(49.6mm,66.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R55-1(48.6mm,66.9mm) on Top Layer And Track (49.6mm,66.2mm)(49.6mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R55-2(48.6mm,69.9mm) on Top Layer And Track (47.6mm,66.2mm)(47.6mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R55-2(48.6mm,69.9mm) on Top Layer And Track (47.6mm,70.6mm)(49.6mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R55-2(48.6mm,69.9mm) on Top Layer And Track (49.6mm,66.2mm)(49.6mm,70.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R57-1(54.7mm,45.8mm) on Top Layer And Track (51mm,44.8mm)(55.4mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R57-1(54.7mm,45.8mm) on Top Layer And Track (51mm,46.8mm)(55.4mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R57-1(54.7mm,45.8mm) on Top Layer And Track (55.4mm,44.8mm)(55.4mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R57-2(51.7mm,45.8mm) on Top Layer And Track (51mm,44.8mm)(51mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R57-2(51.7mm,45.8mm) on Top Layer And Track (51mm,44.8mm)(55.4mm,44.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R57-2(51.7mm,45.8mm) on Top Layer And Track (51mm,46.8mm)(55.4mm,46.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R58-2(53.3mm,35.6mm) on Bottom Layer And Track (52.3mm,31.9mm)(52.3mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R58-2(53.3mm,35.6mm) on Bottom Layer And Track (52.3mm,36.3mm)(54.3mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R58-2(53.3mm,35.6mm) on Bottom Layer And Track (54.3mm,31.9mm)(54.3mm,36.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R6-1(43.7mm,17.5mm) on Bottom Layer And Track (42.7mm,13.8mm)(42.7mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R6-1(43.7mm,17.5mm) on Bottom Layer And Track (42.7mm,18.2mm)(44.7mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R6-1(43.7mm,17.5mm) on Bottom Layer And Track (44.7mm,13.8mm)(44.7mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R6-2(43.7mm,14.5mm) on Bottom Layer And Track (42.7mm,13.8mm)(42.7mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R6-2(43.7mm,14.5mm) on Bottom Layer And Track (42.7mm,13.8mm)(44.7mm,13.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R6-2(43.7mm,14.5mm) on Bottom Layer And Track (44.7mm,13.8mm)(44.7mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R62-1(101.8mm,31.8mm) on Bottom Layer And Text "C36" (102.309mm,31.373mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R62-1(101.8mm,31.8mm) on Bottom Layer And Track (102.5mm,30.8mm)(102.5mm,32.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R62-1(101.8mm,31.8mm) on Bottom Layer And Track (98.1mm,30.8mm)(102.5mm,30.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R62-1(101.8mm,31.8mm) on Bottom Layer And Track (98.1mm,32.8mm)(102.5mm,32.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R63-1(98.8mm,34.1mm) on Bottom Layer And Text "R62" (102.335mm,33.659mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R63-1(98.8mm,34.1mm) on Bottom Layer And Track (98.1mm,33.1mm)(102.5mm,33.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R63-1(98.8mm,34.1mm) on Bottom Layer And Track (98.1mm,33.1mm)(98.1mm,35.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R63-1(98.8mm,34.1mm) on Bottom Layer And Track (98.1mm,35.1mm)(102.5mm,35.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R63-2(101.8mm,34.1mm) on Bottom Layer And Text "R62" (102.335mm,33.659mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R63-2(101.8mm,34.1mm) on Bottom Layer And Track (102.5mm,33.1mm)(102.5mm,35.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R63-2(101.8mm,34.1mm) on Bottom Layer And Track (98.1mm,33.1mm)(102.5mm,33.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R63-2(101.8mm,34.1mm) on Bottom Layer And Track (98.1mm,35.1mm)(102.5mm,35.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R7-1(48.2mm,12.2mm) on Bottom Layer And Track (47.5mm,11.2mm)(47.5mm,13.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R7-1(48.2mm,12.2mm) on Bottom Layer And Track (47.5mm,11.2mm)(51.9mm,11.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R7-1(48.2mm,12.2mm) on Bottom Layer And Track (47.5mm,13.2mm)(51.9mm,13.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R8-1(54.4mm,17.2mm) on Top Layer And Text "R10" (53.858mm,16.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R8-1(54.4mm,17.2mm) on Top Layer And Track (53.7mm,16.2mm)(53.7mm,18.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R8-1(54.4mm,17.2mm) on Top Layer And Track (53.7mm,16.2mm)(58.1mm,16.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R8-1(54.4mm,17.2mm) on Top Layer And Track (53.7mm,18.2mm)(58.1mm,18.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R8-2(57.4mm,17.2mm) on Top Layer And Text "R10" (53.858mm,16.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R8-2(57.4mm,17.2mm) on Top Layer And Track (53.7mm,16.2mm)(58.1mm,16.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R8-2(57.4mm,17.2mm) on Top Layer And Track (53.7mm,18.2mm)(58.1mm,18.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R8-2(57.4mm,17.2mm) on Top Layer And Track (58.1mm,16.2mm)(58.1mm,18.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R9-1(53.3mm,17.5mm) on Bottom Layer And Track (52.3mm,13.8mm)(52.3mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R9-1(53.3mm,17.5mm) on Bottom Layer And Track (52.3mm,18.2mm)(54.3mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R9-1(53.3mm,17.5mm) on Bottom Layer And Track (54.3mm,13.8mm)(54.3mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R9-2(53.3mm,14.5mm) on Bottom Layer And Track (52.3mm,13.8mm)(52.3mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R9-2(53.3mm,14.5mm) on Bottom Layer And Track (52.3mm,13.8mm)(54.3mm,13.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.15mm) Between Pad R9-2(53.3mm,14.5mm) on Bottom Layer And Track (54.3mm,13.8mm)(54.3mm,18.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SW1-1(23.35mm,73.1mm) on Top Layer And Text "TP26" (22.26mm,71.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SW1-1(23.35mm,73.1mm) on Top Layer And Text "U6" (24.779mm,72.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SW1-1(23.35mm,73.1mm) on Top Layer And Text "ZTP1" (20.16mm,71.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad SW1-2(29.05mm,73.1mm) on Top Layer And Text "TP26" (22.26mm,71.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.15mm) Between Pad SW1-2(29.05mm,73.1mm) on Top Layer And Text "U6" (24.779mm,72.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TCR1-2(41.3mm,11.1mm) on Multi-Layer And Text "D1" (39.761mm,9.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.15mm) Between Pad TP1-1(44.9mm,35.2mm) on Top Layer And Text "TP2" (44.246mm,34.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.15mm) Between Pad TP12-1(48.1mm,54.7mm) on Top Layer And Text "TP13" (47.455mm,54.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP14-1(48.1mm,61.4mm) on Top Layer And Text "C31" (47.252mm,61.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP15-1(51.7mm,50.2mm) on Top Layer And Text "C47" (51.163mm,49.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad TP15-1(51.7mm,50.2mm) on Top Layer And Text "R57" (51.163mm,47.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.15mm) Between Pad TP16-1(48.1mm,63.5mm) on Top Layer And Text "C31" (47.252mm,61.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.15mm) Between Pad TP16-1(48.1mm,63.5mm) on Top Layer And Text "TP14" (47.455mm,63.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.15mm) Between Pad TP16-1(48.1mm,63.5mm) on Top Layer And Text "U7" (48.979mm,63.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP22-1(27.6mm,57.5mm) on Top Layer And Text "U3" (25.044mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TP5-1(44.5mm,26mm) on Top Layer And Text "TP6" (43.855mm,25.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U1-4(47mm,14.095mm) on Top Layer And Text "R1" (47.66mm,14.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-35(28.4mm,43.85mm) on Top Layer And Text "D22" (27.401mm,42.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-36(29.2mm,43.85mm) on Top Layer And Text "D22" (27.401mm,42.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-37(30mm,43.85mm) on Top Layer And Text "D22" (27.401mm,42.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-38(30.8mm,43.85mm) on Top Layer And Text "D22" (27.401mm,42.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U3-39(31.6mm,43.85mm) on Top Layer And Text "D22" (27.401mm,42.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.15mm) Between Pad U3-39(31.6mm,43.85mm) on Top Layer And Text "TP27" (31.759mm,42.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-1(47mm,26.705mm) on Top Layer And Text "TP6" (43.855mm,25.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-2(47mm,25.435mm) on Top Layer And Text "TP6" (43.855mm,25.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-1(24.975mm,70.75mm) on Top Layer And Text "R49" (21.757mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-1(24.975mm,70.75mm) on Top Layer And Text "R50" (24.144mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-4(27.025mm,69.45mm) on Top Layer And Text "C43" (26.557mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-4(27.025mm,69.45mm) on Top Layer And Text "R50" (24.144mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-5(27.025mm,70.75mm) on Top Layer And Text "C43" (26.557mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-5(27.025mm,70.75mm) on Top Layer And Text "R50" (24.144mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.15mm) Between Pad U7-12(52.325mm,62.35mm) on Top Layer And Text "TP14" (47.455mm,63.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.15mm) Between Pad U7-14(51.025mm,62.35mm) on Top Layer And Text "C31" (47.252mm,61.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad U7-14(51.025mm,62.35mm) on Top Layer And Text "TP14" (47.455mm,63.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-15(50.375mm,62.35mm) on Top Layer And Text "C31" (47.252mm,61.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.15mm) Between Pad U7-15(50.375mm,62.35mm) on Top Layer And Text "TP14" (47.455mm,63.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-16(49.725mm,62.35mm) on Top Layer And Text "C31" (47.252mm,61.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.15mm) Between Pad U7-17(52mm,59.5mm) on Top Layer And Text "C31" (47.252mm,61.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-17(52mm,59.5mm) on Top Layer And Text "TP12" (47.455mm,56.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad ZTP1-1(20.8mm,70mm) on Top Layer And Text "R49" (21.757mm,69.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
Rule Violations :471

Processing Rule : Silk to Silk (Clearance=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Pad C41-1(44.9mm,94.1mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Pad C41-2(47.9mm,94.1mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "C18" (94.867mm,94.861mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "C40" (49.152mm,95.964mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "C41" (44.348mm,95.961mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "C51" (49.209mm,93.566mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "C54" (42.682mm,94.252mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "ICSP" (21.423mm,95.12mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "RC1" (0.152mm,33.02mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "TP17" (103.351mm,41.863mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Text "U8" (38.364mm,93.693mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.4mm) Between Board Edge And Track (44.2mm,93.1mm)(44.2mm,95.1mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.4mm) Between Board Edge And Track (44.2mm,95.1mm)(48.6mm,95.1mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.4mm) Between Board Edge And Track (48.6mm,93.1mm)(48.6mm,95.1mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.4mm) Between Board Edge And Track (49mm,93.1mm)(49mm,95.1mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.4mm) Between Board Edge And Track (49mm,95.1mm)(53.4mm,95.1mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.4mm) Between Board Edge And Track (53.4mm,93.1mm)(53.4mm,95.1mm) on Top Overlay 
Rule Violations :17

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:06