// Seed: 1417819702
module module_0 (
    input id_0
    , id_6, id_7,
    output wire id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  assign id_1[1 : 1] = 1;
endmodule
