$date
	Sun Oct 23 03:05:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#801699
b11000 !
1"
#801702
b11000 &
b11000 %
1$
#801703
0"
#801706
b1100 &
b1100 %
#801710
b110 &
b110 %
#801714
b11 &
b11 %
#801718
b1010 &
b1010 %
#801722
b101 &
b101 %
#801726
b10000 &
b10000 %
#801730
b1000 &
b1000 %
#801734
b100 &
b100 %
#801738
b10 &
b10 %
#801742
b1 &
1#
b1 %
#801746
b0 &
b0 %
0#
0$
#1838551
b1000 !
1"
#1838554
b1000 &
b1000 %
1$
#1838555
0"
#1838558
b100 &
b100 %
#1838562
b10 &
b10 %
#1838566
b1 &
1#
b1 %
#1838570
b0 &
b0 %
0#
0$
#2817069
b1001 !
1"
#2817070
b1001 &
b1001 %
1$
#2817071
0"
#2817074
b11100 &
b11100 %
#2817078
b1110 &
b1110 %
#2817082
b111 &
b111 %
#2817086
b10110 &
b10110 %
#2817090
b1011 &
b1011 %
#2817094
b100010 &
b100010 %
#2817098
b10001 &
b10001 %
#2817102
b110100 &
b110100 %
#2817106
b11010 &
b11010 %
#2817110
b1101 &
b1101 %
#2817114
b101000 &
b101000 %
#2817118
b10100 &
b10100 %
#2817122
b1010 &
b1010 %
#2817126
b101 &
b101 %
#2817130
b10000 &
b10000 %
#2817134
b1000 &
b1000 %
#2817138
b100 &
b100 %
#2817142
b10 &
b10 %
#2817146
b1 &
b1 %
1#
#2817150
b0 &
0#
b0 %
0$
#4500012
