<stg><name>addsub</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %add_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %add)

]]></Node>
<StgValue><ssdm name="add_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %b_V_read = call i43 @_ssdm_op_Read.ap_auto.i43(i43 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  %a_V_read = call i43 @_ssdm_op_Read.ap_auto.i43(i43 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str5280) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="44" op_0_bw="43">
<![CDATA[
:4  %tmp = sext i43 %a_V_read to i44

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="44" op_0_bw="43">
<![CDATA[
:5  %tmp_s = sext i43 %b_V_read to i44

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="add_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:6  %r_V_2 = sub nsw i44 %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="add_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:7  %r_V = add nsw i44 %tmp_s, %tmp

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
:8  %r_V_10 = select i1 %add_read, i44 %r_V, i44 %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="44">
<![CDATA[
:9  ret i44 %r_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
