<stg><name>read_input_Pipeline_VITIS_LOOP_5_1</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:1 %sext_ln5_1_i_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln5_1_i

]]></Node>
<StgValue><ssdm name="sext_ln5_1_i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:2 %sext_ln5_1_i_cast = sext i63 %sext_ln5_1_i_read

]]></Node>
<StgValue><ssdm name="sext_ln5_1_i_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_16, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_29, void @empty_10, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %input1, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_7 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc.i:1 %gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln5_1_i_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:2 %icmp_ln5 = icmp_eq  i11 %i_7, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:4 %add_ln5 = add i11 %i_7, i11 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln5 = br i1 %icmp_ln5, void %for.inc.split.i, void %read_input.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:7 %store_ln5 = store i11 %add_ln5, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split.i:2 %gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
read_input.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split.i:3 %gmem0_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="24" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split.i:4 %gmem0_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:0 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
for.inc.split.i:5 %p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %gmem0_addr_read_2, i16 %gmem0_addr_read_1, i16 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
for.inc.split.i:6 %write_ln12 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %input1, i48 %p_0

]]></Node>
<StgValue><ssdm name="write_ln12"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:8 %br_ln5 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="47" name="sext_ln5_1_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln5_1_i"/></StgValue>
</port>
<port id="48" name="input1" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="input1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i63" to="sext_ln5_1_i_read" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="sext_ln5_1_i" to="sext_ln5_1_i_read" fromId="47" toId="9">
</dataflow>
<dataflow id="54" from="sext_ln5_1_i_read" to="sext_ln5_1_i_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="57" from="gmem0" to="specinterface_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="59" from="empty_16" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="64" from="empty_7" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="69" from="empty_29" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="empty_10" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="empty_7" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="78" from="empty_7" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="79" from="empty_7" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="84" from="input1" to="specinterface_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="89" from="empty_7" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="92" from="empty_7" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="93" from="empty_7" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="94" from="empty_7" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="99" from="empty_7" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="100" from="empty_7" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="105" from="i" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="106" from="i" to="i_7" fromId="8" toId="15">
</dataflow>
<dataflow id="107" from="gmem0" to="gmem0_addr" fromId="46" toId="16">
</dataflow>
<dataflow id="108" from="sext_ln5_1_i_cast" to="gmem0_addr" fromId="10" toId="16">
</dataflow>
<dataflow id="109" from="i_7" to="icmp_ln5" fromId="15" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln5" fromId="110" toId="17">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="112" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_114" to="empty" fromId="114" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_114" to="empty" fromId="114" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_114" to="empty" fromId="114" toId="18">
</dataflow>
<dataflow id="118" from="i_7" to="add_ln5" fromId="15" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln5" fromId="119" toId="19">
</dataflow>
<dataflow id="121" from="icmp_ln5" to="br_ln5" fromId="17" toId="20">
</dataflow>
<dataflow id="122" from="add_ln5" to="store_ln5" fromId="19" toId="21">
</dataflow>
<dataflow id="123" from="i" to="store_ln5" fromId="8" toId="21">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="gmem0_addr" to="gmem0_addr_read" fromId="16" toId="22">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read_1" fromId="124" toId="23">
</dataflow>
<dataflow id="128" from="gmem0_addr" to="gmem0_addr_read_1" fromId="16" toId="23">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read_2" fromId="124" toId="24">
</dataflow>
<dataflow id="130" from="gmem0_addr" to="gmem0_addr_read_2" fromId="16" toId="24">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="131" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_80" to="specpipeline_ln6" fromId="80" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_60" to="specpipeline_ln6" fromId="60" toId="25">
</dataflow>
<dataflow id="135" from="StgValue_60" to="specpipeline_ln6" fromId="60" toId="25">
</dataflow>
<dataflow id="136" from="StgValue_60" to="specpipeline_ln6" fromId="60" toId="25">
</dataflow>
<dataflow id="137" from="empty_7" to="specpipeline_ln6" fromId="63" toId="25">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="138" toId="26">
</dataflow>
<dataflow id="141" from="empty_1" to="specloopname_ln5" fromId="140" toId="26">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitConcatenate.i48.i16.i16.i16" to="p_0" fromId="142" toId="27">
</dataflow>
<dataflow id="144" from="gmem0_addr_read_2" to="p_0" fromId="24" toId="27">
</dataflow>
<dataflow id="145" from="gmem0_addr_read_1" to="p_0" fromId="23" toId="27">
</dataflow>
<dataflow id="146" from="gmem0_addr_read" to="p_0" fromId="22" toId="27">
</dataflow>
<dataflow id="148" from="_ssdm_op_Write.ap_fifo.volatile.i48P0A" to="write_ln12" fromId="147" toId="28">
</dataflow>
<dataflow id="149" from="input1" to="write_ln12" fromId="48" toId="28">
</dataflow>
<dataflow id="150" from="p_0" to="write_ln12" fromId="27" toId="28">
</dataflow>
<dataflow id="151" from="icmp_ln5" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="152" from="icmp_ln5" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="153" from="icmp_ln5" to="StgValue_4" fromId="17" toId="4">
</dataflow>
</dataflows>


</stg>
