** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=18e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=14e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=7e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=3e-6 W=7e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=93e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=12e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=62e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=12e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=62e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=6e-6 W=99e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=6e-6 W=85e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=10e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=7e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=7e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=518e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=15e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=3e-6 W=15e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 2.62101 mW
** Area: 6976 (mu_m)^2
** Transit frequency: 10.7331 MHz
** Transit frequency with error factor: 10.7335 MHz
** Slew rate: 10.1474 V/mu_s
** Phase margin: 71.6198Â°
** CMRR: 94 dB
** negPSRR: 111 dB
** posPSRR: 53 dB
** VoutMax: 4.25 V
** VoutMin: 0.730001 V
** VcmMax: 4.09001 V
** VcmMin: 1.49001 V


** Expected Currents: 
** NormalTransistorNmos: 55.3101 muA
** NormalTransistorPmos: -310.08 muA
** DiodeTransistorPmos: -23.6189 muA
** DiodeTransistorPmos: -23.6189 muA
** NormalTransistorNmos: 47.2351 muA
** NormalTransistorNmos: 47.2341 muA
** NormalTransistorNmos: 23.6181 muA
** NormalTransistorNmos: 23.6181 muA
** NormalTransistorNmos: 50.7661 muA
** NormalTransistorNmos: 50.7651 muA
** NormalTransistorPmos: -50.7669 muA
** NormalTransistorNmos: 50.7661 muA
** NormalTransistorNmos: 50.7651 muA
** NormalTransistorPmos: -50.7669 muA
** DiodeTransistorNmos: 310.081 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -55.3109 muA


** Expected Voltages: 
** ibias: 0.603001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 1.13201  V
** inSourceStageBiasComplementarySecondStage: 0.817001  V
** inTransconductanceComplementarySecondStage: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.68601  V
** outVoltageBiasXXpXX0: 3.91801  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.392001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.412001  V
** inner: 0.412001  V


.END