// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1400\sampleModel1400_5_sub\Mysubsystem_20.v
// Created: 2024-08-12 00:45:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_20
// Source Path: sampleModel1400_5_sub/Subsystem/Mysubsystem_20
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_20
          (clk,
           reset,
           enb,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8
  output  [15:0] Out2;  // uint16


  wire [15:0] cfblk153_out1;  // uint16
  wire [15:0] cfblk156_out1;  // uint16
  wire [7:0] cfblk204_out1;  // uint8


  cfblk153 u_cfblk153 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk153_out1)  // uint16
                       );

  cfblk156 u_cfblk156 (.In1(cfblk153_out1),  // uint16
                       .Out1(cfblk156_out1)  // uint16
                       );

  assign cfblk204_out1 = cfblk156_out1[7:0];



  assign Out1 = cfblk204_out1;

  assign Out2 = cfblk153_out1;

endmodule  // Mysubsystem_20

