source /home/hamed/FPGA/Tools/litex-hub/litex/litex-venv/bin/activate && \
python3 /home/hamed/FPGA/Tools/litex-hub/litex/litex-boards/litex_boards/targets/alinx_ax7203.py --build --sys-clk-freq=65e6 --with-etherbone --with-uberclock
Compat: SoCCore.add_wb_master is deprecated since 2022-11-03 and will soon no longer work, please update. Switch to SoC.bus.add_master(...)...........thanks :)
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libc'
make[1]: Nothing to be done for 'all'.
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libc'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libcompiler_rt'
make[1]: Nothing to be done for 'all'.
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libcompiler_rt'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libbase'
 CC       system.o
 CC       console.o
 CC       spiflash.o
 CC       uart.o
 CC       memtest.o
 CC       i2c.o
 CC       hyperram.o
 CC       isr.o
 AR       libbase.a
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libbase'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libfatfs'
make[1]: Nothing to be done for 'all'.
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libfatfs'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitespi'
 CC       spiram.o
 CC       spiflash.o
 AR       liblitespi.a
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitespi'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitedram'
 CC       sdram.o
 CC       sdram_dbg.o
 CC       bist.o
 CC       sdram_spd.o
 CC       utils.o
 CC       accessors.o
 AR       liblitedram.a
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitedram'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libliteeth'
 CC       udp.o
 CC       mdio.o
 AR       libliteeth.a
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/libliteeth'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitesdcard'
 CC       spisdcard.o
 CC       sdcard.o
 AR       liblitesdcard.a
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitesdcard'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitesata'
 CC       sata.o
 AR       liblitesata.a
make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/liblitesata'
make[1]: Entering directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/bios'
 CC       boot.o
 CC       cmd_bios.o
 CC       cmd_i2c.o
 CC       cmd_mem.o
 CC       cmd_boot.o
 CC       cmd_spiflash.o
 CC       cmd_litedram.o
 CC       cmd_liteeth.o
 CC       cmd_litesdcard.o
 CC       cmd_litesata.o
 CC       main.o
 CC       sim_debug.o
 CC       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python3 -m litex.soc.software.crcfbigen bios.bin --little
python3 -m litex.soc.software.memusage bios.elf /home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/bios/../include/generated/regions.ld riscv64-linux-gnu

ROM usage: 29.73KiB 	(23.23%)
RAM usage: 1.65KiB 	(20.61%)

make[1]: Leaving directory '/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/software/bios'

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Aug 24 18:49:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alinx_ax7203.tcl
# create_project -force -name alinx_ax7203 -part xc7a200tfbg484-2
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/adc/adc.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/dac/dac.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v}
# add_files {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/comp_down_coeffs.mem}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v}
# add_files {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_coeffs.mem}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/downsamplerFilter.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/upsamplerFilter.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v}
# add_files {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/coeffs.mem}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v}
# add_files {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/coeffs_comp.mem}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_int.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/uberclock.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/rx_channel.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/tx_channel.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/to_polar/to_polar.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pre_rotate.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_round.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_logic.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/gain_and_saturate.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic16/cordic16.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic16/cordic_pre_rotate_16.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/zipdma_s2mm.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/debug_capture.v}
# read_verilog {/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v}
# read_xdc alinx_ax7203.xdc
# set_property PROCESSING_ORDER EARLY [get_files alinx_ax7203.xdc]
# synth_design -directive default -top alinx_ax7203 -part xc7a200tfbg484-2
Command: synth_design -directive default -top alinx_ax7203 -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1053953
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.758 ; gain = 398.859 ; free physical = 3642 ; free virtual = 11297
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:72]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:103]
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:115]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:117]
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:127]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:128]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:129]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:130]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:135]
WARNING: [Synth 8-6901] identifier 'PH0_IDLE' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:135]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:135]
WARNING: [Synth 8-6901] identifier 'PH0_CLEANUP0' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:135]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:136]
WARNING: [Synth 8-6901] identifier 'PH1_IDLE' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:136]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:136]
WARNING: [Synth 8-6901] identifier 'PH1_CLEANUP0' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:136]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:140]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:141]
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:143]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:144]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:152]
WARNING: [Synth 8-6901] identifier 'PH0_0' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:152]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:152]
WARNING: [Synth 8-6901] identifier 'PH0_CLEANUP1' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:152]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:153]
WARNING: [Synth 8-6901] identifier 'PH1_0' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:153]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:153]
WARNING: [Synth 8-6901] identifier 'PH1_CLEANUP1' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:153]
WARNING: [Synth 8-6901] identifier 'phase_1_done' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:177]
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:71]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:102]
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:114]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:116]
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:127]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:128]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:129]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:130]
WARNING: [Synth 8-6901] identifier 'phase_1_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:137]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:138]
WARNING: [Synth 8-6901] identifier 'phase_0_running' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:140]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:141]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:149]
WARNING: [Synth 8-6901] identifier 'PH0_0' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:149]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:149]
WARNING: [Synth 8-6901] identifier 'PH0_CLEANUP1' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:149]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:150]
WARNING: [Synth 8-6901] identifier 'PH1_0' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:150]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:150]
WARNING: [Synth 8-6901] identifier 'PH1_CLEANUP1' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:150]
WARNING: [Synth 8-6901] identifier 'phase_1_done' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:174]
WARNING: [Synth 8-6901] identifier 'cic_ce_out' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/downsamplerFilter.v:17]
WARNING: [Synth 8-6901] identifier 'comp_ce_out' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/downsamplerFilter.v:18]
WARNING: [Synth 8-6901] identifier 'cic_out' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/downsamplerFilter.v:20]
WARNING: [Synth 8-6901] identifier 'comp_out' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/downsamplerFilter.v:21]
WARNING: [Synth 8-6901] identifier 'w_ptr' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:55]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:69]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:69]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:70]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:70]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:76]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:76]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:76]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:76]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:86]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:86]
WARNING: [Synth 8-6901] identifier 'mac_idx' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:86]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:87]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:87]
WARNING: [Synth 8-6901] identifier 'mac_idx' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:87]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:93]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:93]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:93]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:93]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:103]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:103]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:103]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:103]
WARNING: [Synth 8-6901] identifier 'w_ptr' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:42]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:57]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:57]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:58]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:58]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:64]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:64]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:64]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:64]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:79]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:79]
WARNING: [Synth 8-6901] identifier 'mac_idx' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:79]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:80]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:80]
WARNING: [Synth 8-6901] identifier 'mac_idx' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:80]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:92]
WARNING: [Synth 8-6901] identifier 'PH1_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:92]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:92]
WARNING: [Synth 8-6901] identifier 'PH2_RUN' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:92]
WARNING: [Synth 8-6901] identifier 'system_output_14' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/uberclock.v:140]
WARNING: [Synth 8-6901] identifier 'x_cpu_nco' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/uberclock.v:192]
WARNING: [Synth 8-6901] identifier 'y_cpu_nco' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/uberclock.v:195]
WARNING: [Synth 8-6901] identifier 'x_cpu_nco' is used before its declaration [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/uberclock.v:275]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11121] redeclaration of ANSI port 'phase_acc_out' is not allowed [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_logic.v:30]
INFO: [Synth 8-6157] synthesizing module 'alinx_ax7203' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21]
INFO: [Synth 8-3876] $readmem data file 'alinx_ax7203_rom.init' is read successfully [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25674]
INFO: [Synth 8-3876] $readmem data file 'alinx_ax7203_sram.init' is read successfully [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25689]
INFO: [Synth 8-3876] $readmem data file 'alinx_ax7203_mem.init' is read successfully [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25712]
INFO: [Synth 8-226] default block is never used [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:17643]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:17838]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24242]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24446]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24537]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24560]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24584]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24763]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24951]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25006]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25662]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25662]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25662]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25773]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25814]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25843]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25872]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25901]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25930]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25959]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_7' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25988]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25988]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26017]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26046]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26075]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26104]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26133]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26162]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26191]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26220]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26249]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26278]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26307]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26336]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26365]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26394]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26423]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26452]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26481]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26510]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26539]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26565]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26585]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26611]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26631]
WARNING: [Synth 8-7023] instance 'IOBUFDS_2' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26657]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26677]
WARNING: [Synth 8-7023] instance 'IOBUFDS_3' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26703]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26723]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26752]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26781]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26810]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26839]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26872]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26906]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26944]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:26977]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27011]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27049]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27082]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27116]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27154]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27187]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27221]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27259]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27292]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27326]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27364]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27397]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27431]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27469]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27502]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27536]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27574]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27607]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27641]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27679]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27712]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27746]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27784]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27817]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27851]
WARNING: [Synth 8-7023] instance 'OSERDESE2_44' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27889]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27922]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27956]
WARNING: [Synth 8-7023] instance 'OSERDESE2_45' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:27994]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28027]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28061]
WARNING: [Synth 8-7023] instance 'OSERDESE2_46' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28099]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28132]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28166]
WARNING: [Synth 8-7023] instance 'OSERDESE2_47' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28204]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28237]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28271]
WARNING: [Synth 8-7023] instance 'OSERDESE2_48' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28309]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28342]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28376]
WARNING: [Synth 8-7023] instance 'OSERDESE2_49' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28414]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28447]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28481]
WARNING: [Synth 8-7023] instance 'OSERDESE2_50' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28519]
WARNING: [Synth 8-7023] instance 'ISERDESE2_16' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28552]
WARNING: [Synth 8-7023] instance 'IDELAYE2_16' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28586]
WARNING: [Synth 8-7023] instance 'OSERDESE2_51' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28624]
WARNING: [Synth 8-7023] instance 'ISERDESE2_17' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28657]
WARNING: [Synth 8-7023] instance 'IDELAYE2_17' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28691]
WARNING: [Synth 8-7023] instance 'OSERDESE2_52' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28729]
WARNING: [Synth 8-7023] instance 'ISERDESE2_18' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28762]
WARNING: [Synth 8-7023] instance 'IDELAYE2_18' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28796]
WARNING: [Synth 8-7023] instance 'OSERDESE2_53' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28834]
WARNING: [Synth 8-7023] instance 'ISERDESE2_19' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28867]
WARNING: [Synth 8-7023] instance 'IDELAYE2_19' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28901]
WARNING: [Synth 8-7023] instance 'OSERDESE2_54' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:28939]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 26 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'uberclock' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/uberclock.v:3]
INFO: [Synth 8-6157] synthesizing module 'adc' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/adc/adc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'adc' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/adc/adc.v:4]
INFO: [Synth 8-6157] synthesizing module 'cordic' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic.v:20]
	Parameter IW bound to: 12 - type: integer 
	Parameter OW bound to: 12 - type: integer 
	Parameter NSTAGES bound to: 15 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized0' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized0' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized1' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized1' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized2' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 3 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized2' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized3' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 4 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized3' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized4' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 5 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized4' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized5' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 6 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized5' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized6' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 7 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized6' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized7' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 8 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized7' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized8' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 9 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized8' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized9' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 10 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized9' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized10' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 11 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized10' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized11' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 12 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized11' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized12' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 13 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized12' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized13' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 14 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized13' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pre_rotate' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pre_rotate.v:3]
	Parameter IW bound to: 12 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pre_rotate.v:30]
INFO: [Synth 8-6155] done synthesizing module 'cordic_pre_rotate' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pre_rotate.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_round' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_round.v:3]
	Parameter WW bound to: 15 - type: integer 
	Parameter OW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_round' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_round.v:3]
INFO: [Synth 8-6157] synthesizing module 'gain_and_saturate' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/gain_and_saturate.v:3]
	Parameter OW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gain_and_saturate' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/gain_and_saturate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic.v:20]
INFO: [Synth 8-6157] synthesizing module 'rx_channel' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/rx_channel.v:2]
	Parameter IW bound to: 12 - type: integer 
	Parameter OW bound to: 12 - type: integer 
	Parameter RX_OW bound to: 16 - type: integer 
	Parameter NSTAGES bound to: 15 - type: integer 
	Parameter WW bound to: 15 - type: integer 
	Parameter PW bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'downsamplerFilter' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/downsamplerFilter.v:2]
INFO: [Synth 8-6157] synthesizing module 'cic' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic.v:3]
	Parameter DATA_WIDTH_I bound to: 12 - type: integer 
	Parameter DATA_WIDTH_O bound to: 12 - type: integer 
	Parameter REGISTER_WIDTH bound to: 56 - type: integer 
	Parameter DECIMATION_RATIO bound to: 1625 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cic' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic.v:3]
INFO: [Synth 8-6157] synthesizing module 'cic_comp_down_mac' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:3]
	Parameter DW_IN bound to: 12 - type: integer 
	Parameter DW_OUT bound to: 16 - type: integer 
	Parameter CW bound to: 15 - type: integer 
	Parameter POLYPHASE_DEPTH bound to: 17 - type: integer 
	Parameter COEFF_INIT_FILE bound to: comp_down_coeffs.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'comp_down_coeffs.mem' is read successfully [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:46]
INFO: [Synth 8-6155] done synthesizing module 'cic_comp_down_mac' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:3]
INFO: [Synth 8-6157] synthesizing module 'hb_down_mac' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:3]
	Parameter DW_IN bound to: 16 - type: integer 
	Parameter DW_OUT bound to: 16 - type: integer 
	Parameter CW bound to: 19 - type: integer 
	Parameter POLYPHASE_DEPTH bound to: 48 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter COEFF_INIT_FILE bound to: hb_down_coeffs.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'hb_down_coeffs.mem' is read successfully [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:45]
INFO: [Synth 8-6155] done synthesizing module 'hb_down_mac' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:3]
INFO: [Synth 8-6155] done synthesizing module 'downsamplerFilter' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/downsamplerFilter.v:2]
INFO: [Synth 8-6157] synthesizing module 'to_polar' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/to_polar/to_polar.v:3]
	Parameter IW bound to: 16 - type: integer 
	Parameter OW bound to: 16 - type: integer 
	Parameter WW bound to: 26 - type: integer 
	Parameter PW bound to: 25 - type: integer 
	Parameter NSTAGES bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'to_polar' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/to_polar/to_polar.v:3]
WARNING: [Synth 8-689] width (19) of port connection 'o_phase' does not match port width (25) of module 'to_polar' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/rx_channel.v:97]
INFO: [Synth 8-6155] done synthesizing module 'rx_channel' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/rx_channel.v:2]
INFO: [Synth 8-6157] synthesizing module 'tx_channel' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/tx_channel.v:2]
	Parameter IW bound to: 16 - type: integer 
	Parameter OW bound to: 16 - type: integer 
	Parameter TX_OW bound to: 16 - type: integer 
	Parameter NSTAGES bound to: 19 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW_I bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'upsamplerFilter' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/upsamplerFilter.v:3]
INFO: [Synth 8-6157] synthesizing module 'hb_up_mac' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:3]
	Parameter DW bound to: 16 - type: integer 
	Parameter CW bound to: 19 - type: integer 
	Parameter POLYPHASE_DEPTH bound to: 60 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter COEFF_INIT_FILE bound to: coeffs.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'coeffs.mem' is read successfully [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:42]
INFO: [Synth 8-6155] done synthesizing module 'hb_up_mac' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_up_mac.v:3]
INFO: [Synth 8-6157] synthesizing module 'cic_comp_up_mac' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:1]
	Parameter DW bound to: 16 - type: integer 
	Parameter CW bound to: 16 - type: integer 
	Parameter POLYPHASE_DEPTH bound to: 18 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COEFF_INIT_FILE bound to: coeffs_comp.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'coeffs_comp.mem' is read successfully [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:32]
INFO: [Synth 8-6155] done synthesizing module 'cic_comp_up_mac' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:1]
INFO: [Synth 8-6157] synthesizing module 'cic_int' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_int.v:9]
	Parameter I_WIDTH bound to: 16 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter RMAX bound to: 1625 - type: integer 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter REG_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cic_int' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_int.v:9]
INFO: [Synth 8-6155] done synthesizing module 'upsamplerFilter' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/upsamplerFilter.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic16' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic16/cordic16.v:19]
	Parameter IW bound to: 16 - type: integer 
	Parameter OW bound to: 16 - type: integer 
	Parameter NSTAGES bound to: 19 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized14' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized14' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized15' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized15' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized16' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized16' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized17' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 3 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized17' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized18' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 4 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized18' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized19' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 5 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized19' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized20' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 6 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized20' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized21' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 7 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized21' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized22' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 8 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized22' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized23' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 9 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized23' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized24' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 10 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized24' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized25' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 11 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized25' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized26' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 12 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized26' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized27' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 13 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized27' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized28' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 14 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized28' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized29' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 15 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized29' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized30' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 16 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized30' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized31' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 17 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized31' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pipeline_stage__parameterized32' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
	Parameter STAGE bound to: 18 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_pipeline_stage__parameterized32' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_pipeline_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_pre_rotate_16' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic16/cordic_pre_rotate_16.v:1]
	Parameter IW bound to: 16 - type: integer 
	Parameter WW bound to: 19 - type: integer 
	Parameter PW bound to: 23 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic16/cordic_pre_rotate_16.v:28]
INFO: [Synth 8-6155] done synthesizing module 'cordic_pre_rotate_16' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic16/cordic_pre_rotate_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'cordic_round__parameterized0' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_round.v:3]
	Parameter WW bound to: 19 - type: integer 
	Parameter OW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cordic_round__parameterized0' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/cordic_round.v:3]
INFO: [Synth 8-6157] synthesizing module 'gain_and_saturate__parameterized0' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/gain_and_saturate.v:3]
	Parameter OW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gain_and_saturate__parameterized0' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic/gain_and_saturate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cordic16' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/cordic16/cordic16.v:19]
INFO: [Synth 8-6155] done synthesizing module 'tx_channel' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/tx_channel.v:2]
INFO: [Synth 8-6157] synthesizing module 'dac' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/dac/dac.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dac' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/dac/dac.v:8]
INFO: [Synth 8-6155] done synthesizing module 'uberclock' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/uberclock/uberclock.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'phase_inc_nco' does not match port width (19) of module 'uberclock' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:31111]
INFO: [Synth 8-6157] synthesizing module 'debug_capture' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/debug_capture.v:2]
INFO: [Synth 8-6157] synthesizing module 'zipdma_s2mm' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/zipdma_s2mm.v:44]
	Parameter ADDRESS_WIDTH bound to: 30 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zipdma_s2mm' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/zipdma_s2mm.v:44]
WARNING: [Synth 8-689] width (32) of port connection 'i_addr' does not match port width (30) of module 'zipdma_s2mm' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/debug_capture.v:90]
WARNING: [Synth 8-689] width (30) of port connection 'o_wr_addr' does not match port width (28) of module 'zipdma_s2mm' [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/debug_capture.v:97]
INFO: [Synth 8-6155] done synthesizing module 'debug_capture' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/debug-memory/debug_capture.v:2]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42972]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42972]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 13.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:7]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6021]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6021]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5167]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (0#1) [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5167]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:7]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117720]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/home/hamed/FPGA/Tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128]
INFO: [Synth 8-6155] done synthesizing module 'alinx_ax7203' (0#1) [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21]
WARNING: [Synth 8-6014] Unused sequential element coeff_addr_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:126]
WARNING: [Synth 8-6014] Unused sequential element phase_0_done_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_down_mac.v:229]
WARNING: [Synth 8-6014] Unused sequential element coeff_addr_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:126]
WARNING: [Synth 8-6014] Unused sequential element phase_0_done_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/hb_down_mac.v:226]
WARNING: [Synth 8-6014] Unused sequential element CORDIC_LOOP[21].stage_y_reg[22] was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/to_polar/to_polar.v:98]
WARNING: [Synth 8-7137] Register acc_registered_reg in module cic_comp_up_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/1.hw/filters/cic_comp_up_mac.v:183]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6299]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6301]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6302]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6306]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5889]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5890]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5891]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5892]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5893]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5894]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5898]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5912]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5920]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5923]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5926]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5928]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5210]
WARNING: [Synth 8-3848] Net io_cpu_writesPending in module/entity DataCache does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5216]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2892]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2999]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3000]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3001]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4563]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4566]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4575]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4576]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3200]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3205]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3216]
WARNING: [Synth 8-6014] Unused sequential element toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3221]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2418]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2417]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2416]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2431]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:67]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:604]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:632]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:81]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:82]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:83]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:84]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:85]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:86]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:87]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:88]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:89]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:617]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_core_preamble_errors_status_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21070]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_core_crc_errors_status_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21073]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_core_pulsesynchronizer0_toggle_o_r_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:12991]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_core_pulsesynchronizer1_toggle_o_r_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:13183]
WARNING: [Synth 8-6014] Unused sequential element builder_liteethmac_status0_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21101]
WARNING: [Synth 8-6014] Unused sequential element builder_liteethmac_status1_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21109]
WARNING: [Synth 8-6014] Unused sequential element builder_liteethmac_ongoing1_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:13400]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_packetizer_fsm_from_idle_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21137]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_depacketizer_delayed_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21159]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_arp_tx_packetizer_fsm_from_idle_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21172]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_arp_tx_packetizer_delayed_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21176]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_arp_rx_depacketizer_delayed_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21199]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_ip_tx_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:14401]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:14404]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_ip_tx_pipe_valid_source_payload_error_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:14405]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_ip_tx_packetizer_fsm_from_idle_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21299]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_ip_tx_packetizer_delayed_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21303]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_ip_rx_depacketizer_delayed_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21325]
WARNING: [Synth 8-6014] Unused sequential element builder_liteethip_status0_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21384]
WARNING: [Synth 8-6014] Unused sequential element builder_liteethip_status1_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21392]
WARNING: [Synth 8-6014] Unused sequential element builder_liteethip_ongoing1_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:14949]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_icmp_tx_packetizer_fsm_from_idle_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21420]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_icmp_tx_packetizer_delayed_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21424]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_tx_packetizer_fsm_from_idle_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21501]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_tx_packetizer_delayed_last_be_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21505]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_rx_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21585]
WARNING: [Synth 8-6014] Unused sequential element builder_liteethudp_ongoing1_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:16314]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_core_tx_crc_fsm0_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:21788]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:12801]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_error_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:12805]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine0_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:10631]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine0_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:10632]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine1_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:10800]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine1_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:10801]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine2_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:10969]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine2_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:10970]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine3_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11138]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine3_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11139]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine4_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11307]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine4_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11308]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine5_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11476]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine5_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11477]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine6_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11645]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine6_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11646]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine7_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11814]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_sdram_bankmachine7_pipe_valid_source_last_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:11815]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_tx_packetizer_fsm_from_idle_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:23977]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_probe_pipe_valid_source_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:16790]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_probe_pipe_valid_source_payload_error_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:16794]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_record_packetizer_fsm_from_idle_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24152]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_dispatcher_ongoing1_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:17686]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_status0_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24187]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_etherbone_status1_first_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24195]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_mux_value_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24350]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_trigger_enable_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24354]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_trigger_done_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24355]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_trigger_mem_mask_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24389]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_trigger_mem_value_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24423]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_trigger_mem_full_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24424]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_subsampler_value_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24428]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_storage_enable_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24432]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_analyzer_storage_done_re_reg was removed.  [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:24433]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_22_dat1_reg' and it is trimmed from '698' to '696' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:31183]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_24_dat1_reg' and it is trimmed from '350' to '348' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:31224]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_basesoc_etherbone_tx_converter_converter_source_payload_data_reg' and it is trimmed from '10' to '8' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:16127]
WARNING: [Synth 8-7129] Port io_cpu_writeBack_exclusiveOk in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writesPending in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[31] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[30] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[29] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[28] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[27] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[26] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[25] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[24] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[23] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[22] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[21] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[20] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[19] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[18] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[17] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[16] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[15] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[14] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[13] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[12] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_args_totalyConsistent in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[31] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[30] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[29] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[28] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[27] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[26] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[25] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[24] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[23] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[22] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[21] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[20] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[19] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[18] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[17] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[16] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[15] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[14] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[13] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[12] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_allowExecute in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_bypassTranslation in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_isFiring in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_isUser in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[31] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[30] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[29] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[28] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[27] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[26] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[25] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[24] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[23] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[22] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[21] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[20] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[19] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[18] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[17] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[16] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[15] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[14] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[13] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[12] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[11] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[10] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[9] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[8] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[7] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[6] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[5] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[4] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[3] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[2] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[1] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[0] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_SW in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_SR in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_SO in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_SI in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_PW in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_PR in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_PO in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_PI in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_FM[3] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_FM[2] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_FM[1] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_fence_FM[0] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_mem_rsp_payload_last in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_isValid in module InstructionCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_pc[31] in module InstructionCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_pc[30] in module InstructionCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_pc[29] in module InstructionCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_pc[28] in module InstructionCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_pc[27] in module InstructionCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_pc[26] in module InstructionCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_prefetch_pc[25] in module InstructionCache is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2171.297 ; gain = 671.398 ; free physical = 3364 ; free virtual = 11086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2171.297 ; gain = 671.398 ; free physical = 3366 ; free virtual = 11089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2171.297 ; gain = 671.398 ; free physical = 3366 ; free virtual = 11089
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2171.297 ; gain = 0.000 ; free physical = 3404 ; free virtual = 11126
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc:457]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc:462]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc:467]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc:472]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc:477]
INFO: [Timing 38-2] Deriving generated clocks [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc:762]
WARNING: [Vivado 12-3521] Clock specified in more than one group: main_crg_clkout0 [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc:768]
Finished Parsing XDC File [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alinx_ax7203_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alinx_ax7203_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2420.848 ; gain = 0.000 ; free physical = 3285 ; free virtual = 11027
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2420.848 ; gain = 0.000 ; free physical = 3281 ; free virtual = 11024
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2420.848 ; gain = 920.949 ; free physical = 3288 ; free virtual = 11012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2428.852 ; gain = 928.953 ; free physical = 3287 ; free virtual = 11010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2428.852 ; gain = 928.953 ; free physical = 3281 ; free virtual = 11026
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hb_up_mac'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cic_comp_up_mac'
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2651]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/hamed/FPGA/Tools/litex-hub/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2455]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25757]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_21_dat1_reg' and it is trimmed from '47' to '45' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:31083]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_19_dat1_reg' and it is trimmed from '32' to '29' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:31041]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:25736]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_14_dat1_reg' and it is trimmed from '114' to '112' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:30941]
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmac_rxdatapath_bufferizeendpoints_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmac_fsm0_state0_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmac_fsm0_state1_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteetharptx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteetharprx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteetharprx_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethip_liteethiptx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethip_liteethiprx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethip_liteethiprx_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethicmptx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethicmprx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethudp_liteethudptx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethudp_liteethudprx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethudp_liteethudprx_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmac_txdatapath_bufferizeendpoints_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_litescopeanalyzer_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_refresher_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_litedramwishbone2native_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethetherbonepackettx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethetherbonepacketrx_fsm0_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethetherbonepacketrx_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_fsm0_state0_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethetherbonerecordreceiver_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethetherbonerecordsender_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_fsm0_state1_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethetherbonewishbonemaster_state_reg' in module 'alinx_ax7203'
INFO: [Synth 8-802] inferred FSM for state register 'builder_wishbone2csr_state_reg' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                 PH1_RUN |                             1000 |                               01
                 PH1_OUT |                             0100 |                               10
                 PH2_RUN |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'hb_up_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                 PH1_RUN |                               11 |                               01
                 PH1_OUT |                               10 |                               10
                 PH2_RUN |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cic_comp_up_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmac_rxdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethip_liteethiprx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteetharprx_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteetharprx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmac_fsm0_state1_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_refresher_state_reg' using encoding 'sequential' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_litedramwishbone2native_state_reg' using encoding 'sequential' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethetherbonerecordsender_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                               00
*
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_fsm0_state1_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethetherbonepackettx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                               00
*
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_fsm0_state0_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteetharptx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmac_txdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmac_fsm0_state0_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethip_liteethiptx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethudp_liteethudptx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethicmptx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethicmprx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethip_liteethiprx_state_reg' using encoding 'sequential' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethudp_liteethudprx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethetherbonepacketrx_fsm0_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethetherbonerecordreceiver_state_reg' using encoding 'sequential' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethetherbonewishbonemaster_state_reg' using encoding 'sequential' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_litescopeanalyzer_state_reg' using encoding 'sequential' in module 'alinx_ax7203'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_wishbone2csr_state_reg' using encoding 'one-hot' in module 'alinx_ax7203'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 2428.852 ; gain = 928.953 ; free physical = 2962 ; free virtual = 10679
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   71 Bit       Adders := 50    
	   2 Input   64 Bit       Adders := 1     
	   3 Input   56 Bit       Adders := 40    
	   3 Input   52 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 4     
	   3 Input   26 Bit       Adders := 230   
	   2 Input   26 Bit       Adders := 10    
	   2 Input   25 Bit       Adders := 110   
	   3 Input   23 Bit       Adders := 95    
	   2 Input   23 Bit       Adders := 5     
	   3 Input   19 Bit       Adders := 295   
	   2 Input   19 Bit       Adders := 19    
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 19    
	   2 Input   16 Bit       Adders := 67    
	   3 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 210   
	   2 Input   15 Bit       Adders := 14    
	   2 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 24    
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 33    
	   2 Input    6 Bit       Adders := 238   
	   2 Input    5 Bit       Adders := 122   
	   2 Input    4 Bit       Adders := 31    
	   2 Input    3 Bit       Adders := 117   
	   2 Input    2 Bit       Adders := 44    
	   4 Input    2 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 15    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 28    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	              696 Bit    Registers := 1     
	              350 Bit    Registers := 1     
	              348 Bit    Registers := 3     
	              224 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	              122 Bit    Registers := 2     
	              112 Bit    Registers := 3     
	               71 Bit    Registers := 100   
	               70 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 14    
	               56 Bit    Registers := 90    
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 12    
	               45 Bit    Registers := 1     
	               44 Bit    Registers := 14    
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 40    
	               40 Bit    Registers := 1     
	               37 Bit    Registers := 10    
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 99    
	               30 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 225   
	               25 Bit    Registers := 125   
	               23 Bit    Registers := 100   
	               22 Bit    Registers := 10    
	               21 Bit    Registers := 7     
	               19 Bit    Registers := 319   
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1176  
	               15 Bit    Registers := 241   
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 79    
	               11 Bit    Registers := 23    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 119   
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 140   
	                2 Bit    Registers := 73    
	                1 Bit    Registers := 745   
+---Multipliers : 
	              16x33  Multipliers := 20    
	              12x33  Multipliers := 14    
+---RAMs : 
	             700K Bit	(2048 X 350 bit)          RAMs := 1     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              10K Bit	(16 X 696 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 4     
	               5K Bit	(256 X 23 bit)          RAMs := 1     
	               2K Bit	(128 X 22 bit)          RAMs := 2     
	               2K Bit	(256 X 8 bit)          RAMs := 32    
	             1024 Bit	(64 X 16 bit)          RAMs := 20    
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	               1K Bit	(16 X 70 bit)          RAMs := 1     
	               1K Bit	(4 X 348 bit)          RAMs := 1     
	               1K Bit	(128 X 12 bit)          RAMs := 1     
	              672 Bit	(16 X 42 bit)          RAMs := 1     
	              488 Bit	(4 X 122 bit)          RAMs := 2     
	              384 Bit	(32 X 12 bit)          RAMs := 22    
	              228 Bit	(2 X 114 bit)          RAMs := 1     
	              184 Bit	(8 X 23 bit)          RAMs := 8     
	              182 Bit	(2 X 91 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	               94 Bit	(2 X 47 bit)          RAMs := 1     
	               64 Bit	(2 X 32 bit)          RAMs := 1     
	               60 Bit	(5 X 12 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 11    
+---Muxes : 
	   2 Input  348 Bit        Muxes := 1     
	   4 Input  348 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 3     
	   3 Input  256 Bit        Muxes := 1     
	   2 Input  224 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 13    
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 11    
	   5 Input   48 Bit        Muxes := 4     
	   7 Input   48 Bit        Muxes := 3     
	   2 Input   42 Bit        Muxes := 1     
	   5 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 20    
	   2 Input   40 Bit        Muxes := 1     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 127   
	   3 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 8     
	   7 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   4 Input   31 Bit        Muxes := 2     
	   4 Input   30 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 10    
	   2 Input   26 Bit        Muxes := 215   
	   4 Input   25 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 5     
	   2 Input   23 Bit        Muxes := 100   
	   2 Input   22 Bit        Muxes := 5     
	   2 Input   21 Bit        Muxes := 5     
	   4 Input   20 Bit        Muxes := 7     
	   2 Input   20 Bit        Muxes := 5     
	   2 Input   19 Bit        Muxes := 311   
	   2 Input   18 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 147   
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 238   
	   3 Input   15 Bit        Muxes := 3     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 8     
	   4 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 18    
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 5     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 41    
	   4 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 20    
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 19    
	   2 Input    6 Bit        Muxes := 80    
	  13 Input    6 Bit        Muxes := 20    
	   4 Input    6 Bit        Muxes := 20    
	   2 Input    5 Bit        Muxes := 95    
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 63    
	   4 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 68    
	   3 Input    3 Bit        Muxes := 27    
	   4 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 9     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 95    
	   4 Input    2 Bit        Muxes := 16    
	   3 Input    2 Bit        Muxes := 23    
	  11 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1900  
	  13 Input    1 Bit        Muxes := 120   
	   3 Input    1 Bit        Muxes := 216   
	   4 Input    1 Bit        Muxes := 164   
	   5 Input    1 Bit        Muxes := 24    
	   7 Input    1 Bit        Muxes := 103   
	  11 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP acc0, operation Mode is: C+(A2*B2)'.
DSP Report: register current_sample_reg is absorbed into DSP acc0.
DSP Report: register current_coeff_reg is absorbed into DSP acc0.
DSP Report: register product_reg is absorbed into DSP acc0.
DSP Report: operator product0 is absorbed into DSP acc0.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: Generating DSP acc0, operation Mode is: C+A2*B2.
DSP Report: register current_coeff_reg is absorbed into DSP acc0.
DSP Report: register current_sample_reg is absorbed into DSP acc0.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator product0 is absorbed into DSP acc0.
DSP Report: Generating DSP x_gained1, operation Mode is: A*B.
DSP Report: operator x_gained1 is absorbed into DSP x_gained1.
DSP Report: operator x_gained1 is absorbed into DSP x_gained1.
DSP Report: Generating DSP x_gained1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_gained1 is absorbed into DSP x_gained1.
DSP Report: operator x_gained1 is absorbed into DSP x_gained1.
DSP Report: Generating DSP y_gained1, operation Mode is: A*B.
DSP Report: operator y_gained1 is absorbed into DSP y_gained1.
DSP Report: operator y_gained1 is absorbed into DSP y_gained1.
DSP Report: Generating DSP y_gained1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_gained1 is absorbed into DSP y_gained1.
DSP Report: operator y_gained1 is absorbed into DSP y_gained1.
DSP Report: Generating DSP x_gained5, operation Mode is: A*B.
DSP Report: operator x_gained5 is absorbed into DSP x_gained5.
DSP Report: operator x_gained5 is absorbed into DSP x_gained5.
DSP Report: Generating DSP x_gained5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_gained5 is absorbed into DSP x_gained5.
DSP Report: operator x_gained5 is absorbed into DSP x_gained5.
DSP Report: Generating DSP y_gained5, operation Mode is: A*B.
DSP Report: operator y_gained5 is absorbed into DSP y_gained5.
DSP Report: operator y_gained5 is absorbed into DSP y_gained5.
DSP Report: Generating DSP y_gained5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_gained5 is absorbed into DSP y_gained5.
DSP Report: operator y_gained5 is absorbed into DSP y_gained5.
DSP Report: Generating DSP x_gained4, operation Mode is: A*B.
DSP Report: operator x_gained4 is absorbed into DSP x_gained4.
DSP Report: operator x_gained4 is absorbed into DSP x_gained4.
DSP Report: Generating DSP x_gained4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_gained4 is absorbed into DSP x_gained4.
DSP Report: operator x_gained4 is absorbed into DSP x_gained4.
DSP Report: Generating DSP y_gained4, operation Mode is: A*B.
DSP Report: operator y_gained4 is absorbed into DSP y_gained4.
DSP Report: operator y_gained4 is absorbed into DSP y_gained4.
DSP Report: Generating DSP y_gained4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_gained4 is absorbed into DSP y_gained4.
DSP Report: operator y_gained4 is absorbed into DSP y_gained4.
DSP Report: Generating DSP x_gained3, operation Mode is: A*B.
DSP Report: operator x_gained3 is absorbed into DSP x_gained3.
DSP Report: operator x_gained3 is absorbed into DSP x_gained3.
DSP Report: Generating DSP x_gained3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_gained3 is absorbed into DSP x_gained3.
DSP Report: operator x_gained3 is absorbed into DSP x_gained3.
DSP Report: Generating DSP y_gained3, operation Mode is: A*B.
DSP Report: operator y_gained3 is absorbed into DSP y_gained3.
DSP Report: operator y_gained3 is absorbed into DSP y_gained3.
DSP Report: Generating DSP y_gained3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_gained3 is absorbed into DSP y_gained3.
DSP Report: operator y_gained3 is absorbed into DSP y_gained3.
DSP Report: Generating DSP x_gained2, operation Mode is: A*B.
DSP Report: operator x_gained2 is absorbed into DSP x_gained2.
DSP Report: operator x_gained2 is absorbed into DSP x_gained2.
DSP Report: Generating DSP x_gained2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_gained2 is absorbed into DSP x_gained2.
DSP Report: operator x_gained2 is absorbed into DSP x_gained2.
DSP Report: Generating DSP y_gained2, operation Mode is: A*B.
DSP Report: operator y_gained2 is absorbed into DSP y_gained2.
DSP Report: operator y_gained2 is absorbed into DSP y_gained2.
DSP Report: Generating DSP y_gained2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_gained2 is absorbed into DSP y_gained2.
DSP Report: operator y_gained2 is absorbed into DSP y_gained2.
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_23_dat1_reg' and it is trimmed from '350' to '348' bits. [/home/hamed/FPGA/chili-chips/uberclock-hub/uberClock/2.soc-litex/3.build/build/alinx_ax7203/gateware/alinx_ax7203.v:31204]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "storage_23_reg" due to constant propagation. Old ram width 348 bits, new ram width 348 bits.
