$date
	Tue Nov 18 23:40:49 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module tb_downscale_ModoSIMD $end
$var parameter 32 ! SRC_H $end
$var parameter 32 " SRC_W $end
$var parameter 32 # DST_H $end
$var parameter 32 $ DST_W $end
$var parameter 32 % N $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( valid_in $end
$var reg 1 ) valid_out $end
$var integer 32 * pass_count $end
$var integer 32 + fail_count $end

$scope function bilinear_ref_pixel $end
$upscope $end

$scope task run_batch $end
$upscope $end

$scope module dut $end
$var parameter 32 , N $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 / valid_in $end
$var reg 1 0 valid_out $end

$scope begin SIMD_CORES[3] $end
$var parameter 32 1 i $end

$scope module core $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 / valid_in $end
$var wire 1 2 I00 [7] $end
$var wire 1 3 I00 [6] $end
$var wire 1 4 I00 [5] $end
$var wire 1 5 I00 [4] $end
$var wire 1 6 I00 [3] $end
$var wire 1 7 I00 [2] $end
$var wire 1 8 I00 [1] $end
$var wire 1 9 I00 [0] $end
$var wire 1 : I10 [7] $end
$var wire 1 ; I10 [6] $end
$var wire 1 < I10 [5] $end
$var wire 1 = I10 [4] $end
$var wire 1 > I10 [3] $end
$var wire 1 ? I10 [2] $end
$var wire 1 @ I10 [1] $end
$var wire 1 A I10 [0] $end
$var wire 1 B I01 [7] $end
$var wire 1 C I01 [6] $end
$var wire 1 D I01 [5] $end
$var wire 1 E I01 [4] $end
$var wire 1 F I01 [3] $end
$var wire 1 G I01 [2] $end
$var wire 1 H I01 [1] $end
$var wire 1 I I01 [0] $end
$var wire 1 J I11 [7] $end
$var wire 1 K I11 [6] $end
$var wire 1 L I11 [5] $end
$var wire 1 M I11 [4] $end
$var wire 1 N I11 [3] $end
$var wire 1 O I11 [2] $end
$var wire 1 P I11 [1] $end
$var wire 1 Q I11 [0] $end
$var wire 1 R alpha [7] $end
$var wire 1 S alpha [6] $end
$var wire 1 T alpha [5] $end
$var wire 1 U alpha [4] $end
$var wire 1 V alpha [3] $end
$var wire 1 W alpha [2] $end
$var wire 1 X alpha [1] $end
$var wire 1 Y alpha [0] $end
$var wire 1 Z beta [7] $end
$var wire 1 [ beta [6] $end
$var wire 1 \ beta [5] $end
$var wire 1 ] beta [4] $end
$var wire 1 ^ beta [3] $end
$var wire 1 _ beta [2] $end
$var wire 1 ` beta [1] $end
$var wire 1 a beta [0] $end
$var reg 1 b valid_out $end
$var reg 8 c pixel_out [7:0] $end
$var reg 16 d I00_q [15:0] $end
$var reg 16 e I10_q [15:0] $end
$var reg 16 f I01_q [15:0] $end
$var reg 16 g I11_q [15:0] $end
$var reg 16 h alpha_q [15:0] $end
$var reg 16 i beta_q [15:0] $end
$var reg 17 j diff_x0 [16:0] $end
$var reg 17 k diff_x1 [16:0] $end
$var reg 32 l mult_ax [31:0] $end
$var reg 32 m mult_bx [31:0] $end
$var reg 16 n term_ax [15:0] $end
$var reg 16 o term_bx [15:0] $end
$var reg 16 p a_q [15:0] $end
$var reg 16 q b_q [15:0] $end
$var reg 17 r diff_y [16:0] $end
$var reg 32 s mult_by [31:0] $end
$var reg 16 t term_by [15:0] $end
$var reg 16 u v_q [15:0] $end
$var reg 17 v v_rounded [16:0] $end
$var reg 9 w pixel_int [8:0] $end
$var reg 8 x pixel_clamped [7:0] $end
$upscope $end
$upscope $end

$scope begin SIMD_CORES[2] $end
$var parameter 32 y i $end

$scope module core $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 / valid_in $end
$var wire 1 z I00 [7] $end
$var wire 1 { I00 [6] $end
$var wire 1 | I00 [5] $end
$var wire 1 } I00 [4] $end
$var wire 1 ~ I00 [3] $end
$var wire 1 !! I00 [2] $end
$var wire 1 "! I00 [1] $end
$var wire 1 #! I00 [0] $end
$var wire 1 $! I10 [7] $end
$var wire 1 %! I10 [6] $end
$var wire 1 &! I10 [5] $end
$var wire 1 '! I10 [4] $end
$var wire 1 (! I10 [3] $end
$var wire 1 )! I10 [2] $end
$var wire 1 *! I10 [1] $end
$var wire 1 +! I10 [0] $end
$var wire 1 ,! I01 [7] $end
$var wire 1 -! I01 [6] $end
$var wire 1 .! I01 [5] $end
$var wire 1 /! I01 [4] $end
$var wire 1 0! I01 [3] $end
$var wire 1 1! I01 [2] $end
$var wire 1 2! I01 [1] $end
$var wire 1 3! I01 [0] $end
$var wire 1 4! I11 [7] $end
$var wire 1 5! I11 [6] $end
$var wire 1 6! I11 [5] $end
$var wire 1 7! I11 [4] $end
$var wire 1 8! I11 [3] $end
$var wire 1 9! I11 [2] $end
$var wire 1 :! I11 [1] $end
$var wire 1 ;! I11 [0] $end
$var wire 1 <! alpha [7] $end
$var wire 1 =! alpha [6] $end
$var wire 1 >! alpha [5] $end
$var wire 1 ?! alpha [4] $end
$var wire 1 @! alpha [3] $end
$var wire 1 A! alpha [2] $end
$var wire 1 B! alpha [1] $end
$var wire 1 C! alpha [0] $end
$var wire 1 D! beta [7] $end
$var wire 1 E! beta [6] $end
$var wire 1 F! beta [5] $end
$var wire 1 G! beta [4] $end
$var wire 1 H! beta [3] $end
$var wire 1 I! beta [2] $end
$var wire 1 J! beta [1] $end
$var wire 1 K! beta [0] $end
$var reg 1 L! valid_out $end
$var reg 8 M! pixel_out [7:0] $end
$var reg 16 N! I00_q [15:0] $end
$var reg 16 O! I10_q [15:0] $end
$var reg 16 P! I01_q [15:0] $end
$var reg 16 Q! I11_q [15:0] $end
$var reg 16 R! alpha_q [15:0] $end
$var reg 16 S! beta_q [15:0] $end
$var reg 17 T! diff_x0 [16:0] $end
$var reg 17 U! diff_x1 [16:0] $end
$var reg 32 V! mult_ax [31:0] $end
$var reg 32 W! mult_bx [31:0] $end
$var reg 16 X! term_ax [15:0] $end
$var reg 16 Y! term_bx [15:0] $end
$var reg 16 Z! a_q [15:0] $end
$var reg 16 [! b_q [15:0] $end
$var reg 17 \! diff_y [16:0] $end
$var reg 32 ]! mult_by [31:0] $end
$var reg 16 ^! term_by [15:0] $end
$var reg 16 _! v_q [15:0] $end
$var reg 17 `! v_rounded [16:0] $end
$var reg 9 a! pixel_int [8:0] $end
$var reg 8 b! pixel_clamped [7:0] $end
$upscope $end
$upscope $end

$scope begin SIMD_CORES[1] $end
$var parameter 32 c! i $end

$scope module core $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 / valid_in $end
$var wire 1 d! I00 [7] $end
$var wire 1 e! I00 [6] $end
$var wire 1 f! I00 [5] $end
$var wire 1 g! I00 [4] $end
$var wire 1 h! I00 [3] $end
$var wire 1 i! I00 [2] $end
$var wire 1 j! I00 [1] $end
$var wire 1 k! I00 [0] $end
$var wire 1 l! I10 [7] $end
$var wire 1 m! I10 [6] $end
$var wire 1 n! I10 [5] $end
$var wire 1 o! I10 [4] $end
$var wire 1 p! I10 [3] $end
$var wire 1 q! I10 [2] $end
$var wire 1 r! I10 [1] $end
$var wire 1 s! I10 [0] $end
$var wire 1 t! I01 [7] $end
$var wire 1 u! I01 [6] $end
$var wire 1 v! I01 [5] $end
$var wire 1 w! I01 [4] $end
$var wire 1 x! I01 [3] $end
$var wire 1 y! I01 [2] $end
$var wire 1 z! I01 [1] $end
$var wire 1 {! I01 [0] $end
$var wire 1 |! I11 [7] $end
$var wire 1 }! I11 [6] $end
$var wire 1 ~! I11 [5] $end
$var wire 1 !" I11 [4] $end
$var wire 1 "" I11 [3] $end
$var wire 1 #" I11 [2] $end
$var wire 1 $" I11 [1] $end
$var wire 1 %" I11 [0] $end
$var wire 1 &" alpha [7] $end
$var wire 1 '" alpha [6] $end
$var wire 1 (" alpha [5] $end
$var wire 1 )" alpha [4] $end
$var wire 1 *" alpha [3] $end
$var wire 1 +" alpha [2] $end
$var wire 1 ," alpha [1] $end
$var wire 1 -" alpha [0] $end
$var wire 1 ." beta [7] $end
$var wire 1 /" beta [6] $end
$var wire 1 0" beta [5] $end
$var wire 1 1" beta [4] $end
$var wire 1 2" beta [3] $end
$var wire 1 3" beta [2] $end
$var wire 1 4" beta [1] $end
$var wire 1 5" beta [0] $end
$var reg 1 6" valid_out $end
$var reg 8 7" pixel_out [7:0] $end
$var reg 16 8" I00_q [15:0] $end
$var reg 16 9" I10_q [15:0] $end
$var reg 16 :" I01_q [15:0] $end
$var reg 16 ;" I11_q [15:0] $end
$var reg 16 <" alpha_q [15:0] $end
$var reg 16 =" beta_q [15:0] $end
$var reg 17 >" diff_x0 [16:0] $end
$var reg 17 ?" diff_x1 [16:0] $end
$var reg 32 @" mult_ax [31:0] $end
$var reg 32 A" mult_bx [31:0] $end
$var reg 16 B" term_ax [15:0] $end
$var reg 16 C" term_bx [15:0] $end
$var reg 16 D" a_q [15:0] $end
$var reg 16 E" b_q [15:0] $end
$var reg 17 F" diff_y [16:0] $end
$var reg 32 G" mult_by [31:0] $end
$var reg 16 H" term_by [15:0] $end
$var reg 16 I" v_q [15:0] $end
$var reg 17 J" v_rounded [16:0] $end
$var reg 9 K" pixel_int [8:0] $end
$var reg 8 L" pixel_clamped [7:0] $end
$upscope $end
$upscope $end

$scope begin SIMD_CORES[0] $end
$var parameter 32 M" i $end

$scope module core $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 / valid_in $end
$var wire 1 N" I00 [7] $end
$var wire 1 O" I00 [6] $end
$var wire 1 P" I00 [5] $end
$var wire 1 Q" I00 [4] $end
$var wire 1 R" I00 [3] $end
$var wire 1 S" I00 [2] $end
$var wire 1 T" I00 [1] $end
$var wire 1 U" I00 [0] $end
$var wire 1 V" I10 [7] $end
$var wire 1 W" I10 [6] $end
$var wire 1 X" I10 [5] $end
$var wire 1 Y" I10 [4] $end
$var wire 1 Z" I10 [3] $end
$var wire 1 [" I10 [2] $end
$var wire 1 \" I10 [1] $end
$var wire 1 ]" I10 [0] $end
$var wire 1 ^" I01 [7] $end
$var wire 1 _" I01 [6] $end
$var wire 1 `" I01 [5] $end
$var wire 1 a" I01 [4] $end
$var wire 1 b" I01 [3] $end
$var wire 1 c" I01 [2] $end
$var wire 1 d" I01 [1] $end
$var wire 1 e" I01 [0] $end
$var wire 1 f" I11 [7] $end
$var wire 1 g" I11 [6] $end
$var wire 1 h" I11 [5] $end
$var wire 1 i" I11 [4] $end
$var wire 1 j" I11 [3] $end
$var wire 1 k" I11 [2] $end
$var wire 1 l" I11 [1] $end
$var wire 1 m" I11 [0] $end
$var wire 1 n" alpha [7] $end
$var wire 1 o" alpha [6] $end
$var wire 1 p" alpha [5] $end
$var wire 1 q" alpha [4] $end
$var wire 1 r" alpha [3] $end
$var wire 1 s" alpha [2] $end
$var wire 1 t" alpha [1] $end
$var wire 1 u" alpha [0] $end
$var wire 1 v" beta [7] $end
$var wire 1 w" beta [6] $end
$var wire 1 x" beta [5] $end
$var wire 1 y" beta [4] $end
$var wire 1 z" beta [3] $end
$var wire 1 {" beta [2] $end
$var wire 1 |" beta [1] $end
$var wire 1 }" beta [0] $end
$var reg 1 ~" valid_out $end
$var reg 8 !# pixel_out [7:0] $end
$var reg 16 "# I00_q [15:0] $end
$var reg 16 ## I10_q [15:0] $end
$var reg 16 $# I01_q [15:0] $end
$var reg 16 %# I11_q [15:0] $end
$var reg 16 &# alpha_q [15:0] $end
$var reg 16 '# beta_q [15:0] $end
$var reg 17 (# diff_x0 [16:0] $end
$var reg 17 )# diff_x1 [16:0] $end
$var reg 32 *# mult_ax [31:0] $end
$var reg 32 +# mult_bx [31:0] $end
$var reg 16 ,# term_ax [15:0] $end
$var reg 16 -# term_bx [15:0] $end
$var reg 16 .# a_q [15:0] $end
$var reg 16 /# b_q [15:0] $end
$var reg 17 0# diff_y [16:0] $end
$var reg 32 1# mult_by [31:0] $end
$var reg 16 2# term_by [15:0] $end
$var reg 16 3# v_q [15:0] $end
$var reg 17 4# v_rounded [16:0] $end
$var reg 9 5# pixel_int [8:0] $end
$var reg 8 6# pixel_clamped [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1'
0(
0)
00
0~"
b0 !#
bx00000000 "#
bx00000000 ##
bx00000000 $#
bx00000000 %#
b0xxxxxxxx &#
b0xxxxxxxx '#
bx (#
bx )#
bx *#
bx +#
bx ,#
bx -#
bx .#
bx /#
bx 0#
bx 1#
bx 2#
bx 3#
bx 4#
bx 5#
bx 6#
06"
b0 7"
bx00000000 8"
bx00000000 9"
bx00000000 :"
bx00000000 ;"
b0xxxxxxxx <"
b0xxxxxxxx ="
bx >"
bx ?"
bx @"
bx A"
bx B"
bx C"
bx D"
bx E"
bx F"
bx G"
bx H"
bx I"
bx J"
bx K"
bx L"
0L!
b0 M!
bx00000000 N!
bx00000000 O!
bx00000000 P!
bx00000000 Q!
b0xxxxxxxx R!
b0xxxxxxxx S!
bx T!
bx U!
bx V!
bx W!
bx X!
bx Y!
bx Z!
bx [!
bx \!
bx ]!
bx ^!
bx _!
bx `!
bx a!
bx b!
0b
b0 c
bx00000000 d
bx00000000 e
bx00000000 f
bx00000000 g
b0xxxxxxxx h
b0xxxxxxxx i
bx j
bx k
bx l
bx m
bx n
bx o
bx p
bx q
bx r
bx s
bx t
bx u
bx v
bx w
bx x
b100 !
b100 "
b11 #
b11 $
b100 %
b100 ,
b0 M"
b1 c!
b10 y
b11 1
b0 *
b0 +
0-
1.
0/
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x#!
x"!
x!!
x~
x}
x|
x{
xz
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
x9
x8
x7
x6
x5
x4
x3
x2
xA
x@
x?
x>
x=
x<
x;
x:
xI
xH
xG
xF
xE
xD
xC
xB
xQ
xP
xO
xN
xM
xL
xK
xJ
xY
xX
xW
xV
xU
xT
xS
xR
xa
x`
x_
x^
x]
x\
x[
xZ
$end
#5000
1&
1-
#10000
0&
0-
#15000
1&
1-
#20000
0&
0-
#25000
1&
1-
#30000
0&
0-
#35000
1&
1-
0'
0.
0Q
1P
0O
1N
0M
1L
0K
1J
0;!
1:!
19!
08!
07!
06!
15!
04!
0%"
1$"
0#"
0""
1!"
1~!
0}!
0|!
0m"
1l"
0k"
1j"
0i"
0h"
0g"
0f"
0I
1H
0G
1F
0E
1D
0C
1B
03!
12!
11!
00!
0/!
0.!
1-!
0,!
0{!
1z!
1y!
1x!
1w!
0v!
0u!
0t!
0e"
1d"
0c"
1b"
0a"
0`"
0_"
0^"
0A
1@
0?
1>
1=
0<
1;
0:
0+!
1*!
1)!
0(!
0'!
0&!
1%!
0$!
0s!
1r!
0q!
0p!
1o!
1n!
0m!
0l!
0]"
1\"
0["
1Z"
0Y"
0X"
0W"
0V"
09
18
07
16
15
04
13
02
0#!
1"!
1!!
0~
0}
0|
1{
0z
0k!
1j!
1i!
1h!
1g!
0f!
0e!
0d!
0U"
1T"
0S"
1R"
0Q"
0P"
0O"
0N"
1a
0`
0_
0^
0]
0\
0[
1Z
1K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
15"
04"
03"
02"
01"
00"
0/"
0."
1}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
1Y
0X
0W
0V
0U
0T
0S
0R
1C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
1-"
0,"
0+"
0*"
0)"
0("
0'"
1&"
1u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
b101000000000 "#
b101000000000 ##
b101000000000 $#
b101000000000 %#
b1 &#
b1 '#
b1111000000000 8"
b11001000000000 9"
b1111000000000 :"
b11001000000000 ;"
b10000001 <"
b1 ="
b100011000000000 N!
b100011000000000 O!
b100011000000000 P!
b100011000000000 Q!
b1 R!
b1 S!
b101101000000000 d
b101101000000000 e
b1010101000000000 f
b1010101000000000 g
b1 h
b10000001 i
b0 j
b0 k
b0 l
b0 n
b101101000000000 p
b0 m
b0 o
b1010101000000000 q
b0 T!
b0 U!
b0 V!
b0 X!
b100011000000000 Z!
b0 W!
b0 Y!
b100011000000000 [!
b1010000000000 >"
b1010000000000 ?"
b10100001010000000000 @"
b101000010100 B"
b10100000010100 D"
b10100001010000000000 A"
b101000010100 C"
b10100000010100 E"
b0 (#
b0 )#
b0 *#
b0 ,#
b101000000000 .#
b0 +#
b0 -#
b101000000000 /#
b0 0#
b0 1#
b0 2#
b101000000000 3#
b0 F"
b0 G"
b0 H"
b10100000010100 I"
b0 \!
b0 ]!
b0 ^!
b100011000000000 _!
b101000000000000 r
b1010000101000000000000 s
b10100001010000 t
b1000001001010000 u
b1000001011010000 v
b10000010 w
b10000010 x
b100011010000000 `!
b1000110 a!
b1000110 b!
b10100010010100 J"
b101000 K"
b101000 L"
b101010000000 4#
b1010 5#
b1010 6#
#40000
0&
0-
#45000
1&
1-
1(
1/
#50000
0&
0-
#55000
1&
1-
1~"
b1010 !#
16"
b101000 7"
1L!
b1000110 M!
1b
b10000010 c
0(
0/
10
1)
b1 *
b10 *
b11 *
b100 *
1M
1K
0:!
09!
17!
16!
14!
1#"
0!"
1}!
1|!
0j"
1i"
1g"
1f"
1I
0H
1G
0F
1E
1C
02!
01!
1/!
1.!
1,!
0x!
0w!
1v!
1u!
1t!
1c"
1a"
1`"
1^"
1<
1:
0*!
0)!
1'!
1&!
1$!
1q!
0n!
1l!
0Z"
1V"
19
08
17
06
14
12
0"!
0!!
1}
1|
1z
0h!
1d!
1S"
1P"
1O"
0Z
1."
1v"
1R
0&"
1n"
b110111000000000 "#
b1000001000000000 ##
b1011111000000000 $#
b1101001000000000 %#
b10000001 &#
b10000001 '#
b1001011000000000 8"
b1001011000000000 9"
b1110011000000000 :"
b1110011000000000 ;"
b1 <"
b10000001 ="
b1111000000000000 N!
b1111000000000000 O!
b1111000000000000 P!
b1111000000000000 Q!
b1111010100000000 d
b1111101000000000 e
b1111010100000000 f
b1111101000000000 g
b10000001 h
b1 i
b101000000000000 s
b1010000 t
b101101001010000 u
b10100000000 j
b10100000000 k
b101000010100000000 l
b1010000101 n
b1111011110000101 p
b101000010100000000 m
b1010000101 o
b1111011110000101 q
b1111000000000000 Z!
b1111000000000000 [!
b0 >"
b0 ?"
b0 @"
b0 B"
b1001011000000000 D"
b0 A"
b0 C"
b1110011000000000 E"
b1010000000000 (#
b1010000000000 )#
b10100001010000000000 *#
b101000010100 ,#
b111100000010100 .#
b10100001010000000000 +#
b101000010100 -#
b1100100000010100 /#
b101000000000000 0#
b1010000101000000000000 1#
b10100001010000 2#
b1010000001100100 3#
b101000000000000 F"
b1010000101000000000000 G"
b10100001010000 H"
b1011111001010000 I"
b1111000000000000 _!
b0 r
b0 s
b0 t
b1111011110000101 u
b1111100000000101 v
b11111000 w
b11111000 x
b1111000010000000 `!
b11110000 a!
b11110000 b!
b1011111011010000 J"
b10111110 K"
b10111110 L"
b1010000011100100 4#
b10100000 5#
b10100000 6#
#60000
0&
0-
#65000
1&
1-
0~"
06"
0L!
0b
1(
1/
00
0)
#70000
0&
0-
#75000
1&
1-
1~"
b10100000 !#
16"
b10111110 7"
1L!
b11110000 M!
1b
b11111000 c
0(
0/
10
1)
b101 *
b110 *
b111 *
b1000 *
0P
0N
0M
0L
0K
0J
07!
06!
05!
04!
0$"
0#"
0~!
0}!
0|!
1m"
1k"
1j"
1h"
0I
0G
0E
0D
0C
0B
0/!
0.!
0-!
0,!
0z!
0y!
0v!
0u!
0t!
1e"
1_"
0@
0>
0=
0<
0;
0:
0'!
0&!
0%!
0$!
0r!
0q!
0o!
0l!
1]"
1["
1Z"
1Y"
1X"
1W"
09
07
05
04
03
02
0}
0|
0{
0z
0j!
0i!
0g!
0d!
1U"
1Q"
1N"
0a
0K!
05"
0."
0v"
0Y
0R
0C!
0-"
0n"
b1111111100000000 "#
b1111111100000000 ##
b1111111100000000 $#
b1111111100000000 %#
b1 &#
b1 '#
b0 8"
b0 9"
b0 :"
b0 ;"
b0 <"
b0 ="
b0 N!
b0 O!
b0 P!
b0 Q!
b0 R!
b0 S!
b0 d
b0 e
b0 f
b0 g
b0 h
b0 i
b0 j
b0 k
b0 l
b0 n
b0 p
b0 m
b0 o
b0 q
b0 Z!
b0 [!
b0 G"
b0 H"
b1001011000000000 I"
b0 D"
b0 E"
b101000000000000 1#
b1010000 2#
b111100001100100 3#
b0 (#
b0 )#
b0 *#
b0 ,#
b1111111100000000 .#
b0 +#
b0 -#
b1111111100000000 /#
b0 0#
b0 1#
b0 2#
b1111111100000000 3#
b1111111110000000 4#
b11111111 5#
b11111111 6#
b0 F"
b0 I"
b10000000 J"
b0 K"
b0 L"
b0 _!
b0 u
b10000000 v
b0 w
b0 x
b10000000 `!
b0 a!
b0 b!
#80000
0&
0-
#85000
1&
1-
0~"
06"
0L!
0b
1(
1/
00
0)
#90000
0&
0-
#95000
1&
1-
1~"
b11111111 !#
16"
b0 7"
1L!
b0 M!
1b
b0 c
0(
0/
10
1)
b1001 *
