# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART_VIVADO.srcs/sources_1/imports/new/uart_rx_o.v" \

sv xil_defaultlib  \
"../../../../UART_VIVADO.srcs/sources_1/imports/UART/baudgen_rx.sv" \
"../../../../UART_VIVADO.srcs/sources_1/imports/UART/baudgen_tx.sv" \
"../../../../UART_VIVADO.srcs/sources_1/imports/UART/uart_tx.sv" \
"../../../../UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
