// Seed: 411775547
module module_0 (
    input wire id_0
);
  reg id_2;
  assign id_2 = id_2;
  assign id_2 = id_2;
  reg id_4;
  always @(posedge id_3 or posedge 1) id_2 <= id_4;
  initial begin : LABEL_0
    assume #1  ((1)) $display(1, id_2, id_2);
    else;
    #1 begin : LABEL_0
      id_3 <= 1;
      $display(1'b0);
    end
  end
  assign id_2 = 'd0;
  id_5(
      .id_0(~id_2), .id_1(id_0)
  );
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output wire id_2,
    output tri1 id_3,
    input tri id_4,
    input uwire id_5,
    output tri id_6,
    output tri1 id_7,
    output wire id_8,
    output supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    input wor id_12,
    input uwire id_13,
    input wand id_14,
    inout tri1 id_15,
    input supply0 id_16,
    output wire id_17,
    input tri1 id_18,
    output tri id_19,
    input tri0 id_20,
    input uwire id_21,
    input supply1 id_22,
    output wor id_23
);
  module_0 modCall_1 (id_22);
  assign modCall_1.id_0 = 0;
endmodule
