DEFINED_PHASES=-
DESCRIPTION=Verilog compiler and simulator
EAPI=6
HOMEPAGE=http://www.veripool.org/wiki/verilator
INHERIT=multilib
IUSE=doc
KEYWORDS=~amd64 ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
SLOT=0
SRC_URI=http://www.veripool.org/ftp/verilator-4.008.tgz
_eclasses_=multilib	f8d35c2432bb32c4f1e779c4287b31ec	toolchain-funcs	e867df3870e8ff04a5b94f925be8b06a
_md5_=f96d4351953013a383525228734d0802
