// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [15:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln248_fu_1213_p2;
wire   [0:0] icmp_ln252_fu_1228_p2;
reg    ap_predicate_op64_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln248_reg_3630;
reg   [0:0] icmp_ln248_reg_3630_pp0_iter3_reg;
reg   [0:0] icmp_ln289_reg_3682;
reg   [0:0] icmp_ln289_reg_3682_pp0_iter3_reg;
reg    ap_predicate_op715_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [14:0] p_ZL7threshs_0_q0;
wire   [5:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [14:0] p_ZL7threshs_1_q0;
wire   [5:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [14:0] p_ZL7threshs_2_q0;
wire   [5:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [14:0] p_ZL7threshs_3_q0;
wire   [5:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [14:0] p_ZL7threshs_4_q0;
wire   [5:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [14:0] p_ZL7threshs_5_q0;
wire   [5:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [13:0] p_ZL7threshs_6_q0;
wire   [5:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [13:0] p_ZL7threshs_7_q0;
wire   [5:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [13:0] p_ZL7threshs_8_q0;
wire   [5:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [13:0] p_ZL7threshs_9_q0;
wire   [5:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [13:0] p_ZL7threshs_10_q0;
wire   [5:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [13:0] p_ZL7threshs_11_q0;
wire   [5:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [13:0] p_ZL7threshs_12_q0;
wire   [5:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [13:0] p_ZL7threshs_13_q0;
wire   [5:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [13:0] p_ZL7threshs_14_q0;
wire   [5:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [13:0] p_ZL7threshs_15_q0;
wire   [5:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [13:0] p_ZL7threshs_16_q0;
wire   [5:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [13:0] p_ZL7threshs_17_q0;
wire   [5:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [13:0] p_ZL7threshs_18_q0;
wire   [5:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [12:0] p_ZL7threshs_19_q0;
wire   [5:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [12:0] p_ZL7threshs_20_q0;
wire   [5:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [12:0] p_ZL7threshs_21_q0;
wire   [5:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [12:0] p_ZL7threshs_22_q0;
wire   [5:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [12:0] p_ZL7threshs_23_q0;
wire   [5:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [12:0] p_ZL7threshs_24_q0;
wire   [5:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [12:0] p_ZL7threshs_25_q0;
wire   [5:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [11:0] p_ZL7threshs_26_q0;
wire   [5:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [11:0] p_ZL7threshs_27_q0;
wire   [5:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [11:0] p_ZL7threshs_28_q0;
wire   [5:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [10:0] p_ZL7threshs_29_q0;
wire   [5:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [9:0] p_ZL7threshs_30_q0;
wire   [5:0] p_ZL7threshs_31_address0;
reg    p_ZL7threshs_31_ce0;
wire   [8:0] p_ZL7threshs_31_q0;
wire   [5:0] p_ZL7threshs_32_address0;
reg    p_ZL7threshs_32_ce0;
wire   [7:0] p_ZL7threshs_32_q0;
wire   [5:0] p_ZL7threshs_33_address0;
reg    p_ZL7threshs_33_ce0;
wire   [6:0] p_ZL7threshs_33_q0;
wire   [5:0] p_ZL7threshs_34_address0;
reg    p_ZL7threshs_34_ce0;
wire   [8:0] p_ZL7threshs_34_q0;
wire   [5:0] p_ZL7threshs_35_address0;
reg    p_ZL7threshs_35_ce0;
wire   [10:0] p_ZL7threshs_35_q0;
wire   [5:0] p_ZL7threshs_36_address0;
reg    p_ZL7threshs_36_ce0;
wire   [10:0] p_ZL7threshs_36_q0;
wire   [5:0] p_ZL7threshs_37_address0;
reg    p_ZL7threshs_37_ce0;
wire   [9:0] p_ZL7threshs_37_q0;
wire   [5:0] p_ZL7threshs_38_address0;
reg    p_ZL7threshs_38_ce0;
wire   [11:0] p_ZL7threshs_38_q0;
wire   [5:0] p_ZL7threshs_39_address0;
reg    p_ZL7threshs_39_ce0;
wire   [11:0] p_ZL7threshs_39_q0;
wire   [5:0] p_ZL7threshs_40_address0;
reg    p_ZL7threshs_40_ce0;
wire   [11:0] p_ZL7threshs_40_q0;
wire   [5:0] p_ZL7threshs_41_address0;
reg    p_ZL7threshs_41_ce0;
wire   [11:0] p_ZL7threshs_41_q0;
wire   [5:0] p_ZL7threshs_42_address0;
reg    p_ZL7threshs_42_ce0;
wire   [10:0] p_ZL7threshs_42_q0;
wire   [5:0] p_ZL7threshs_43_address0;
reg    p_ZL7threshs_43_ce0;
wire   [9:0] p_ZL7threshs_43_q0;
wire   [5:0] p_ZL7threshs_44_address0;
reg    p_ZL7threshs_44_ce0;
wire   [8:0] p_ZL7threshs_44_q0;
wire   [5:0] p_ZL7threshs_45_address0;
reg    p_ZL7threshs_45_ce0;
wire   [12:0] p_ZL7threshs_45_q0;
wire   [5:0] p_ZL7threshs_46_address0;
reg    p_ZL7threshs_46_ce0;
wire   [12:0] p_ZL7threshs_46_q0;
wire   [5:0] p_ZL7threshs_47_address0;
reg    p_ZL7threshs_47_ce0;
wire   [12:0] p_ZL7threshs_47_q0;
wire   [5:0] p_ZL7threshs_48_address0;
reg    p_ZL7threshs_48_ce0;
wire   [12:0] p_ZL7threshs_48_q0;
wire   [5:0] p_ZL7threshs_49_address0;
reg    p_ZL7threshs_49_ce0;
wire   [12:0] p_ZL7threshs_49_q0;
wire   [5:0] p_ZL7threshs_50_address0;
reg    p_ZL7threshs_50_ce0;
wire   [12:0] p_ZL7threshs_50_q0;
wire   [5:0] p_ZL7threshs_51_address0;
reg    p_ZL7threshs_51_ce0;
wire   [11:0] p_ZL7threshs_51_q0;
wire   [5:0] p_ZL7threshs_52_address0;
reg    p_ZL7threshs_52_ce0;
wire   [11:0] p_ZL7threshs_52_q0;
wire   [5:0] p_ZL7threshs_53_address0;
reg    p_ZL7threshs_53_ce0;
wire   [11:0] p_ZL7threshs_53_q0;
wire   [5:0] p_ZL7threshs_54_address0;
reg    p_ZL7threshs_54_ce0;
wire   [11:0] p_ZL7threshs_54_q0;
wire   [5:0] p_ZL7threshs_55_address0;
reg    p_ZL7threshs_55_ce0;
wire   [10:0] p_ZL7threshs_55_q0;
wire   [5:0] p_ZL7threshs_56_address0;
reg    p_ZL7threshs_56_ce0;
wire   [9:0] p_ZL7threshs_56_q0;
wire   [5:0] p_ZL7threshs_57_address0;
reg    p_ZL7threshs_57_ce0;
wire   [7:0] p_ZL7threshs_57_q0;
wire   [5:0] p_ZL7threshs_58_address0;
reg    p_ZL7threshs_58_ce0;
wire   [13:0] p_ZL7threshs_58_q0;
wire   [5:0] p_ZL7threshs_59_address0;
reg    p_ZL7threshs_59_ce0;
wire   [13:0] p_ZL7threshs_59_q0;
wire   [5:0] p_ZL7threshs_60_address0;
reg    p_ZL7threshs_60_ce0;
wire   [13:0] p_ZL7threshs_60_q0;
wire   [5:0] p_ZL7threshs_61_address0;
reg    p_ZL7threshs_61_ce0;
wire   [13:0] p_ZL7threshs_61_q0;
wire   [5:0] p_ZL7threshs_62_address0;
reg    p_ZL7threshs_62_ce0;
wire   [13:0] p_ZL7threshs_62_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_3630_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_3630_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_3630_pp0_iter2_reg;
wire   [11:0] tmp_fu_1285_p18;
wire   [11:0] tmp_2_fu_1323_p1;
wire   [3:0] trunc_ln256_fu_1327_p1;
wire   [0:0] icmp_ln271_fu_1414_p2;
reg   [0:0] icmp_ln271_reg_3667;
reg   [0:0] icmp_ln271_reg_3667_pp0_iter1_reg;
wire   [5:0] local_temp_V_fu_1420_p1;
reg  signed [5:0] local_temp_V_reg_3672;
reg  signed [5:0] local_temp_V_1_reg_3677;
wire   [0:0] icmp_ln289_fu_1440_p2;
reg   [0:0] icmp_ln289_reg_3682_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_3682_pp0_iter2_reg;
reg   [31:0] nf_1_load_reg_3686;
wire   [12:0] add_ln886_fu_1537_p2;
reg   [12:0] add_ln886_reg_3691;
wire   [0:0] icmp_ln1085_fu_1632_p2;
reg   [0:0] icmp_ln1085_reg_4011;
wire   [0:0] icmp_ln1085_1_fu_1642_p2;
reg   [0:0] icmp_ln1085_1_reg_4016;
wire   [0:0] icmp_ln1085_2_fu_1652_p2;
reg   [0:0] icmp_ln1085_2_reg_4021;
wire   [0:0] icmp_ln1085_3_fu_1662_p2;
reg   [0:0] icmp_ln1085_3_reg_4026;
wire   [0:0] icmp_ln1085_4_fu_1672_p2;
reg   [0:0] icmp_ln1085_4_reg_4031;
wire   [0:0] icmp_ln1085_5_fu_1682_p2;
reg   [0:0] icmp_ln1085_5_reg_4036;
wire   [0:0] icmp_ln1085_6_fu_1692_p2;
reg   [0:0] icmp_ln1085_6_reg_4041;
wire   [0:0] icmp_ln1085_15_fu_1862_p2;
reg   [0:0] icmp_ln1085_15_reg_4046;
wire   [0:0] icmp_ln1085_16_fu_1872_p2;
reg   [0:0] icmp_ln1085_16_reg_4051;
wire   [0:0] icmp_ln1085_17_fu_1882_p2;
reg   [0:0] icmp_ln1085_17_reg_4056;
wire   [0:0] icmp_ln1085_18_fu_1892_p2;
reg   [0:0] icmp_ln1085_18_reg_4061;
wire   [0:0] icmp_ln1085_19_fu_1902_p2;
reg   [0:0] icmp_ln1085_19_reg_4066;
wire   [0:0] icmp_ln1085_20_fu_1912_p2;
reg   [0:0] icmp_ln1085_20_reg_4071;
wire   [0:0] icmp_ln1085_21_fu_1922_p2;
reg   [0:0] icmp_ln1085_21_reg_4076;
wire   [0:0] icmp_ln1085_22_fu_1932_p2;
reg   [0:0] icmp_ln1085_22_reg_4081;
wire   [0:0] icmp_ln1085_23_fu_1942_p2;
reg   [0:0] icmp_ln1085_23_reg_4086;
wire   [0:0] icmp_ln1085_24_fu_1952_p2;
reg   [0:0] icmp_ln1085_24_reg_4091;
wire   [0:0] icmp_ln1085_25_fu_1962_p2;
reg   [0:0] icmp_ln1085_25_reg_4096;
wire   [0:0] icmp_ln1085_26_fu_1972_p2;
reg   [0:0] icmp_ln1085_26_reg_4101;
wire   [0:0] icmp_ln1085_27_fu_1982_p2;
reg   [0:0] icmp_ln1085_27_reg_4106;
wire   [0:0] icmp_ln1085_28_fu_1992_p2;
reg   [0:0] icmp_ln1085_28_reg_4111;
wire   [0:0] icmp_ln1085_29_fu_2002_p2;
reg   [0:0] icmp_ln1085_29_reg_4116;
wire   [0:0] icmp_ln1085_30_fu_2012_p2;
reg   [0:0] icmp_ln1085_30_reg_4121;
wire   [1:0] add_ln886_8_fu_2710_p2;
reg   [1:0] add_ln886_8_reg_4126;
wire   [1:0] add_ln886_9_fu_2716_p2;
reg   [1:0] add_ln886_9_reg_4131;
wire   [1:0] add_ln886_11_fu_2722_p2;
reg   [1:0] add_ln886_11_reg_4136;
wire   [1:0] add_ln886_12_fu_2728_p2;
reg   [1:0] add_ln886_12_reg_4141;
wire   [1:0] add_ln886_32_fu_2734_p2;
reg   [1:0] add_ln886_32_reg_4146;
wire   [1:0] add_ln886_33_fu_2740_p2;
reg   [1:0] add_ln886_33_reg_4151;
wire   [1:0] add_ln886_35_fu_2746_p2;
reg   [1:0] add_ln886_35_reg_4156;
wire   [1:0] add_ln886_36_fu_2752_p2;
reg   [1:0] add_ln886_36_reg_4161;
wire   [1:0] add_ln886_39_fu_2758_p2;
reg   [1:0] add_ln886_39_reg_4166;
wire   [1:0] add_ln886_40_fu_2764_p2;
reg   [1:0] add_ln886_40_reg_4171;
wire   [1:0] add_ln886_42_fu_2770_p2;
reg   [1:0] add_ln886_42_reg_4176;
wire   [1:0] add_ln886_43_fu_2776_p2;
reg   [1:0] add_ln886_43_reg_4181;
wire   [1:0] add_ln886_47_fu_2782_p2;
reg   [1:0] add_ln886_47_reg_4186;
wire   [1:0] add_ln886_48_fu_2788_p2;
reg   [1:0] add_ln886_48_reg_4191;
wire   [1:0] add_ln886_50_fu_2794_p2;
reg   [1:0] add_ln886_50_reg_4196;
wire   [1:0] add_ln886_51_fu_2800_p2;
reg   [1:0] add_ln886_51_reg_4201;
wire   [1:0] add_ln886_54_fu_2806_p2;
reg   [1:0] add_ln886_54_reg_4206;
wire   [1:0] add_ln886_55_fu_2812_p2;
reg   [1:0] add_ln886_55_reg_4211;
wire   [1:0] add_ln886_57_fu_2818_p2;
reg   [1:0] add_ln886_57_reg_4216;
wire   [1:0] add_ln886_58_fu_2824_p2;
reg   [1:0] add_ln886_58_reg_4221;
wire   [5:0] add_ln886_15_fu_3140_p2;
reg   [5:0] add_ln886_15_reg_4226;
wire   [4:0] add_ln886_30_fu_3286_p2;
reg   [4:0] add_ln886_30_reg_4231;
wire   [5:0] add_ln886_62_fu_3480_p2;
reg   [5:0] add_ln886_62_reg_4236;
wire   [11:0] ap_phi_reg_pp0_iter0_inElem_reg_1156;
reg   [11:0] ap_phi_reg_pp0_iter1_inElem_reg_1156;
wire   [63:0] idxprom2_i_fu_1543_p1;
reg   [31:0] sf_fu_238;
wire   [31:0] sf_1_fu_1434_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [14:0] i_fu_242;
wire   [14:0] i_2_fu_1219_p2;
reg   [14:0] ap_sig_allocacmp_i_1;
reg   [16:0] accu_V_1_fu_246;
wire   [16:0] accu_V_fu_1622_p2;
reg   [11:0] inputBuf_V_fu_250;
reg   [11:0] inputBuf_V_1_fu_254;
reg   [11:0] inputBuf_V_2_fu_258;
reg   [11:0] inputBuf_V_3_fu_262;
reg   [11:0] inputBuf_V_4_fu_266;
reg   [11:0] inputBuf_V_5_fu_270;
reg   [11:0] inputBuf_V_6_fu_274;
reg   [11:0] inputBuf_V_7_fu_278;
reg   [11:0] inputBuf_V_8_fu_282;
reg   [11:0] inputBuf_V_9_fu_286;
reg   [11:0] inputBuf_V_10_fu_290;
reg   [11:0] inputBuf_V_11_fu_294;
reg   [11:0] inputBuf_V_12_fu_298;
reg   [11:0] inputBuf_V_13_fu_302;
reg   [11:0] inputBuf_V_14_fu_306;
reg   [11:0] inputBuf_V_15_fu_310;
reg   [31:0] nf_1_fu_314;
wire   [31:0] nf_2_fu_1466_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_1454_p2;
wire   [0:0] icmp_ln301_fu_1460_p2;
wire   [5:0] r_V_fu_1489_p1;
wire   [5:0] ret_V_fu_1500_p0;
wire  signed [11:0] ret_V_fu_1500_p2;
wire   [5:0] r_V_1_fu_1510_p4;
wire   [5:0] ret_V_1_fu_1527_p0;
wire  signed [11:0] ret_V_1_fu_1527_p2;
wire  signed [12:0] sext_ln674_fu_1506_p1;
wire  signed [12:0] sext_ln886_fu_1533_p1;
wire  signed [16:0] sext_ln886_1_fu_1619_p1;
wire   [16:0] select_ln271_fu_1612_p3;
wire  signed [16:0] sext_ln1085_fu_1628_p1;
wire  signed [16:0] sext_ln1085_1_fu_1638_p1;
wire  signed [16:0] sext_ln1085_2_fu_1648_p1;
wire  signed [16:0] sext_ln1085_3_fu_1658_p1;
wire  signed [16:0] sext_ln1085_4_fu_1668_p1;
wire  signed [16:0] sext_ln1085_5_fu_1678_p1;
wire  signed [16:0] sext_ln1085_6_fu_1688_p1;
wire  signed [16:0] sext_ln1085_7_fu_1698_p1;
wire   [0:0] icmp_ln1085_7_fu_1702_p2;
wire   [0:0] xor_ln1085_7_fu_1708_p2;
wire  signed [16:0] sext_ln1085_8_fu_1718_p1;
wire   [0:0] icmp_ln1085_8_fu_1722_p2;
wire   [0:0] xor_ln1085_8_fu_1728_p2;
wire  signed [16:0] sext_ln1085_9_fu_1738_p1;
wire   [0:0] icmp_ln1085_9_fu_1742_p2;
wire   [0:0] xor_ln1085_9_fu_1748_p2;
wire  signed [16:0] sext_ln1085_10_fu_1758_p1;
wire   [0:0] icmp_ln1085_10_fu_1762_p2;
wire   [0:0] xor_ln1085_10_fu_1768_p2;
wire  signed [16:0] sext_ln1085_11_fu_1778_p1;
wire   [0:0] icmp_ln1085_11_fu_1782_p2;
wire   [0:0] xor_ln1085_11_fu_1788_p2;
wire  signed [16:0] sext_ln1085_12_fu_1798_p1;
wire   [0:0] icmp_ln1085_12_fu_1802_p2;
wire   [0:0] xor_ln1085_12_fu_1808_p2;
wire  signed [16:0] sext_ln1085_13_fu_1818_p1;
wire   [0:0] icmp_ln1085_13_fu_1822_p2;
wire   [0:0] xor_ln1085_13_fu_1828_p2;
wire  signed [16:0] sext_ln1085_14_fu_1838_p1;
wire   [0:0] icmp_ln1085_14_fu_1842_p2;
wire   [0:0] xor_ln1085_14_fu_1848_p2;
wire  signed [16:0] sext_ln1085_15_fu_1858_p1;
wire  signed [16:0] sext_ln1085_16_fu_1868_p1;
wire  signed [16:0] sext_ln1085_17_fu_1878_p1;
wire  signed [16:0] sext_ln1085_18_fu_1888_p1;
wire  signed [16:0] sext_ln1085_19_fu_1898_p1;
wire  signed [16:0] sext_ln1085_20_fu_1908_p1;
wire  signed [16:0] sext_ln1085_21_fu_1918_p1;
wire  signed [16:0] sext_ln1085_22_fu_1928_p1;
wire  signed [16:0] sext_ln1085_23_fu_1938_p1;
wire  signed [16:0] sext_ln1085_24_fu_1948_p1;
wire  signed [16:0] sext_ln1085_25_fu_1958_p1;
wire  signed [16:0] sext_ln1085_26_fu_1968_p1;
wire  signed [16:0] sext_ln1085_27_fu_1978_p1;
wire  signed [16:0] sext_ln1085_28_fu_1988_p1;
wire  signed [16:0] sext_ln1085_29_fu_1998_p1;
wire  signed [16:0] sext_ln1085_30_fu_2008_p1;
wire  signed [16:0] sext_ln1085_31_fu_2018_p1;
wire   [0:0] icmp_ln1085_31_fu_2022_p2;
wire   [0:0] xor_ln1085_31_fu_2028_p2;
wire   [16:0] zext_ln1085_fu_2038_p1;
wire   [0:0] icmp_ln1085_32_fu_2042_p2;
wire   [0:0] xor_ln1085_32_fu_2048_p2;
wire  signed [8:0] sext_ln1085_32_fu_2058_p1;
wire   [16:0] zext_ln1085_1_fu_2062_p1;
wire   [0:0] icmp_ln1085_33_fu_2066_p2;
wire   [0:0] xor_ln1085_33_fu_2072_p2;
wire  signed [9:0] sext_ln1085_33_fu_2082_p1;
wire   [16:0] zext_ln1085_2_fu_2086_p1;
wire   [0:0] icmp_ln1085_34_fu_2090_p2;
wire   [0:0] xor_ln1085_34_fu_2096_p2;
wire   [16:0] zext_ln1085_3_fu_2106_p1;
wire   [0:0] icmp_ln1085_35_fu_2110_p2;
wire   [0:0] xor_ln1085_35_fu_2116_p2;
wire   [16:0] zext_ln1085_4_fu_2126_p1;
wire   [0:0] icmp_ln1085_36_fu_2130_p2;
wire   [0:0] xor_ln1085_36_fu_2136_p2;
wire  signed [10:0] sext_ln1085_34_fu_2146_p1;
wire   [16:0] zext_ln1085_5_fu_2150_p1;
wire   [0:0] icmp_ln1085_37_fu_2154_p2;
wire   [0:0] xor_ln1085_37_fu_2160_p2;
wire   [16:0] zext_ln1085_6_fu_2170_p1;
wire   [0:0] icmp_ln1085_38_fu_2174_p2;
wire   [0:0] xor_ln1085_38_fu_2180_p2;
wire   [16:0] zext_ln1085_7_fu_2190_p1;
wire   [0:0] icmp_ln1085_39_fu_2194_p2;
wire   [0:0] xor_ln1085_39_fu_2200_p2;
wire   [16:0] zext_ln1085_8_fu_2210_p1;
wire   [0:0] icmp_ln1085_40_fu_2214_p2;
wire   [0:0] xor_ln1085_40_fu_2220_p2;
wire   [16:0] zext_ln1085_9_fu_2230_p1;
wire   [0:0] icmp_ln1085_41_fu_2234_p2;
wire   [0:0] xor_ln1085_41_fu_2240_p2;
wire  signed [11:0] sext_ln1085_35_fu_2250_p1;
wire   [16:0] zext_ln1085_10_fu_2254_p1;
wire   [0:0] icmp_ln1085_42_fu_2258_p2;
wire   [0:0] xor_ln1085_42_fu_2264_p2;
wire  signed [11:0] sext_ln1085_36_fu_2274_p1;
wire   [16:0] zext_ln1085_11_fu_2278_p1;
wire   [0:0] icmp_ln1085_43_fu_2282_p2;
wire   [0:0] xor_ln1085_43_fu_2288_p2;
wire  signed [11:0] sext_ln1085_37_fu_2298_p1;
wire   [16:0] zext_ln1085_12_fu_2302_p1;
wire   [0:0] icmp_ln1085_44_fu_2306_p2;
wire   [0:0] xor_ln1085_44_fu_2312_p2;
wire   [16:0] zext_ln1085_13_fu_2322_p1;
wire   [0:0] icmp_ln1085_45_fu_2326_p2;
wire   [0:0] xor_ln1085_45_fu_2332_p2;
wire   [16:0] zext_ln1085_14_fu_2342_p1;
wire   [0:0] icmp_ln1085_46_fu_2346_p2;
wire   [0:0] xor_ln1085_46_fu_2352_p2;
wire   [16:0] zext_ln1085_15_fu_2362_p1;
wire   [0:0] icmp_ln1085_47_fu_2366_p2;
wire   [0:0] xor_ln1085_47_fu_2372_p2;
wire   [16:0] zext_ln1085_16_fu_2382_p1;
wire   [0:0] icmp_ln1085_48_fu_2386_p2;
wire   [0:0] xor_ln1085_48_fu_2392_p2;
wire   [16:0] zext_ln1085_17_fu_2402_p1;
wire   [0:0] icmp_ln1085_49_fu_2406_p2;
wire   [0:0] xor_ln1085_49_fu_2412_p2;
wire   [16:0] zext_ln1085_18_fu_2422_p1;
wire   [0:0] icmp_ln1085_50_fu_2426_p2;
wire   [0:0] xor_ln1085_50_fu_2432_p2;
wire  signed [12:0] sext_ln1085_38_fu_2442_p1;
wire   [16:0] zext_ln1085_19_fu_2446_p1;
wire   [0:0] icmp_ln1085_51_fu_2450_p2;
wire   [0:0] xor_ln1085_51_fu_2456_p2;
wire  signed [12:0] sext_ln1085_39_fu_2466_p1;
wire   [16:0] zext_ln1085_20_fu_2470_p1;
wire   [0:0] icmp_ln1085_52_fu_2474_p2;
wire   [0:0] xor_ln1085_52_fu_2480_p2;
wire  signed [12:0] sext_ln1085_40_fu_2490_p1;
wire   [16:0] zext_ln1085_21_fu_2494_p1;
wire   [0:0] icmp_ln1085_53_fu_2498_p2;
wire   [0:0] xor_ln1085_53_fu_2504_p2;
wire  signed [12:0] sext_ln1085_41_fu_2514_p1;
wire   [16:0] zext_ln1085_22_fu_2518_p1;
wire   [0:0] icmp_ln1085_54_fu_2522_p2;
wire   [0:0] xor_ln1085_54_fu_2528_p2;
wire  signed [12:0] sext_ln1085_42_fu_2538_p1;
wire   [16:0] zext_ln1085_23_fu_2542_p1;
wire   [0:0] icmp_ln1085_55_fu_2546_p2;
wire   [0:0] xor_ln1085_55_fu_2552_p2;
wire  signed [12:0] sext_ln1085_43_fu_2562_p1;
wire   [16:0] zext_ln1085_24_fu_2566_p1;
wire   [0:0] icmp_ln1085_56_fu_2570_p2;
wire   [0:0] xor_ln1085_56_fu_2576_p2;
wire  signed [12:0] sext_ln1085_44_fu_2586_p1;
wire   [16:0] zext_ln1085_25_fu_2590_p1;
wire   [0:0] icmp_ln1085_57_fu_2594_p2;
wire   [0:0] xor_ln1085_57_fu_2600_p2;
wire   [16:0] zext_ln1085_26_fu_2610_p1;
wire   [0:0] icmp_ln1085_58_fu_2614_p2;
wire   [0:0] xor_ln1085_58_fu_2620_p2;
wire   [16:0] zext_ln1085_27_fu_2630_p1;
wire   [0:0] icmp_ln1085_59_fu_2634_p2;
wire   [0:0] xor_ln1085_59_fu_2640_p2;
wire   [16:0] zext_ln1085_28_fu_2650_p1;
wire   [0:0] icmp_ln1085_60_fu_2654_p2;
wire   [0:0] xor_ln1085_60_fu_2660_p2;
wire   [16:0] zext_ln1085_29_fu_2670_p1;
wire   [0:0] icmp_ln1085_61_fu_2674_p2;
wire   [0:0] xor_ln1085_61_fu_2680_p2;
wire   [16:0] zext_ln1085_30_fu_2690_p1;
wire   [0:0] icmp_ln1085_62_fu_2694_p2;
wire   [0:0] xor_ln1085_62_fu_2700_p2;
wire   [1:0] zext_ln218_6_fu_1714_p1;
wire   [1:0] zext_ln218_7_fu_1734_p1;
wire   [1:0] zext_ln218_8_fu_1754_p1;
wire   [1:0] zext_ln218_9_fu_1774_p1;
wire   [1:0] zext_ln218_10_fu_1794_p1;
wire   [1:0] zext_ln218_11_fu_1814_p1;
wire   [1:0] zext_ln218_12_fu_1834_p1;
wire   [1:0] zext_ln218_13_fu_1854_p1;
wire   [1:0] zext_ln218_30_fu_2034_p1;
wire   [1:0] zext_ln218_31_fu_2054_p1;
wire   [1:0] zext_ln218_32_fu_2078_p1;
wire   [1:0] zext_ln218_33_fu_2102_p1;
wire   [1:0] zext_ln218_34_fu_2122_p1;
wire   [1:0] zext_ln218_35_fu_2142_p1;
wire   [1:0] zext_ln218_36_fu_2166_p1;
wire   [1:0] zext_ln218_37_fu_2186_p1;
wire   [1:0] zext_ln218_38_fu_2206_p1;
wire   [1:0] zext_ln218_39_fu_2226_p1;
wire   [1:0] zext_ln218_40_fu_2246_p1;
wire   [1:0] zext_ln218_41_fu_2270_p1;
wire   [1:0] zext_ln218_42_fu_2294_p1;
wire   [1:0] zext_ln218_43_fu_2318_p1;
wire   [1:0] zext_ln218_44_fu_2338_p1;
wire   [1:0] zext_ln218_45_fu_2358_p1;
wire   [1:0] zext_ln218_46_fu_2378_p1;
wire   [1:0] zext_ln218_47_fu_2398_p1;
wire   [1:0] zext_ln218_48_fu_2418_p1;
wire   [1:0] zext_ln218_49_fu_2438_p1;
wire   [1:0] zext_ln218_50_fu_2462_p1;
wire   [1:0] zext_ln218_51_fu_2486_p1;
wire   [1:0] zext_ln218_52_fu_2510_p1;
wire   [1:0] zext_ln218_53_fu_2534_p1;
wire   [1:0] zext_ln218_54_fu_2558_p1;
wire   [1:0] zext_ln218_55_fu_2582_p1;
wire   [1:0] zext_ln218_56_fu_2606_p1;
wire   [1:0] zext_ln218_57_fu_2626_p1;
wire   [1:0] zext_ln218_58_fu_2646_p1;
wire   [1:0] zext_ln218_59_fu_2666_p1;
wire   [1:0] zext_ln218_60_fu_2686_p1;
wire   [1:0] zext_ln886_fu_2706_p1;
wire   [0:0] xor_ln1085_fu_2835_p2;
wire   [0:0] xor_ln1085_1_fu_2848_p2;
wire   [0:0] xor_ln1085_2_fu_2857_p2;
wire   [0:0] xor_ln1085_3_fu_2866_p2;
wire   [0:0] xor_ln1085_4_fu_2875_p2;
wire   [0:0] xor_ln1085_5_fu_2884_p2;
wire   [0:0] xor_ln1085_6_fu_2893_p2;
wire   [0:0] xor_ln1085_15_fu_2902_p2;
wire   [0:0] xor_ln1085_16_fu_2911_p2;
wire   [0:0] xor_ln1085_17_fu_2920_p2;
wire   [0:0] xor_ln1085_18_fu_2929_p2;
wire   [0:0] xor_ln1085_19_fu_2938_p2;
wire   [0:0] xor_ln1085_20_fu_2947_p2;
wire   [0:0] xor_ln1085_21_fu_2956_p2;
wire   [0:0] xor_ln1085_22_fu_2965_p2;
wire   [0:0] xor_ln1085_23_fu_2974_p2;
wire   [0:0] xor_ln1085_24_fu_2983_p2;
wire   [0:0] xor_ln1085_25_fu_2992_p2;
wire   [0:0] xor_ln1085_26_fu_3001_p2;
wire   [0:0] xor_ln1085_27_fu_3010_p2;
wire   [0:0] xor_ln1085_28_fu_3019_p2;
wire   [0:0] xor_ln1085_29_fu_3028_p2;
wire   [0:0] xor_ln1085_30_fu_3037_p2;
wire   [1:0] zext_ln218_fu_2853_p1;
wire   [1:0] zext_ln218_1_fu_2862_p1;
wire   [1:0] add_ln886_2_fu_3046_p2;
wire   [5:0] zext_ln886_1_fu_3052_p1;
wire   [5:0] result_V_fu_2840_p3;
wire   [1:0] zext_ln218_2_fu_2871_p1;
wire   [1:0] zext_ln218_3_fu_2880_p1;
wire   [1:0] add_ln886_4_fu_3062_p2;
wire   [1:0] zext_ln218_4_fu_2889_p1;
wire   [1:0] zext_ln218_5_fu_2898_p1;
wire   [1:0] add_ln886_5_fu_3072_p2;
wire   [2:0] zext_ln886_3_fu_3078_p1;
wire   [2:0] zext_ln886_2_fu_3068_p1;
wire   [2:0] add_ln886_6_fu_3082_p2;
wire   [5:0] zext_ln886_4_fu_3088_p1;
wire   [5:0] add_ln886_3_fu_3056_p2;
wire   [2:0] zext_ln886_6_fu_3101_p1;
wire   [2:0] zext_ln886_5_fu_3098_p1;
wire   [2:0] add_ln886_10_fu_3104_p2;
wire   [2:0] zext_ln886_9_fu_3117_p1;
wire   [2:0] zext_ln886_8_fu_3114_p1;
wire   [2:0] add_ln886_13_fu_3120_p2;
wire   [3:0] zext_ln886_10_fu_3126_p1;
wire   [3:0] zext_ln886_7_fu_3110_p1;
wire   [3:0] add_ln886_14_fu_3130_p2;
wire   [5:0] zext_ln886_11_fu_3136_p1;
wire   [5:0] add_ln886_7_fu_3092_p2;
wire   [1:0] zext_ln218_14_fu_2907_p1;
wire   [1:0] zext_ln218_15_fu_2916_p1;
wire   [1:0] add_ln886_16_fu_3146_p2;
wire   [1:0] zext_ln218_16_fu_2925_p1;
wire   [1:0] zext_ln218_17_fu_2934_p1;
wire   [1:0] add_ln886_17_fu_3156_p2;
wire   [2:0] zext_ln886_13_fu_3162_p1;
wire   [2:0] zext_ln886_12_fu_3152_p1;
wire   [2:0] add_ln886_18_fu_3166_p2;
wire   [1:0] zext_ln218_18_fu_2943_p1;
wire   [1:0] zext_ln218_19_fu_2952_p1;
wire   [1:0] add_ln886_19_fu_3176_p2;
wire   [1:0] zext_ln218_20_fu_2961_p1;
wire   [1:0] zext_ln218_21_fu_2970_p1;
wire   [1:0] add_ln886_20_fu_3186_p2;
wire   [2:0] zext_ln886_16_fu_3192_p1;
wire   [2:0] zext_ln886_15_fu_3182_p1;
wire   [2:0] add_ln886_21_fu_3196_p2;
wire   [3:0] zext_ln886_17_fu_3202_p1;
wire   [3:0] zext_ln886_14_fu_3172_p1;
wire   [3:0] add_ln886_22_fu_3206_p2;
wire   [1:0] zext_ln218_22_fu_2979_p1;
wire   [1:0] zext_ln218_23_fu_2988_p1;
wire   [1:0] add_ln886_23_fu_3216_p2;
wire   [1:0] zext_ln218_24_fu_2997_p1;
wire   [1:0] zext_ln218_25_fu_3006_p1;
wire   [1:0] add_ln886_24_fu_3226_p2;
wire   [2:0] zext_ln886_20_fu_3232_p1;
wire   [2:0] zext_ln886_19_fu_3222_p1;
wire   [2:0] add_ln886_25_fu_3236_p2;
wire   [1:0] zext_ln218_26_fu_3015_p1;
wire   [1:0] zext_ln218_27_fu_3024_p1;
wire   [1:0] add_ln886_26_fu_3246_p2;
wire   [1:0] zext_ln218_28_fu_3033_p1;
wire   [1:0] zext_ln218_29_fu_3042_p1;
wire   [1:0] add_ln886_27_fu_3256_p2;
wire   [2:0] zext_ln886_23_fu_3262_p1;
wire   [2:0] zext_ln886_22_fu_3252_p1;
wire   [2:0] add_ln886_28_fu_3266_p2;
wire   [3:0] zext_ln886_24_fu_3272_p1;
wire   [3:0] zext_ln886_21_fu_3242_p1;
wire   [3:0] add_ln886_29_fu_3276_p2;
wire   [4:0] zext_ln886_25_fu_3282_p1;
wire   [4:0] zext_ln886_18_fu_3212_p1;
wire   [2:0] zext_ln886_28_fu_3295_p1;
wire   [2:0] zext_ln886_27_fu_3292_p1;
wire   [2:0] add_ln886_34_fu_3298_p2;
wire   [2:0] zext_ln886_31_fu_3311_p1;
wire   [2:0] zext_ln886_30_fu_3308_p1;
wire   [2:0] add_ln886_37_fu_3314_p2;
wire   [3:0] zext_ln886_32_fu_3320_p1;
wire   [3:0] zext_ln886_29_fu_3304_p1;
wire   [3:0] add_ln886_38_fu_3324_p2;
wire   [2:0] zext_ln886_35_fu_3337_p1;
wire   [2:0] zext_ln886_34_fu_3334_p1;
wire   [2:0] add_ln886_41_fu_3340_p2;
wire   [2:0] zext_ln886_38_fu_3353_p1;
wire   [2:0] zext_ln886_37_fu_3350_p1;
wire   [2:0] add_ln886_44_fu_3356_p2;
wire   [3:0] zext_ln886_39_fu_3362_p1;
wire   [3:0] zext_ln886_36_fu_3346_p1;
wire   [3:0] add_ln886_45_fu_3366_p2;
wire   [4:0] zext_ln886_40_fu_3372_p1;
wire   [4:0] zext_ln886_33_fu_3330_p1;
wire   [4:0] add_ln886_46_fu_3376_p2;
wire   [2:0] zext_ln886_43_fu_3389_p1;
wire   [2:0] zext_ln886_42_fu_3386_p1;
wire   [2:0] add_ln886_49_fu_3392_p2;
wire   [2:0] zext_ln886_46_fu_3405_p1;
wire   [2:0] zext_ln886_45_fu_3402_p1;
wire   [2:0] add_ln886_52_fu_3408_p2;
wire   [3:0] zext_ln886_47_fu_3414_p1;
wire   [3:0] zext_ln886_44_fu_3398_p1;
wire   [3:0] add_ln886_53_fu_3418_p2;
wire   [2:0] zext_ln886_50_fu_3431_p1;
wire   [2:0] zext_ln886_49_fu_3428_p1;
wire   [2:0] add_ln886_56_fu_3434_p2;
wire   [2:0] zext_ln886_53_fu_3447_p1;
wire   [2:0] zext_ln886_52_fu_3444_p1;
wire   [2:0] add_ln886_59_fu_3450_p2;
wire   [3:0] zext_ln886_54_fu_3456_p1;
wire   [3:0] zext_ln886_51_fu_3440_p1;
wire   [3:0] add_ln886_60_fu_3460_p2;
wire   [4:0] zext_ln886_55_fu_3466_p1;
wire   [4:0] zext_ln886_48_fu_3424_p1;
wire   [4:0] add_ln886_61_fu_3470_p2;
wire   [5:0] zext_ln886_56_fu_3476_p1;
wire   [5:0] zext_ln886_41_fu_3382_p1;
wire   [5:0] zext_ln886_26_fu_3486_p1;
wire   [5:0] add_ln886_31_fu_3489_p2;
wire   [5:0] result_V_2_fu_3494_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
wire   [11:0] ret_V_1_fu_1527_p00;
wire   [11:0] ret_V_fu_1500_p00;
reg    ap_condition_2762;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_31_address0),
    .ce0(p_ZL7threshs_31_ce0),
    .q0(p_ZL7threshs_31_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_32_address0),
    .ce0(p_ZL7threshs_32_ce0),
    .q0(p_ZL7threshs_32_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_33_address0),
    .ce0(p_ZL7threshs_33_ce0),
    .q0(p_ZL7threshs_33_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_34_address0),
    .ce0(p_ZL7threshs_34_ce0),
    .q0(p_ZL7threshs_34_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_35_address0),
    .ce0(p_ZL7threshs_35_ce0),
    .q0(p_ZL7threshs_35_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_36_address0),
    .ce0(p_ZL7threshs_36_ce0),
    .q0(p_ZL7threshs_36_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_37_address0),
    .ce0(p_ZL7threshs_37_ce0),
    .q0(p_ZL7threshs_37_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_38_address0),
    .ce0(p_ZL7threshs_38_ce0),
    .q0(p_ZL7threshs_38_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_39_address0),
    .ce0(p_ZL7threshs_39_ce0),
    .q0(p_ZL7threshs_39_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_40_address0),
    .ce0(p_ZL7threshs_40_ce0),
    .q0(p_ZL7threshs_40_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_41_address0),
    .ce0(p_ZL7threshs_41_ce0),
    .q0(p_ZL7threshs_41_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_42_address0),
    .ce0(p_ZL7threshs_42_ce0),
    .q0(p_ZL7threshs_42_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_43_address0),
    .ce0(p_ZL7threshs_43_ce0),
    .q0(p_ZL7threshs_43_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_44_address0),
    .ce0(p_ZL7threshs_44_ce0),
    .q0(p_ZL7threshs_44_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_45_address0),
    .ce0(p_ZL7threshs_45_ce0),
    .q0(p_ZL7threshs_45_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_46_address0),
    .ce0(p_ZL7threshs_46_ce0),
    .q0(p_ZL7threshs_46_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_47_address0),
    .ce0(p_ZL7threshs_47_ce0),
    .q0(p_ZL7threshs_47_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_48_address0),
    .ce0(p_ZL7threshs_48_ce0),
    .q0(p_ZL7threshs_48_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_49_address0),
    .ce0(p_ZL7threshs_49_ce0),
    .q0(p_ZL7threshs_49_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_50_address0),
    .ce0(p_ZL7threshs_50_ce0),
    .q0(p_ZL7threshs_50_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_51_address0),
    .ce0(p_ZL7threshs_51_ce0),
    .q0(p_ZL7threshs_51_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_52_address0),
    .ce0(p_ZL7threshs_52_ce0),
    .q0(p_ZL7threshs_52_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_53_address0),
    .ce0(p_ZL7threshs_53_ce0),
    .q0(p_ZL7threshs_53_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_54_address0),
    .ce0(p_ZL7threshs_54_ce0),
    .q0(p_ZL7threshs_54_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_55_address0),
    .ce0(p_ZL7threshs_55_ce0),
    .q0(p_ZL7threshs_55_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_56_address0),
    .ce0(p_ZL7threshs_56_ce0),
    .q0(p_ZL7threshs_56_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_57_address0),
    .ce0(p_ZL7threshs_57_ce0),
    .q0(p_ZL7threshs_57_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_58_address0),
    .ce0(p_ZL7threshs_58_ce0),
    .q0(p_ZL7threshs_58_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_59_address0),
    .ce0(p_ZL7threshs_59_ce0),
    .q0(p_ZL7threshs_59_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_60_address0),
    .ce0(p_ZL7threshs_60_ce0),
    .q0(p_ZL7threshs_60_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_61_address0),
    .ce0(p_ZL7threshs_61_ce0),
    .q0(p_ZL7threshs_61_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_62_address0),
    .ce0(p_ZL7threshs_62_ce0),
    .q0(p_ZL7threshs_62_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_mux_1632_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 12 ),
    .din9_WIDTH( 12 ),
    .din10_WIDTH( 12 ),
    .din11_WIDTH( 12 ),
    .din12_WIDTH( 12 ),
    .din13_WIDTH( 12 ),
    .din14_WIDTH( 12 ),
    .din15_WIDTH( 12 ),
    .din16_WIDTH( 32 ),
    .dout_WIDTH( 12 ))
mux_1632_12_1_1_U1(
    .din0(inputBuf_V_fu_250),
    .din1(inputBuf_V_1_fu_254),
    .din2(inputBuf_V_2_fu_258),
    .din3(inputBuf_V_3_fu_262),
    .din4(inputBuf_V_4_fu_266),
    .din5(inputBuf_V_5_fu_270),
    .din6(inputBuf_V_6_fu_274),
    .din7(inputBuf_V_7_fu_278),
    .din8(inputBuf_V_8_fu_282),
    .din9(inputBuf_V_9_fu_286),
    .din10(inputBuf_V_10_fu_290),
    .din11(inputBuf_V_11_fu_294),
    .din12(inputBuf_V_12_fu_298),
    .din13(inputBuf_V_13_fu_302),
    .din14(inputBuf_V_14_fu_306),
    .din15(inputBuf_V_15_fu_310),
    .din16(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_1285_p18)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6ns_6s_12_1_1_U2(
    .din0(ret_V_fu_1500_p0),
    .din1(local_temp_V_reg_3672),
    .dout(ret_V_fu_1500_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6ns_6s_12_1_1_U3(
    .din0(ret_V_1_fu_1527_p0),
    .din1(local_temp_V_1_reg_3677),
    .dout(ret_V_1_fu_1527_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_7_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1156 <= tmp_fu_1285_p18;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd3) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd4) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd5) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd6) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd7) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd8) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd9) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd10) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd11) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd12) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd13) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd14) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd15) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1156 <= tmp_2_fu_1323_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1156 <= ap_phi_reg_pp0_iter0_inElem_reg_1156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2762)) begin
        if ((icmp_ln248_fu_1213_p2 == 1'd0)) begin
            i_fu_242 <= i_2_fu_1219_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_242 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2762)) begin
        if (((icmp_ln289_fu_1440_p2 == 1'd1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
            nf_1_fu_314 <= nf_2_fu_1466_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_314 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2762)) begin
        if (((icmp_ln289_fu_1440_p2 == 1'd1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
            sf_fu_238 <= 32'd0;
        end else if (((icmp_ln289_fu_1440_p2 == 1'd0) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
            sf_fu_238 <= sf_1_fu_1434_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_238 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_3630_pp0_iter1_reg == 1'd0))) begin
        accu_V_1_fu_246 <= accu_V_fu_1622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (icmp_ln289_reg_3682_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_3630_pp0_iter1_reg == 1'd0))) begin
        add_ln886_11_reg_4136 <= add_ln886_11_fu_2722_p2;
        add_ln886_12_reg_4141 <= add_ln886_12_fu_2728_p2;
        add_ln886_32_reg_4146 <= add_ln886_32_fu_2734_p2;
        add_ln886_33_reg_4151 <= add_ln886_33_fu_2740_p2;
        add_ln886_35_reg_4156 <= add_ln886_35_fu_2746_p2;
        add_ln886_36_reg_4161 <= add_ln886_36_fu_2752_p2;
        add_ln886_39_reg_4166 <= add_ln886_39_fu_2758_p2;
        add_ln886_40_reg_4171 <= add_ln886_40_fu_2764_p2;
        add_ln886_42_reg_4176 <= add_ln886_42_fu_2770_p2;
        add_ln886_43_reg_4181 <= add_ln886_43_fu_2776_p2;
        add_ln886_47_reg_4186 <= add_ln886_47_fu_2782_p2;
        add_ln886_48_reg_4191 <= add_ln886_48_fu_2788_p2;
        add_ln886_50_reg_4196 <= add_ln886_50_fu_2794_p2;
        add_ln886_51_reg_4201 <= add_ln886_51_fu_2800_p2;
        add_ln886_54_reg_4206 <= add_ln886_54_fu_2806_p2;
        add_ln886_55_reg_4211 <= add_ln886_55_fu_2812_p2;
        add_ln886_57_reg_4216 <= add_ln886_57_fu_2818_p2;
        add_ln886_58_reg_4221 <= add_ln886_58_fu_2824_p2;
        add_ln886_8_reg_4126 <= add_ln886_8_fu_2710_p2;
        add_ln886_9_reg_4131 <= add_ln886_9_fu_2716_p2;
        icmp_ln1085_15_reg_4046 <= icmp_ln1085_15_fu_1862_p2;
        icmp_ln1085_16_reg_4051 <= icmp_ln1085_16_fu_1872_p2;
        icmp_ln1085_17_reg_4056 <= icmp_ln1085_17_fu_1882_p2;
        icmp_ln1085_18_reg_4061 <= icmp_ln1085_18_fu_1892_p2;
        icmp_ln1085_19_reg_4066 <= icmp_ln1085_19_fu_1902_p2;
        icmp_ln1085_1_reg_4016 <= icmp_ln1085_1_fu_1642_p2;
        icmp_ln1085_20_reg_4071 <= icmp_ln1085_20_fu_1912_p2;
        icmp_ln1085_21_reg_4076 <= icmp_ln1085_21_fu_1922_p2;
        icmp_ln1085_22_reg_4081 <= icmp_ln1085_22_fu_1932_p2;
        icmp_ln1085_23_reg_4086 <= icmp_ln1085_23_fu_1942_p2;
        icmp_ln1085_24_reg_4091 <= icmp_ln1085_24_fu_1952_p2;
        icmp_ln1085_25_reg_4096 <= icmp_ln1085_25_fu_1962_p2;
        icmp_ln1085_26_reg_4101 <= icmp_ln1085_26_fu_1972_p2;
        icmp_ln1085_27_reg_4106 <= icmp_ln1085_27_fu_1982_p2;
        icmp_ln1085_28_reg_4111 <= icmp_ln1085_28_fu_1992_p2;
        icmp_ln1085_29_reg_4116 <= icmp_ln1085_29_fu_2002_p2;
        icmp_ln1085_2_reg_4021 <= icmp_ln1085_2_fu_1652_p2;
        icmp_ln1085_30_reg_4121 <= icmp_ln1085_30_fu_2012_p2;
        icmp_ln1085_3_reg_4026 <= icmp_ln1085_3_fu_1662_p2;
        icmp_ln1085_4_reg_4031 <= icmp_ln1085_4_fu_1672_p2;
        icmp_ln1085_5_reg_4036 <= icmp_ln1085_5_fu_1682_p2;
        icmp_ln1085_6_reg_4041 <= icmp_ln1085_6_fu_1692_p2;
        icmp_ln1085_reg_4011 <= icmp_ln1085_fu_1632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (icmp_ln289_reg_3682_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln248_reg_3630_pp0_iter2_reg == 1'd0))) begin
        add_ln886_15_reg_4226 <= add_ln886_15_fu_3140_p2;
        add_ln886_30_reg_4231 <= add_ln886_30_fu_3286_p2;
        add_ln886_62_reg_4236 <= add_ln886_62_fu_3480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_3630_pp0_iter0_reg == 1'd0))) begin
        add_ln886_reg_3691 <= add_ln886_fu_1537_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_3630 <= icmp_ln248_fu_1213_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_3630_pp0_iter1_reg <= icmp_ln248_reg_3630;
        icmp_ln271_reg_3667_pp0_iter1_reg <= icmp_ln271_reg_3667;
        icmp_ln289_reg_3682_pp0_iter1_reg <= icmp_ln289_reg_3682;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_3630_pp0_iter2_reg <= icmp_ln248_reg_3630_pp0_iter1_reg;
        icmp_ln289_reg_3682_pp0_iter2_reg <= icmp_ln289_reg_3682_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln248_reg_3630_pp0_iter3_reg <= icmp_ln248_reg_3630_pp0_iter2_reg;
        icmp_ln289_reg_3682_pp0_iter3_reg <= icmp_ln289_reg_3682_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        icmp_ln271_reg_3667 <= icmp_ln271_fu_1414_p2;
        icmp_ln289_reg_3682 <= icmp_ln289_fu_1440_p2;
        local_temp_V_1_reg_3677 <= {{weights_V_TDATA[11:6]}};
        local_temp_V_reg_3672 <= local_temp_V_fu_1420_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd10) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_10_fu_290 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd11) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_11_fu_294 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd12) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_12_fu_298 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd13) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_13_fu_302 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd14) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_14_fu_306 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd15) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_15_fu_310 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_1_fu_254 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_2_fu_258 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd3) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_3_fu_262 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd4) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_4_fu_266 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd5) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_5_fu_270 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd6) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_6_fu_274 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd7) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_7_fu_278 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd8) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_8_fu_282 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd9) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_9_fu_286 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln252_fu_1228_p2 == 1'd1) & (trunc_ln256_fu_1327_p1 == 4'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        inputBuf_V_fu_250 <= tmp_2_fu_1323_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (icmp_ln289_fu_1440_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        nf_1_load_reg_3686 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 15'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_242;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_314;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_314;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_238;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_238;
    end
end

always @ (*) begin
    if (((ap_predicate_op64_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (ap_predicate_op64_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op715_write_state5 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op715_write_state5 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_31_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_32_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_33_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_34_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_35_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_36_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_37_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_38_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_39_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_40_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_41_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_42_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_43_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_44_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_45_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_46_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_47_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_48_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_49_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_50_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_51_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_52_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_53_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_54_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_55_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_56_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_57_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_58_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_59_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_60_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_61_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_62_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1213_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))) & (icmp_ln248_reg_3630_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign accu_V_fu_1622_p2 = ($signed(sext_ln886_1_fu_1619_p1) + $signed(select_ln271_fu_1612_p3));

assign add_ln886_10_fu_3104_p2 = (zext_ln886_6_fu_3101_p1 + zext_ln886_5_fu_3098_p1);

assign add_ln886_11_fu_2722_p2 = (zext_ln218_10_fu_1794_p1 + zext_ln218_11_fu_1814_p1);

assign add_ln886_12_fu_2728_p2 = (zext_ln218_12_fu_1834_p1 + zext_ln218_13_fu_1854_p1);

assign add_ln886_13_fu_3120_p2 = (zext_ln886_9_fu_3117_p1 + zext_ln886_8_fu_3114_p1);

assign add_ln886_14_fu_3130_p2 = (zext_ln886_10_fu_3126_p1 + zext_ln886_7_fu_3110_p1);

assign add_ln886_15_fu_3140_p2 = (zext_ln886_11_fu_3136_p1 + add_ln886_7_fu_3092_p2);

assign add_ln886_16_fu_3146_p2 = (zext_ln218_14_fu_2907_p1 + zext_ln218_15_fu_2916_p1);

assign add_ln886_17_fu_3156_p2 = (zext_ln218_16_fu_2925_p1 + zext_ln218_17_fu_2934_p1);

assign add_ln886_18_fu_3166_p2 = (zext_ln886_13_fu_3162_p1 + zext_ln886_12_fu_3152_p1);

assign add_ln886_19_fu_3176_p2 = (zext_ln218_18_fu_2943_p1 + zext_ln218_19_fu_2952_p1);

assign add_ln886_20_fu_3186_p2 = (zext_ln218_20_fu_2961_p1 + zext_ln218_21_fu_2970_p1);

assign add_ln886_21_fu_3196_p2 = (zext_ln886_16_fu_3192_p1 + zext_ln886_15_fu_3182_p1);

assign add_ln886_22_fu_3206_p2 = (zext_ln886_17_fu_3202_p1 + zext_ln886_14_fu_3172_p1);

assign add_ln886_23_fu_3216_p2 = (zext_ln218_22_fu_2979_p1 + zext_ln218_23_fu_2988_p1);

assign add_ln886_24_fu_3226_p2 = (zext_ln218_24_fu_2997_p1 + zext_ln218_25_fu_3006_p1);

assign add_ln886_25_fu_3236_p2 = (zext_ln886_20_fu_3232_p1 + zext_ln886_19_fu_3222_p1);

assign add_ln886_26_fu_3246_p2 = (zext_ln218_26_fu_3015_p1 + zext_ln218_27_fu_3024_p1);

assign add_ln886_27_fu_3256_p2 = (zext_ln218_28_fu_3033_p1 + zext_ln218_29_fu_3042_p1);

assign add_ln886_28_fu_3266_p2 = (zext_ln886_23_fu_3262_p1 + zext_ln886_22_fu_3252_p1);

assign add_ln886_29_fu_3276_p2 = (zext_ln886_24_fu_3272_p1 + zext_ln886_21_fu_3242_p1);

assign add_ln886_2_fu_3046_p2 = (zext_ln218_fu_2853_p1 + zext_ln218_1_fu_2862_p1);

assign add_ln886_30_fu_3286_p2 = (zext_ln886_25_fu_3282_p1 + zext_ln886_18_fu_3212_p1);

assign add_ln886_31_fu_3489_p2 = (zext_ln886_26_fu_3486_p1 + add_ln886_15_reg_4226);

assign add_ln886_32_fu_2734_p2 = (zext_ln218_30_fu_2034_p1 + zext_ln218_31_fu_2054_p1);

assign add_ln886_33_fu_2740_p2 = (zext_ln218_32_fu_2078_p1 + zext_ln218_33_fu_2102_p1);

assign add_ln886_34_fu_3298_p2 = (zext_ln886_28_fu_3295_p1 + zext_ln886_27_fu_3292_p1);

assign add_ln886_35_fu_2746_p2 = (zext_ln218_34_fu_2122_p1 + zext_ln218_35_fu_2142_p1);

assign add_ln886_36_fu_2752_p2 = (zext_ln218_36_fu_2166_p1 + zext_ln218_37_fu_2186_p1);

assign add_ln886_37_fu_3314_p2 = (zext_ln886_31_fu_3311_p1 + zext_ln886_30_fu_3308_p1);

assign add_ln886_38_fu_3324_p2 = (zext_ln886_32_fu_3320_p1 + zext_ln886_29_fu_3304_p1);

assign add_ln886_39_fu_2758_p2 = (zext_ln218_38_fu_2206_p1 + zext_ln218_39_fu_2226_p1);

assign add_ln886_3_fu_3056_p2 = (zext_ln886_1_fu_3052_p1 + result_V_fu_2840_p3);

assign add_ln886_40_fu_2764_p2 = (zext_ln218_40_fu_2246_p1 + zext_ln218_41_fu_2270_p1);

assign add_ln886_41_fu_3340_p2 = (zext_ln886_35_fu_3337_p1 + zext_ln886_34_fu_3334_p1);

assign add_ln886_42_fu_2770_p2 = (zext_ln218_42_fu_2294_p1 + zext_ln218_43_fu_2318_p1);

assign add_ln886_43_fu_2776_p2 = (zext_ln218_44_fu_2338_p1 + zext_ln218_45_fu_2358_p1);

assign add_ln886_44_fu_3356_p2 = (zext_ln886_38_fu_3353_p1 + zext_ln886_37_fu_3350_p1);

assign add_ln886_45_fu_3366_p2 = (zext_ln886_39_fu_3362_p1 + zext_ln886_36_fu_3346_p1);

assign add_ln886_46_fu_3376_p2 = (zext_ln886_40_fu_3372_p1 + zext_ln886_33_fu_3330_p1);

assign add_ln886_47_fu_2782_p2 = (zext_ln218_46_fu_2378_p1 + zext_ln218_47_fu_2398_p1);

assign add_ln886_48_fu_2788_p2 = (zext_ln218_48_fu_2418_p1 + zext_ln218_49_fu_2438_p1);

assign add_ln886_49_fu_3392_p2 = (zext_ln886_43_fu_3389_p1 + zext_ln886_42_fu_3386_p1);

assign add_ln886_4_fu_3062_p2 = (zext_ln218_2_fu_2871_p1 + zext_ln218_3_fu_2880_p1);

assign add_ln886_50_fu_2794_p2 = (zext_ln218_50_fu_2462_p1 + zext_ln218_51_fu_2486_p1);

assign add_ln886_51_fu_2800_p2 = (zext_ln218_52_fu_2510_p1 + zext_ln218_53_fu_2534_p1);

assign add_ln886_52_fu_3408_p2 = (zext_ln886_46_fu_3405_p1 + zext_ln886_45_fu_3402_p1);

assign add_ln886_53_fu_3418_p2 = (zext_ln886_47_fu_3414_p1 + zext_ln886_44_fu_3398_p1);

assign add_ln886_54_fu_2806_p2 = (zext_ln218_54_fu_2558_p1 + zext_ln218_55_fu_2582_p1);

assign add_ln886_55_fu_2812_p2 = (zext_ln218_56_fu_2606_p1 + zext_ln218_57_fu_2626_p1);

assign add_ln886_56_fu_3434_p2 = (zext_ln886_50_fu_3431_p1 + zext_ln886_49_fu_3428_p1);

assign add_ln886_57_fu_2818_p2 = (zext_ln218_58_fu_2646_p1 + zext_ln218_59_fu_2666_p1);

assign add_ln886_58_fu_2824_p2 = (zext_ln218_60_fu_2686_p1 + zext_ln886_fu_2706_p1);

assign add_ln886_59_fu_3450_p2 = (zext_ln886_53_fu_3447_p1 + zext_ln886_52_fu_3444_p1);

assign add_ln886_5_fu_3072_p2 = (zext_ln218_4_fu_2889_p1 + zext_ln218_5_fu_2898_p1);

assign add_ln886_60_fu_3460_p2 = (zext_ln886_54_fu_3456_p1 + zext_ln886_51_fu_3440_p1);

assign add_ln886_61_fu_3470_p2 = (zext_ln886_55_fu_3466_p1 + zext_ln886_48_fu_3424_p1);

assign add_ln886_62_fu_3480_p2 = (zext_ln886_56_fu_3476_p1 + zext_ln886_41_fu_3382_p1);

assign add_ln886_6_fu_3082_p2 = (zext_ln886_3_fu_3078_p1 + zext_ln886_2_fu_3068_p1);

assign add_ln886_7_fu_3092_p2 = (zext_ln886_4_fu_3088_p1 + add_ln886_3_fu_3056_p2);

assign add_ln886_8_fu_2710_p2 = (zext_ln218_6_fu_1714_p1 + zext_ln218_7_fu_1734_p1);

assign add_ln886_9_fu_2716_p2 = (zext_ln218_8_fu_1754_p1 + zext_ln218_9_fu_1774_p1);

assign add_ln886_fu_1537_p2 = ($signed(sext_ln674_fu_1506_p1) + $signed(sext_ln886_fu_1533_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_2762 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1213_p2 == 1'd0)) | ((ap_predicate_op64_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op715_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_1156 = 'bx;

always @ (*) begin
    ap_predicate_op64_read_state1 = ((icmp_ln252_fu_1228_p2 == 1'd1) & (icmp_ln248_fu_1213_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op715_write_state5 = ((icmp_ln289_reg_3682_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_3630_pp0_iter3_reg == 1'd0));
end

assign i_2_fu_1219_p2 = (ap_sig_allocacmp_i_1 + 15'd1);

assign icmp_ln1085_10_fu_1762_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_10_fu_1758_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1782_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_11_fu_1778_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1802_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_12_fu_1798_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1822_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_13_fu_1818_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1842_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_14_fu_1838_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1862_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_15_fu_1858_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1872_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_16_fu_1868_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1882_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_17_fu_1878_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1892_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_18_fu_1888_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1902_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_19_fu_1898_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1642_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_1_fu_1638_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1912_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_20_fu_1908_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1922_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_21_fu_1918_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1932_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_22_fu_1928_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1942_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_23_fu_1938_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1952_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_24_fu_1948_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1962_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_25_fu_1958_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1972_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_26_fu_1968_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1982_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_27_fu_1978_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1992_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_28_fu_1988_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_2002_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_29_fu_1998_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1652_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_2_fu_1648_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_2012_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_30_fu_2008_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_31_fu_2022_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_31_fu_2018_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_32_fu_2042_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_fu_2038_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_33_fu_2066_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_1_fu_2062_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_34_fu_2090_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_2_fu_2086_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_35_fu_2110_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_3_fu_2106_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_36_fu_2130_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_4_fu_2126_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_37_fu_2154_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_5_fu_2150_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_38_fu_2174_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_6_fu_2170_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_39_fu_2194_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_7_fu_2190_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1662_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_3_fu_1658_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_40_fu_2214_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_8_fu_2210_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_41_fu_2234_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_9_fu_2230_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_42_fu_2258_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_10_fu_2254_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_43_fu_2282_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_11_fu_2278_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_44_fu_2306_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_12_fu_2302_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_45_fu_2326_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_13_fu_2322_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_46_fu_2346_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_14_fu_2342_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_47_fu_2366_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_15_fu_2362_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_48_fu_2386_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_16_fu_2382_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_49_fu_2406_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_17_fu_2402_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1672_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_4_fu_1668_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_50_fu_2426_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_18_fu_2422_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_51_fu_2450_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_19_fu_2446_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_52_fu_2474_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_20_fu_2470_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_53_fu_2498_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_21_fu_2494_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_54_fu_2522_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_22_fu_2518_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_55_fu_2546_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_23_fu_2542_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_56_fu_2570_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_24_fu_2566_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_57_fu_2594_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_25_fu_2590_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_58_fu_2614_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_26_fu_2610_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_59_fu_2634_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_27_fu_2630_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1682_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_5_fu_1678_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_60_fu_2654_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_28_fu_2650_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_61_fu_2674_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_29_fu_2670_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_62_fu_2694_p2 = (($signed(accu_V_fu_1622_p2) < $signed(zext_ln1085_30_fu_2690_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1692_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_6_fu_1688_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1702_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_7_fu_1698_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1722_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_8_fu_1718_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1742_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_9_fu_1738_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1632_p2 = (($signed(accu_V_fu_1622_p2) < $signed(sext_ln1085_fu_1628_p1)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_1213_p2 = ((ap_sig_allocacmp_i_1 == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_3630_pp0_iter0_reg = icmp_ln248_reg_3630;

assign icmp_ln252_fu_1228_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1414_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1440_p2 = ((sf_1_fu_1434_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1460_p2 = ((nf_fu_1454_p2 == 32'd64) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1543_p1 = nf_1_load_reg_3686;

assign local_temp_V_fu_1420_p1 = weights_V_TDATA[5:0];

assign nf_2_fu_1466_p3 = ((icmp_ln301_fu_1460_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1454_p2);

assign nf_fu_1454_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = result_V_2_fu_3494_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_31_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_32_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_33_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_34_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_35_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_36_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_37_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_38_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_39_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_40_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_41_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_42_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_43_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_44_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_45_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_46_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_47_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_48_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_49_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_50_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_51_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_52_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_53_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_54_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_55_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_56_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_57_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_58_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_59_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_60_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_61_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_62_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1543_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1543_p1;

assign r_V_1_fu_1510_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_1156[11:6]}};

assign r_V_fu_1489_p1 = ap_phi_reg_pp0_iter1_inElem_reg_1156[5:0];

assign result_V_2_fu_3494_p2 = (add_ln886_62_reg_4236 + add_ln886_31_fu_3489_p2);

assign result_V_fu_2840_p3 = {{5'd16}, {xor_ln1085_fu_2835_p2}};

assign ret_V_1_fu_1527_p0 = ret_V_1_fu_1527_p00;

assign ret_V_1_fu_1527_p00 = r_V_1_fu_1510_p4;

assign ret_V_fu_1500_p0 = ret_V_fu_1500_p00;

assign ret_V_fu_1500_p00 = r_V_fu_1489_p1;

assign select_ln271_fu_1612_p3 = ((icmp_ln271_reg_3667_pp0_iter1_reg[0:0] == 1'b1) ? 17'd0 : accu_V_1_fu_246);

assign sext_ln1085_10_fu_1758_p1 = $signed(p_ZL7threshs_10_q0);

assign sext_ln1085_11_fu_1778_p1 = $signed(p_ZL7threshs_11_q0);

assign sext_ln1085_12_fu_1798_p1 = $signed(p_ZL7threshs_12_q0);

assign sext_ln1085_13_fu_1818_p1 = $signed(p_ZL7threshs_13_q0);

assign sext_ln1085_14_fu_1838_p1 = $signed(p_ZL7threshs_14_q0);

assign sext_ln1085_15_fu_1858_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_16_fu_1868_p1 = $signed(p_ZL7threshs_16_q0);

assign sext_ln1085_17_fu_1878_p1 = $signed(p_ZL7threshs_17_q0);

assign sext_ln1085_18_fu_1888_p1 = $signed(p_ZL7threshs_18_q0);

assign sext_ln1085_19_fu_1898_p1 = $signed(p_ZL7threshs_19_q0);

assign sext_ln1085_1_fu_1638_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1085_20_fu_1908_p1 = $signed(p_ZL7threshs_20_q0);

assign sext_ln1085_21_fu_1918_p1 = $signed(p_ZL7threshs_21_q0);

assign sext_ln1085_22_fu_1928_p1 = $signed(p_ZL7threshs_22_q0);

assign sext_ln1085_23_fu_1938_p1 = $signed(p_ZL7threshs_23_q0);

assign sext_ln1085_24_fu_1948_p1 = $signed(p_ZL7threshs_24_q0);

assign sext_ln1085_25_fu_1958_p1 = $signed(p_ZL7threshs_25_q0);

assign sext_ln1085_26_fu_1968_p1 = $signed(p_ZL7threshs_26_q0);

assign sext_ln1085_27_fu_1978_p1 = $signed(p_ZL7threshs_27_q0);

assign sext_ln1085_28_fu_1988_p1 = $signed(p_ZL7threshs_28_q0);

assign sext_ln1085_29_fu_1998_p1 = $signed(p_ZL7threshs_29_q0);

assign sext_ln1085_2_fu_1648_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1085_30_fu_2008_p1 = $signed(p_ZL7threshs_30_q0);

assign sext_ln1085_31_fu_2018_p1 = $signed(p_ZL7threshs_31_q0);

assign sext_ln1085_32_fu_2058_p1 = $signed(p_ZL7threshs_33_q0);

assign sext_ln1085_33_fu_2082_p1 = $signed(p_ZL7threshs_34_q0);

assign sext_ln1085_34_fu_2146_p1 = $signed(p_ZL7threshs_37_q0);

assign sext_ln1085_35_fu_2250_p1 = $signed(p_ZL7threshs_42_q0);

assign sext_ln1085_36_fu_2274_p1 = $signed(p_ZL7threshs_43_q0);

assign sext_ln1085_37_fu_2298_p1 = $signed(p_ZL7threshs_44_q0);

assign sext_ln1085_38_fu_2442_p1 = $signed(p_ZL7threshs_51_q0);

assign sext_ln1085_39_fu_2466_p1 = $signed(p_ZL7threshs_52_q0);

assign sext_ln1085_3_fu_1658_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1085_40_fu_2490_p1 = $signed(p_ZL7threshs_53_q0);

assign sext_ln1085_41_fu_2514_p1 = $signed(p_ZL7threshs_54_q0);

assign sext_ln1085_42_fu_2538_p1 = $signed(p_ZL7threshs_55_q0);

assign sext_ln1085_43_fu_2562_p1 = $signed(p_ZL7threshs_56_q0);

assign sext_ln1085_44_fu_2586_p1 = $signed(p_ZL7threshs_57_q0);

assign sext_ln1085_4_fu_1668_p1 = $signed(p_ZL7threshs_4_q0);

assign sext_ln1085_5_fu_1678_p1 = $signed(p_ZL7threshs_5_q0);

assign sext_ln1085_6_fu_1688_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln1085_7_fu_1698_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1085_8_fu_1718_p1 = $signed(p_ZL7threshs_8_q0);

assign sext_ln1085_9_fu_1738_p1 = $signed(p_ZL7threshs_9_q0);

assign sext_ln1085_fu_1628_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln674_fu_1506_p1 = ret_V_fu_1500_p2;

assign sext_ln886_1_fu_1619_p1 = $signed(add_ln886_reg_3691);

assign sext_ln886_fu_1533_p1 = ret_V_1_fu_1527_p2;

assign sf_1_fu_1434_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign tmp_2_fu_1323_p1 = in0_V_TDATA[11:0];

assign trunc_ln256_fu_1327_p1 = ap_sig_allocacmp_sf_load[3:0];

assign xor_ln1085_10_fu_1768_p2 = (icmp_ln1085_10_fu_1762_p2 ^ 1'd1);

assign xor_ln1085_11_fu_1788_p2 = (icmp_ln1085_11_fu_1782_p2 ^ 1'd1);

assign xor_ln1085_12_fu_1808_p2 = (icmp_ln1085_12_fu_1802_p2 ^ 1'd1);

assign xor_ln1085_13_fu_1828_p2 = (icmp_ln1085_13_fu_1822_p2 ^ 1'd1);

assign xor_ln1085_14_fu_1848_p2 = (icmp_ln1085_14_fu_1842_p2 ^ 1'd1);

assign xor_ln1085_15_fu_2902_p2 = (icmp_ln1085_15_reg_4046 ^ 1'd1);

assign xor_ln1085_16_fu_2911_p2 = (icmp_ln1085_16_reg_4051 ^ 1'd1);

assign xor_ln1085_17_fu_2920_p2 = (icmp_ln1085_17_reg_4056 ^ 1'd1);

assign xor_ln1085_18_fu_2929_p2 = (icmp_ln1085_18_reg_4061 ^ 1'd1);

assign xor_ln1085_19_fu_2938_p2 = (icmp_ln1085_19_reg_4066 ^ 1'd1);

assign xor_ln1085_1_fu_2848_p2 = (icmp_ln1085_1_reg_4016 ^ 1'd1);

assign xor_ln1085_20_fu_2947_p2 = (icmp_ln1085_20_reg_4071 ^ 1'd1);

assign xor_ln1085_21_fu_2956_p2 = (icmp_ln1085_21_reg_4076 ^ 1'd1);

assign xor_ln1085_22_fu_2965_p2 = (icmp_ln1085_22_reg_4081 ^ 1'd1);

assign xor_ln1085_23_fu_2974_p2 = (icmp_ln1085_23_reg_4086 ^ 1'd1);

assign xor_ln1085_24_fu_2983_p2 = (icmp_ln1085_24_reg_4091 ^ 1'd1);

assign xor_ln1085_25_fu_2992_p2 = (icmp_ln1085_25_reg_4096 ^ 1'd1);

assign xor_ln1085_26_fu_3001_p2 = (icmp_ln1085_26_reg_4101 ^ 1'd1);

assign xor_ln1085_27_fu_3010_p2 = (icmp_ln1085_27_reg_4106 ^ 1'd1);

assign xor_ln1085_28_fu_3019_p2 = (icmp_ln1085_28_reg_4111 ^ 1'd1);

assign xor_ln1085_29_fu_3028_p2 = (icmp_ln1085_29_reg_4116 ^ 1'd1);

assign xor_ln1085_2_fu_2857_p2 = (icmp_ln1085_2_reg_4021 ^ 1'd1);

assign xor_ln1085_30_fu_3037_p2 = (icmp_ln1085_30_reg_4121 ^ 1'd1);

assign xor_ln1085_31_fu_2028_p2 = (icmp_ln1085_31_fu_2022_p2 ^ 1'd1);

assign xor_ln1085_32_fu_2048_p2 = (icmp_ln1085_32_fu_2042_p2 ^ 1'd1);

assign xor_ln1085_33_fu_2072_p2 = (icmp_ln1085_33_fu_2066_p2 ^ 1'd1);

assign xor_ln1085_34_fu_2096_p2 = (icmp_ln1085_34_fu_2090_p2 ^ 1'd1);

assign xor_ln1085_35_fu_2116_p2 = (icmp_ln1085_35_fu_2110_p2 ^ 1'd1);

assign xor_ln1085_36_fu_2136_p2 = (icmp_ln1085_36_fu_2130_p2 ^ 1'd1);

assign xor_ln1085_37_fu_2160_p2 = (icmp_ln1085_37_fu_2154_p2 ^ 1'd1);

assign xor_ln1085_38_fu_2180_p2 = (icmp_ln1085_38_fu_2174_p2 ^ 1'd1);

assign xor_ln1085_39_fu_2200_p2 = (icmp_ln1085_39_fu_2194_p2 ^ 1'd1);

assign xor_ln1085_3_fu_2866_p2 = (icmp_ln1085_3_reg_4026 ^ 1'd1);

assign xor_ln1085_40_fu_2220_p2 = (icmp_ln1085_40_fu_2214_p2 ^ 1'd1);

assign xor_ln1085_41_fu_2240_p2 = (icmp_ln1085_41_fu_2234_p2 ^ 1'd1);

assign xor_ln1085_42_fu_2264_p2 = (icmp_ln1085_42_fu_2258_p2 ^ 1'd1);

assign xor_ln1085_43_fu_2288_p2 = (icmp_ln1085_43_fu_2282_p2 ^ 1'd1);

assign xor_ln1085_44_fu_2312_p2 = (icmp_ln1085_44_fu_2306_p2 ^ 1'd1);

assign xor_ln1085_45_fu_2332_p2 = (icmp_ln1085_45_fu_2326_p2 ^ 1'd1);

assign xor_ln1085_46_fu_2352_p2 = (icmp_ln1085_46_fu_2346_p2 ^ 1'd1);

assign xor_ln1085_47_fu_2372_p2 = (icmp_ln1085_47_fu_2366_p2 ^ 1'd1);

assign xor_ln1085_48_fu_2392_p2 = (icmp_ln1085_48_fu_2386_p2 ^ 1'd1);

assign xor_ln1085_49_fu_2412_p2 = (icmp_ln1085_49_fu_2406_p2 ^ 1'd1);

assign xor_ln1085_4_fu_2875_p2 = (icmp_ln1085_4_reg_4031 ^ 1'd1);

assign xor_ln1085_50_fu_2432_p2 = (icmp_ln1085_50_fu_2426_p2 ^ 1'd1);

assign xor_ln1085_51_fu_2456_p2 = (icmp_ln1085_51_fu_2450_p2 ^ 1'd1);

assign xor_ln1085_52_fu_2480_p2 = (icmp_ln1085_52_fu_2474_p2 ^ 1'd1);

assign xor_ln1085_53_fu_2504_p2 = (icmp_ln1085_53_fu_2498_p2 ^ 1'd1);

assign xor_ln1085_54_fu_2528_p2 = (icmp_ln1085_54_fu_2522_p2 ^ 1'd1);

assign xor_ln1085_55_fu_2552_p2 = (icmp_ln1085_55_fu_2546_p2 ^ 1'd1);

assign xor_ln1085_56_fu_2576_p2 = (icmp_ln1085_56_fu_2570_p2 ^ 1'd1);

assign xor_ln1085_57_fu_2600_p2 = (icmp_ln1085_57_fu_2594_p2 ^ 1'd1);

assign xor_ln1085_58_fu_2620_p2 = (icmp_ln1085_58_fu_2614_p2 ^ 1'd1);

assign xor_ln1085_59_fu_2640_p2 = (icmp_ln1085_59_fu_2634_p2 ^ 1'd1);

assign xor_ln1085_5_fu_2884_p2 = (icmp_ln1085_5_reg_4036 ^ 1'd1);

assign xor_ln1085_60_fu_2660_p2 = (icmp_ln1085_60_fu_2654_p2 ^ 1'd1);

assign xor_ln1085_61_fu_2680_p2 = (icmp_ln1085_61_fu_2674_p2 ^ 1'd1);

assign xor_ln1085_62_fu_2700_p2 = (icmp_ln1085_62_fu_2694_p2 ^ 1'd1);

assign xor_ln1085_6_fu_2893_p2 = (icmp_ln1085_6_reg_4041 ^ 1'd1);

assign xor_ln1085_7_fu_1708_p2 = (icmp_ln1085_7_fu_1702_p2 ^ 1'd1);

assign xor_ln1085_8_fu_1728_p2 = (icmp_ln1085_8_fu_1722_p2 ^ 1'd1);

assign xor_ln1085_9_fu_1748_p2 = (icmp_ln1085_9_fu_1742_p2 ^ 1'd1);

assign xor_ln1085_fu_2835_p2 = (icmp_ln1085_reg_4011 ^ 1'd1);

assign zext_ln1085_10_fu_2254_p1 = $unsigned(sext_ln1085_35_fu_2250_p1);

assign zext_ln1085_11_fu_2278_p1 = $unsigned(sext_ln1085_36_fu_2274_p1);

assign zext_ln1085_12_fu_2302_p1 = $unsigned(sext_ln1085_37_fu_2298_p1);

assign zext_ln1085_13_fu_2322_p1 = p_ZL7threshs_45_q0;

assign zext_ln1085_14_fu_2342_p1 = p_ZL7threshs_46_q0;

assign zext_ln1085_15_fu_2362_p1 = p_ZL7threshs_47_q0;

assign zext_ln1085_16_fu_2382_p1 = p_ZL7threshs_48_q0;

assign zext_ln1085_17_fu_2402_p1 = p_ZL7threshs_49_q0;

assign zext_ln1085_18_fu_2422_p1 = p_ZL7threshs_50_q0;

assign zext_ln1085_19_fu_2446_p1 = $unsigned(sext_ln1085_38_fu_2442_p1);

assign zext_ln1085_1_fu_2062_p1 = $unsigned(sext_ln1085_32_fu_2058_p1);

assign zext_ln1085_20_fu_2470_p1 = $unsigned(sext_ln1085_39_fu_2466_p1);

assign zext_ln1085_21_fu_2494_p1 = $unsigned(sext_ln1085_40_fu_2490_p1);

assign zext_ln1085_22_fu_2518_p1 = $unsigned(sext_ln1085_41_fu_2514_p1);

assign zext_ln1085_23_fu_2542_p1 = $unsigned(sext_ln1085_42_fu_2538_p1);

assign zext_ln1085_24_fu_2566_p1 = $unsigned(sext_ln1085_43_fu_2562_p1);

assign zext_ln1085_25_fu_2590_p1 = $unsigned(sext_ln1085_44_fu_2586_p1);

assign zext_ln1085_26_fu_2610_p1 = p_ZL7threshs_58_q0;

assign zext_ln1085_27_fu_2630_p1 = p_ZL7threshs_59_q0;

assign zext_ln1085_28_fu_2650_p1 = p_ZL7threshs_60_q0;

assign zext_ln1085_29_fu_2670_p1 = p_ZL7threshs_61_q0;

assign zext_ln1085_2_fu_2086_p1 = $unsigned(sext_ln1085_33_fu_2082_p1);

assign zext_ln1085_30_fu_2690_p1 = p_ZL7threshs_62_q0;

assign zext_ln1085_3_fu_2106_p1 = p_ZL7threshs_35_q0;

assign zext_ln1085_4_fu_2126_p1 = p_ZL7threshs_36_q0;

assign zext_ln1085_5_fu_2150_p1 = $unsigned(sext_ln1085_34_fu_2146_p1);

assign zext_ln1085_6_fu_2170_p1 = p_ZL7threshs_38_q0;

assign zext_ln1085_7_fu_2190_p1 = p_ZL7threshs_39_q0;

assign zext_ln1085_8_fu_2210_p1 = p_ZL7threshs_40_q0;

assign zext_ln1085_9_fu_2230_p1 = p_ZL7threshs_41_q0;

assign zext_ln1085_fu_2038_p1 = p_ZL7threshs_32_q0;

assign zext_ln218_10_fu_1794_p1 = xor_ln1085_11_fu_1788_p2;

assign zext_ln218_11_fu_1814_p1 = xor_ln1085_12_fu_1808_p2;

assign zext_ln218_12_fu_1834_p1 = xor_ln1085_13_fu_1828_p2;

assign zext_ln218_13_fu_1854_p1 = xor_ln1085_14_fu_1848_p2;

assign zext_ln218_14_fu_2907_p1 = xor_ln1085_15_fu_2902_p2;

assign zext_ln218_15_fu_2916_p1 = xor_ln1085_16_fu_2911_p2;

assign zext_ln218_16_fu_2925_p1 = xor_ln1085_17_fu_2920_p2;

assign zext_ln218_17_fu_2934_p1 = xor_ln1085_18_fu_2929_p2;

assign zext_ln218_18_fu_2943_p1 = xor_ln1085_19_fu_2938_p2;

assign zext_ln218_19_fu_2952_p1 = xor_ln1085_20_fu_2947_p2;

assign zext_ln218_1_fu_2862_p1 = xor_ln1085_2_fu_2857_p2;

assign zext_ln218_20_fu_2961_p1 = xor_ln1085_21_fu_2956_p2;

assign zext_ln218_21_fu_2970_p1 = xor_ln1085_22_fu_2965_p2;

assign zext_ln218_22_fu_2979_p1 = xor_ln1085_23_fu_2974_p2;

assign zext_ln218_23_fu_2988_p1 = xor_ln1085_24_fu_2983_p2;

assign zext_ln218_24_fu_2997_p1 = xor_ln1085_25_fu_2992_p2;

assign zext_ln218_25_fu_3006_p1 = xor_ln1085_26_fu_3001_p2;

assign zext_ln218_26_fu_3015_p1 = xor_ln1085_27_fu_3010_p2;

assign zext_ln218_27_fu_3024_p1 = xor_ln1085_28_fu_3019_p2;

assign zext_ln218_28_fu_3033_p1 = xor_ln1085_29_fu_3028_p2;

assign zext_ln218_29_fu_3042_p1 = xor_ln1085_30_fu_3037_p2;

assign zext_ln218_2_fu_2871_p1 = xor_ln1085_3_fu_2866_p2;

assign zext_ln218_30_fu_2034_p1 = xor_ln1085_31_fu_2028_p2;

assign zext_ln218_31_fu_2054_p1 = xor_ln1085_32_fu_2048_p2;

assign zext_ln218_32_fu_2078_p1 = xor_ln1085_33_fu_2072_p2;

assign zext_ln218_33_fu_2102_p1 = xor_ln1085_34_fu_2096_p2;

assign zext_ln218_34_fu_2122_p1 = xor_ln1085_35_fu_2116_p2;

assign zext_ln218_35_fu_2142_p1 = xor_ln1085_36_fu_2136_p2;

assign zext_ln218_36_fu_2166_p1 = xor_ln1085_37_fu_2160_p2;

assign zext_ln218_37_fu_2186_p1 = xor_ln1085_38_fu_2180_p2;

assign zext_ln218_38_fu_2206_p1 = xor_ln1085_39_fu_2200_p2;

assign zext_ln218_39_fu_2226_p1 = xor_ln1085_40_fu_2220_p2;

assign zext_ln218_3_fu_2880_p1 = xor_ln1085_4_fu_2875_p2;

assign zext_ln218_40_fu_2246_p1 = xor_ln1085_41_fu_2240_p2;

assign zext_ln218_41_fu_2270_p1 = xor_ln1085_42_fu_2264_p2;

assign zext_ln218_42_fu_2294_p1 = xor_ln1085_43_fu_2288_p2;

assign zext_ln218_43_fu_2318_p1 = xor_ln1085_44_fu_2312_p2;

assign zext_ln218_44_fu_2338_p1 = xor_ln1085_45_fu_2332_p2;

assign zext_ln218_45_fu_2358_p1 = xor_ln1085_46_fu_2352_p2;

assign zext_ln218_46_fu_2378_p1 = xor_ln1085_47_fu_2372_p2;

assign zext_ln218_47_fu_2398_p1 = xor_ln1085_48_fu_2392_p2;

assign zext_ln218_48_fu_2418_p1 = xor_ln1085_49_fu_2412_p2;

assign zext_ln218_49_fu_2438_p1 = xor_ln1085_50_fu_2432_p2;

assign zext_ln218_4_fu_2889_p1 = xor_ln1085_5_fu_2884_p2;

assign zext_ln218_50_fu_2462_p1 = xor_ln1085_51_fu_2456_p2;

assign zext_ln218_51_fu_2486_p1 = xor_ln1085_52_fu_2480_p2;

assign zext_ln218_52_fu_2510_p1 = xor_ln1085_53_fu_2504_p2;

assign zext_ln218_53_fu_2534_p1 = xor_ln1085_54_fu_2528_p2;

assign zext_ln218_54_fu_2558_p1 = xor_ln1085_55_fu_2552_p2;

assign zext_ln218_55_fu_2582_p1 = xor_ln1085_56_fu_2576_p2;

assign zext_ln218_56_fu_2606_p1 = xor_ln1085_57_fu_2600_p2;

assign zext_ln218_57_fu_2626_p1 = xor_ln1085_58_fu_2620_p2;

assign zext_ln218_58_fu_2646_p1 = xor_ln1085_59_fu_2640_p2;

assign zext_ln218_59_fu_2666_p1 = xor_ln1085_60_fu_2660_p2;

assign zext_ln218_5_fu_2898_p1 = xor_ln1085_6_fu_2893_p2;

assign zext_ln218_60_fu_2686_p1 = xor_ln1085_61_fu_2680_p2;

assign zext_ln218_6_fu_1714_p1 = xor_ln1085_7_fu_1708_p2;

assign zext_ln218_7_fu_1734_p1 = xor_ln1085_8_fu_1728_p2;

assign zext_ln218_8_fu_1754_p1 = xor_ln1085_9_fu_1748_p2;

assign zext_ln218_9_fu_1774_p1 = xor_ln1085_10_fu_1768_p2;

assign zext_ln218_fu_2853_p1 = xor_ln1085_1_fu_2848_p2;

assign zext_ln886_10_fu_3126_p1 = add_ln886_13_fu_3120_p2;

assign zext_ln886_11_fu_3136_p1 = add_ln886_14_fu_3130_p2;

assign zext_ln886_12_fu_3152_p1 = add_ln886_16_fu_3146_p2;

assign zext_ln886_13_fu_3162_p1 = add_ln886_17_fu_3156_p2;

assign zext_ln886_14_fu_3172_p1 = add_ln886_18_fu_3166_p2;

assign zext_ln886_15_fu_3182_p1 = add_ln886_19_fu_3176_p2;

assign zext_ln886_16_fu_3192_p1 = add_ln886_20_fu_3186_p2;

assign zext_ln886_17_fu_3202_p1 = add_ln886_21_fu_3196_p2;

assign zext_ln886_18_fu_3212_p1 = add_ln886_22_fu_3206_p2;

assign zext_ln886_19_fu_3222_p1 = add_ln886_23_fu_3216_p2;

assign zext_ln886_1_fu_3052_p1 = add_ln886_2_fu_3046_p2;

assign zext_ln886_20_fu_3232_p1 = add_ln886_24_fu_3226_p2;

assign zext_ln886_21_fu_3242_p1 = add_ln886_25_fu_3236_p2;

assign zext_ln886_22_fu_3252_p1 = add_ln886_26_fu_3246_p2;

assign zext_ln886_23_fu_3262_p1 = add_ln886_27_fu_3256_p2;

assign zext_ln886_24_fu_3272_p1 = add_ln886_28_fu_3266_p2;

assign zext_ln886_25_fu_3282_p1 = add_ln886_29_fu_3276_p2;

assign zext_ln886_26_fu_3486_p1 = add_ln886_30_reg_4231;

assign zext_ln886_27_fu_3292_p1 = add_ln886_32_reg_4146;

assign zext_ln886_28_fu_3295_p1 = add_ln886_33_reg_4151;

assign zext_ln886_29_fu_3304_p1 = add_ln886_34_fu_3298_p2;

assign zext_ln886_2_fu_3068_p1 = add_ln886_4_fu_3062_p2;

assign zext_ln886_30_fu_3308_p1 = add_ln886_35_reg_4156;

assign zext_ln886_31_fu_3311_p1 = add_ln886_36_reg_4161;

assign zext_ln886_32_fu_3320_p1 = add_ln886_37_fu_3314_p2;

assign zext_ln886_33_fu_3330_p1 = add_ln886_38_fu_3324_p2;

assign zext_ln886_34_fu_3334_p1 = add_ln886_39_reg_4166;

assign zext_ln886_35_fu_3337_p1 = add_ln886_40_reg_4171;

assign zext_ln886_36_fu_3346_p1 = add_ln886_41_fu_3340_p2;

assign zext_ln886_37_fu_3350_p1 = add_ln886_42_reg_4176;

assign zext_ln886_38_fu_3353_p1 = add_ln886_43_reg_4181;

assign zext_ln886_39_fu_3362_p1 = add_ln886_44_fu_3356_p2;

assign zext_ln886_3_fu_3078_p1 = add_ln886_5_fu_3072_p2;

assign zext_ln886_40_fu_3372_p1 = add_ln886_45_fu_3366_p2;

assign zext_ln886_41_fu_3382_p1 = add_ln886_46_fu_3376_p2;

assign zext_ln886_42_fu_3386_p1 = add_ln886_47_reg_4186;

assign zext_ln886_43_fu_3389_p1 = add_ln886_48_reg_4191;

assign zext_ln886_44_fu_3398_p1 = add_ln886_49_fu_3392_p2;

assign zext_ln886_45_fu_3402_p1 = add_ln886_50_reg_4196;

assign zext_ln886_46_fu_3405_p1 = add_ln886_51_reg_4201;

assign zext_ln886_47_fu_3414_p1 = add_ln886_52_fu_3408_p2;

assign zext_ln886_48_fu_3424_p1 = add_ln886_53_fu_3418_p2;

assign zext_ln886_49_fu_3428_p1 = add_ln886_54_reg_4206;

assign zext_ln886_4_fu_3088_p1 = add_ln886_6_fu_3082_p2;

assign zext_ln886_50_fu_3431_p1 = add_ln886_55_reg_4211;

assign zext_ln886_51_fu_3440_p1 = add_ln886_56_fu_3434_p2;

assign zext_ln886_52_fu_3444_p1 = add_ln886_57_reg_4216;

assign zext_ln886_53_fu_3447_p1 = add_ln886_58_reg_4221;

assign zext_ln886_54_fu_3456_p1 = add_ln886_59_fu_3450_p2;

assign zext_ln886_55_fu_3466_p1 = add_ln886_60_fu_3460_p2;

assign zext_ln886_56_fu_3476_p1 = add_ln886_61_fu_3470_p2;

assign zext_ln886_5_fu_3098_p1 = add_ln886_8_reg_4126;

assign zext_ln886_6_fu_3101_p1 = add_ln886_9_reg_4131;

assign zext_ln886_7_fu_3110_p1 = add_ln886_10_fu_3104_p2;

assign zext_ln886_8_fu_3114_p1 = add_ln886_11_reg_4136;

assign zext_ln886_9_fu_3117_p1 = add_ln886_12_reg_4141;

assign zext_ln886_fu_2706_p1 = xor_ln1085_62_fu_2700_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_7_Matrix_Vector_Activate_Stream_Batch
