// Seed: 2870069475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_2._id_12 = 0;
  output supply0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1 ==? -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd34
) (
    output wor id_0,
    input tri1 _id_1,
    output wand id_2,
    output tri id_3,
    output supply1 id_4
);
  wire [id_1 : {  id_1  {  1  }  }  !=  (  id_1  )] id_6;
  not primCall (id_4, id_6);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd72
) (
    input tri id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wire id_4,
    output tri0 id_5,
    output tri id_6,
    input supply0 id_7,
    output wire id_8,
    input supply0 id_9,
    input supply0 id_10,
    output tri id_11,
    input supply1 _id_12,
    input tri id_13,
    output tri id_14,
    input wor id_15,
    output supply0 id_16,
    input supply1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    input supply0 id_20
);
  logic [1  ==  id_12  -  id_12 : -1] id_22;
  ;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
