TimeQuest Timing Analyzer report for Data_Extraction_System
Mon Feb 25 02:25:40 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 13. Slow 1200mV 85C Model Setup: 'accessControl:inst5|idx[0]'
 14. Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'
 15. Slow 1200mV 85C Model Setup: 'CLK_50MHz'
 16. Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'
 17. Slow 1200mV 85C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 18. Slow 1200mV 85C Model Hold: 'CLK_50MHz'
 19. Slow 1200mV 85C Model Hold: 'accessControl:inst5|idx[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 28. Slow 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'
 29. Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'
 30. Slow 1200mV 0C Model Setup: 'CLK_50MHz'
 31. Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'
 32. Slow 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 33. Slow 1200mV 0C Model Hold: 'CLK_50MHz'
 34. Slow 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 42. Fast 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'
 43. Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'
 44. Fast 1200mV 0C Model Setup: 'CLK_50MHz'
 45. Fast 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 46. Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'
 47. Fast 1200mV 0C Model Hold: 'CLK_50MHz'
 48. Fast 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Data_Extraction_System                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.1%      ;
;     Processor 3            ;   8.0%      ;
;     Processor 4            ;   6.4%      ;
;     Processors 5-12        ;   2.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+
; Clock Name                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                               ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+
; accessControl:inst5|idx[0]                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { accessControl:inst5|idx[0] }                        ;
; CLK_50MHz                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                                         ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIVIDER:inst20|CLK_OUT }                        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] } ;
+---------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 158.23 MHz ; 158.23 MHz      ; CLK_DIVIDER:inst20|CLK_OUT                        ;                                                               ;
; 524.66 MHz ; 250.0 MHz       ; CLK_50MHz                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 662.25 MHz ; 662.25 MHz      ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ;                                                               ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                        ; -5.320 ; -1337.290     ;
; accessControl:inst5|idx[0]                        ; -1.987 ; -1.987        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -1.741 ; -1.741        ;
; CLK_50MHz                                         ; -0.906 ; -2.726        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.098 ; 0.000         ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; 0.167 ; 0.000         ;
; CLK_50MHz                                         ; 0.330 ; 0.000         ;
; accessControl:inst5|idx[0]                        ; 1.842 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_50MHz                                         ; -3.000 ; -10.000       ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; -2.174 ; -634.696      ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.337  ; 0.000         ;
; accessControl:inst5|idx[0]                        ; 0.411  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                           ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -5.320 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.606      ;
; -5.318 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.604      ;
; -5.309 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.595      ;
; -5.270 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.556      ;
; -5.259 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.545      ;
; -5.257 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.543      ;
; -5.206 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.492      ;
; -5.204 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.490      ;
; -5.199 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.485      ;
; -5.156 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.442      ;
; -5.138 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.424      ;
; -5.089 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.375      ;
; -5.087 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.373      ;
; -5.085 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.371      ;
; -5.007 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.293      ;
; -5.005 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.291      ;
; -4.983 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]            ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -2.097     ; 3.881      ;
; -4.970 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.256      ;
; -4.968 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.254      ;
; -4.968 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.254      ;
; -4.933 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.219      ;
; -4.901 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.187      ;
; -4.899 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.185      ;
; -4.891 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.177      ;
; -4.889 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.175      ;
; -4.886 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.172      ;
; -4.881 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.167      ;
; -4.872 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.158      ;
; -4.870 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 5.798      ;
; -4.867 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 5.795      ;
; -4.859 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 5.788      ;
; -4.856 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 5.785      ;
; -4.853 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.139      ;
; -4.851 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.137      ;
; -4.849 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.135      ;
; -4.848 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.292      ; 6.135      ;
; -4.845 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.128      ;
; -4.830 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.113      ;
; -4.822 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 5.751      ;
; -4.819 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.105      ;
; -4.819 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 5.748      ;
; -4.810 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.292      ; 6.097      ;
; -4.784 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]            ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -2.097     ; 3.682      ;
; -4.782 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.068      ;
; -4.780 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.066      ;
; -4.780 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.066      ;
; -4.777 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.063      ;
; -4.776 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.287      ; 6.058      ;
; -4.775 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.061      ;
; -4.774 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.287      ; 6.056      ;
; -4.770 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.056      ;
; -4.754 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 6.050      ;
; -4.754 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 6.050      ;
; -4.754 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 6.050      ;
; -4.754 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 6.050      ;
; -4.752 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.035      ;
; -4.750 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.036      ;
; -4.748 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.034      ;
; -4.744 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 5.673      ;
; -4.743 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[16]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.029      ;
; -4.742 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 5.670      ;
; -4.741 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[16]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.027      ;
; -4.741 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 5.670      ;
; -4.739 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 5.667      ;
; -4.734 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.020      ;
; -4.732 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 6.018      ;
; -4.732 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.292      ; 6.019      ;
; -4.709 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 5.992      ;
; -4.705 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 5.988      ;
; -4.702 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.988      ;
; -4.696 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.982      ;
; -4.695 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[6] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 5.623      ;
; -4.695 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.101     ; 5.589      ;
; -4.695 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.101     ; 5.589      ;
; -4.695 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.101     ; 5.589      ;
; -4.695 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.101     ; 5.589      ;
; -4.694 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.980      ;
; -4.692 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[19]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.287      ; 5.974      ;
; -4.692 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[6] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 5.620      ;
; -4.691 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[1]            ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[4]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.622      ;
; -4.690 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[19]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.287      ; 5.972      ;
; -4.682 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.968      ;
; -4.673 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.959      ;
; -4.671 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[15]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.957      ;
; -4.671 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.967      ;
; -4.671 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.967      ;
; -4.671 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.967      ;
; -4.671 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.967      ;
; -4.670 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 5.953      ;
; -4.669 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[15]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.955      ;
; -4.666 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 5.949      ;
; -4.661 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.947      ;
; -4.656 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.291      ; 5.942      ;
; -4.655 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.287      ; 5.937      ;
; -4.650 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.946      ;
; -4.650 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.946      ;
; -4.650 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.946      ;
; -4.650 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.946      ;
; -4.644 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[26]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 5.927      ;
; -4.636 ; spi_master1:inst6|BP[3]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.301      ; 5.932      ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                  ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.987 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -1.489     ; 0.614      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'                                                                                                                                                                                ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.741 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.250      ; 1.863      ;
; -1.606 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.250      ; 1.728      ;
; -1.499 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.250      ; 1.621      ;
; -0.255 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 1.415      ; 1.751      ;
; 0.122  ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 1.000        ; 1.415      ; 1.874      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50MHz'                                                                                                       ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.906 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.838      ;
; -0.906 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.838      ;
; -0.798 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.730      ;
; -0.659 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.591      ;
; -0.648 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.580      ;
; -0.642 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.574      ;
; -0.540 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.472      ;
; -0.528 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.460      ;
; -0.524 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.456      ;
; -0.455 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.387      ;
; -0.412 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.439     ; 0.968      ;
; -0.386 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.318      ;
; -0.355 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.287      ;
; -0.241 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.298      ; 1.534      ;
; -0.241 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.298      ; 1.534      ;
; -0.223 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.155      ;
; -0.219 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.151      ;
; -0.201 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.133      ;
; -0.172 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.104      ;
; -0.172 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.104      ;
; -0.133 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.298      ; 1.426      ;
; -0.116 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.048      ;
; 0.006  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.298      ; 1.287      ;
; 0.070  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.862      ;
; 0.072  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.860      ;
; 0.214  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.298      ; 1.079      ;
; 0.258  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.078     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'                                                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.098 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.000        ; 1.476      ; 1.773      ;
; 0.491 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 1.476      ; 1.666      ;
; 1.578 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.375      ; 1.463      ;
; 1.672 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.375      ; 1.557      ;
; 1.783 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.375      ; 1.668      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 0.167 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.198      ; 3.731      ;
; 0.342 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_clk                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_clk                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; accessControl:inst5|idx[0]                                            ; accessControl:inst5|TRANSMIT                                                                                                        ; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.843      ; 3.551      ;
; 0.344 ; IMU_Extraction_Block:inst|spi_master1:inst4|rtl                       ; IMU_Extraction_Block:inst|spi_master1:inst4|rtl                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; spi_master1:inst6|state_clk                                           ; spi_master1:inst6|state_clk                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.075      ; 0.577      ;
; 0.347 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.076      ; 0.580      ;
; 0.357 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; IMU_Extraction_Block:inst|spi_master1:inst4|wt                        ; IMU_Extraction_Block:inst|spi_master1:inst4|wt                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx                   ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_master1:inst6|wt                                                  ; spi_master1:inst6|wt                                                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_master1:inst6|StartTx                                             ; spi_master1:inst6|StartTx                                                                                                           ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[25]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[25]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accessControl:inst5|state.SEARCH                                      ; accessControl:inst5|state.SEARCH                                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; accessControl:inst5|state.WAITING                                     ; accessControl:inst5|state.WAITING                                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                     ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                  ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_master1:inst6|state_csh                                           ; spi_master1:inst6|state_csh                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_master1:inst6|state_csl                                           ; spi_master1:inst6|state_csl                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[7]                                            ; spi_master1:inst6|dwReg[7]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[6]                                            ; spi_master1:inst6|dwReg[6]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[5]                                            ; spi_master1:inst6|dwReg[5]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[4]                                            ; spi_master1:inst6|dwReg[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[3]                                            ; spi_master1:inst6|dwReg[3]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[2]                                            ; spi_master1:inst6|dwReg[2]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[1]                                            ; spi_master1:inst6|dwReg[1]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|dwReg[0]                                            ; spi_master1:inst6|dwReg[0]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_master1:inst6|rtl                                                 ; spi_master1:inst6|rtl                                                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                   ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                       ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.IDLE                ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.IDLE                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[2]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[4]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[5]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[0]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.594      ;
; 0.382 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[1]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; accessControl:inst5|idx[2]                                            ; accessControl:inst5|idx[2]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.577      ;
; 0.394 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.481      ; 2.032      ;
; 0.397 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.SEND                ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.615      ;
; 0.404 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.RDY2SND                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.623      ;
; 0.404 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.NXTtx                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.624      ;
; 0.422 ; spi_master1:inst6|BP[7]                                               ; spi_master1:inst6|BP[8]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.465      ; 1.044      ;
; 0.436 ; spi_master1:inst6|BP[6]                                               ; spi_master1:inst6|BP[8]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.465      ; 1.058      ;
; 0.448 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[11]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[12]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.437      ; 1.042      ;
; 0.461 ; spi_master1:inst6|pstate                                              ; spi_master1:inst6|fPulse                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.076      ; 0.694      ;
; 0.467 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[10]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[12]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.437      ; 1.061      ;
; 0.479 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[13] ; accessControl:inst5|dataOut[4]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[15] ; accessControl:inst5|dataOut[6]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                  ; IMU_Extraction_Block:inst|DESrx:inst|state.STOREstate                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[12] ; accessControl:inst5|dataOut[3]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[17] ; accessControl:inst5|dataOut[8]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.165      ; 2.013      ;
; 0.485 ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                ; IMU_Extraction_Block:inst|DEStx:inst15|state.NXTtx                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.704      ;
; 0.494 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[5]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.481      ; 2.132      ;
; 0.501 ; accessControl:inst5|idx[2]                                            ; accessControl:inst5|idx[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.481      ; 2.139      ;
; 0.501 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.384      ; 1.072      ;
; 0.506 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[6]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.481      ; 2.144      ;
; 0.507 ; accessControl:inst5|state.WAITING                                     ; accessControl:inst5|state.SEARCH                                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.726      ;
; 0.511 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.165      ; 2.042      ;
; 0.514 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[10] ; accessControl:inst5|dataOut[1]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.732      ;
; 0.514 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[11] ; accessControl:inst5|dataOut[2]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.732      ;
; 0.516 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[6]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; spi_master1:inst6|dwReg[5]                                            ; spi_master1:inst6|rx_data[5]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; spi_master1:inst6|dwReg[4]                                            ; spi_master1:inst6|rx_data[4]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.737      ;
; 0.519 ; spi_master1:inst6|dwReg[0]                                            ; spi_master1:inst6|rx_data[0]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.737      ;
; 0.520 ; spi_master1:inst6|dwReg[7]                                            ; spi_master1:inst6|rx_data[7]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.738      ;
; 0.522 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                 ; IMU_Extraction_Block:inst|spi_master1:inst4|CSD                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 0.742      ;
; 0.527 ; IMU_Extraction_Block:inst|DESrx:inst|state.STRTrx                     ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 0.746      ;
; 0.531 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[15]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[15]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.766      ;
; 0.531 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[13]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[13]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.766      ;
; 0.531 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[16]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[16]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.767      ;
; 0.531 ; spi_master1:inst6|BP[15]                                              ; spi_master1:inst6|BP[15]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.767      ;
; 0.531 ; spi_master1:inst6|BP[13]                                              ; spi_master1:inst6|BP[13]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.767      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[11]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[11]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.767      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[5]                     ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[5]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.767      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[3]                     ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[3]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.767      ;
; 0.532 ; spi_master1:inst6|CC[15]                                              ; spi_master1:inst6|CC[15]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.077      ; 0.766      ;
; 0.532 ; spi_master1:inst6|CC[13]                                              ; spi_master1:inst6|CC[13]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.077      ; 0.766      ;
; 0.532 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[20]                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 0.750      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[15]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[15]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.078      ; 0.767      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[18]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[18]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.768      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[19]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[19]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.768      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[29]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[29]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.768      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[31]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[31]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.768      ;
; 0.532 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[22]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[22]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.768      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50MHz'                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.439      ; 0.926      ;
; 0.330 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.439      ; 0.926      ;
; 0.342 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.078      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.580      ;
; 0.428 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.439      ; 1.024      ;
; 0.540 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.760      ;
; 0.543 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.763      ;
; 0.560 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.439      ; 1.156      ;
; 0.584 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.439      ; 1.180      ;
; 0.696 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.916      ;
; 0.726 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.946      ;
; 0.726 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.946      ;
; 0.731 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.951      ;
; 0.772 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.992      ;
; 0.774 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.994      ;
; 0.801 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.021      ;
; 0.803 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.023      ;
; 0.817 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.037      ;
; 0.870 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.090      ;
; 0.887 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.107      ;
; 0.947 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.167      ;
; 0.998 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.218      ;
; 1.002 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.222      ;
; 1.009 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.229      ;
; 1.010 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.298     ; 0.869      ;
; 1.099 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.319      ;
; 1.232 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.452      ;
; 1.256 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.476      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                  ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.842 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -1.301     ; 0.551      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 176.93 MHz ; 176.93 MHz      ; CLK_DIVIDER:inst20|CLK_OUT                        ;                                                               ;
; 586.51 MHz ; 250.0 MHz       ; CLK_50MHz                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 707.21 MHz ; 707.21 MHz      ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ;                                                               ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                        ; -4.652 ; -1130.901     ;
; accessControl:inst5|idx[0]                        ; -1.654 ; -1.654        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -1.528 ; -1.528        ;
; CLK_50MHz                                         ; -0.705 ; -1.795        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.074 ; 0.000         ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; 0.180 ; 0.000         ;
; CLK_50MHz                                         ; 0.299 ; 0.000         ;
; accessControl:inst5|idx[0]                        ; 1.633 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_50MHz                                         ; -3.000 ; -10.000       ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; -2.174 ; -634.696      ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.363  ; 0.000         ;
; accessControl:inst5|idx[0]                        ; 0.467  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                            ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.652 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.906      ;
; -4.647 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.901      ;
; -4.604 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.858      ;
; -4.603 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.856      ;
; -4.599 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.853      ;
; -4.598 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.851      ;
; -4.555 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.809      ;
; -4.550 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.804      ;
; -4.507 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.761      ;
; -4.488 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.742      ;
; -4.458 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.711      ;
; -4.454 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.708      ;
; -4.449 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.703      ;
; -4.410 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.664      ;
; -4.387 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.641      ;
; -4.383 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]            ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -1.864     ; 3.514      ;
; -4.382 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.636      ;
; -4.351 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.605      ;
; -4.346 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.600      ;
; -4.309 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.563      ;
; -4.306 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.557      ;
; -4.301 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.556      ;
; -4.297 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.551      ;
; -4.289 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.542      ;
; -4.285 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.539      ;
; -4.284 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.537      ;
; -4.280 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.534      ;
; -4.280 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.531      ;
; -4.275 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.530      ;
; -4.250 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.504      ;
; -4.249 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.503      ;
; -4.248 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.501      ;
; -4.245 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.499      ;
; -4.242 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.496      ;
; -4.232 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.170      ;
; -4.230 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.168      ;
; -4.209 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]            ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -1.864     ; 3.340      ;
; -4.206 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.460      ;
; -4.201 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.140      ;
; -4.200 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.454      ;
; -4.199 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.138      ;
; -4.194 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.255      ; 5.444      ;
; -4.193 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.132      ;
; -4.191 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.130      ;
; -4.190 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.441      ;
; -4.189 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.442      ;
; -4.189 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.443      ;
; -4.189 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.255      ; 5.439      ;
; -4.185 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.440      ;
; -4.184 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.437      ;
; -4.184 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.438      ;
; -4.183 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.434      ;
; -4.180 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.431      ;
; -4.164 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[16]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.417      ;
; -4.159 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.412      ;
; -4.159 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[16]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.412      ;
; -4.157 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.408      ;
; -4.154 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.407      ;
; -4.154 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.405      ;
; -4.149 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.408      ;
; -4.149 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.408      ;
; -4.149 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.408      ;
; -4.149 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.408      ;
; -4.144 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.397      ;
; -4.140 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.394      ;
; -4.127 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[19]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.255      ; 5.377      ;
; -4.122 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[19]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.255      ; 5.372      ;
; -4.121 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[26]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.372      ;
; -4.120 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.058      ;
; -4.118 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.056      ;
; -4.117 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.371      ;
; -4.114 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.367      ;
; -4.109 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.362      ;
; -4.105 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.359      ;
; -4.105 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.089     ; 5.011      ;
; -4.105 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.089     ; 5.011      ;
; -4.105 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.089     ; 5.011      ;
; -4.105 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.089     ; 5.011      ;
; -4.102 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.041      ;
; -4.100 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.039      ;
; -4.099 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.353      ;
; -4.095 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[26]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.346      ;
; -4.092 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[15]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.345      ;
; -4.089 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[1]            ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[4]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.055     ; 5.029      ;
; -4.087 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[15]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.340      ;
; -4.079 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[6] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.017      ;
; -4.079 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.338      ;
; -4.079 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.338      ;
; -4.079 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.338      ;
; -4.079 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.338      ;
; -4.077 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[6] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.015      ;
; -4.070 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[27]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.325      ;
; -4.069 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.323      ;
; -4.068 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.258      ; 5.321      ;
; -4.067 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.318      ;
; -4.066 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.325      ;
; -4.066 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.325      ;
; -4.066 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.325      ;
; -4.066 ; spi_master1:inst6|BP[4]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.264      ; 5.325      ;
; -4.064 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.315      ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.654 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -1.313     ; 0.547      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.528 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.194      ; 1.649      ;
; -1.413 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.194      ; 1.534      ;
; -1.350 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.194      ; 1.471      ;
; -0.207 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 1.264      ; 1.588      ;
; 0.221  ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 1.000        ; 1.264      ; 1.660      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.705 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.645      ;
; -0.704 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.644      ;
; -0.614 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.554      ;
; -0.486 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.426      ;
; -0.474 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.414      ;
; -0.467 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.407      ;
; -0.378 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.318      ;
; -0.371 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.311      ;
; -0.365 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.305      ;
; -0.297 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.237      ;
; -0.248 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.385     ; 0.858      ;
; -0.241 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.181      ;
; -0.214 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.154      ;
; -0.109 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.366      ;
; -0.108 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.365      ;
; -0.087 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.027      ;
; -0.081 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.021      ;
; -0.080 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.020      ;
; -0.042 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.982      ;
; -0.035 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.975      ;
; -0.018 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.275      ;
; 0.006  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.934      ;
; 0.110  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.147      ;
; 0.170  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.770      ;
; 0.172  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.768      ;
; 0.299  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 0.958      ;
; 0.344  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.068     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.074 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.000        ; 1.317      ; 1.571      ;
; 0.517 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 1.317      ; 1.514      ;
; 1.483 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.305      ; 1.298      ;
; 1.604 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.305      ; 1.419      ;
; 1.703 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.305      ; 1.518      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 0.180 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.876      ; 3.390      ;
; 0.296 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_clk                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_clk                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.071      ; 0.511      ;
; 0.296 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.071      ; 0.511      ;
; 0.297 ; IMU_Extraction_Block:inst|spi_master1:inst4|rtl                       ; IMU_Extraction_Block:inst|spi_master1:inst4|rtl                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; spi_master1:inst6|state_clk                                           ; spi_master1:inst6|state_clk                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.307 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; spi_master1:inst6|dwReg[7]                                            ; spi_master1:inst6|dwReg[7]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|dwReg[6]                                            ; spi_master1:inst6|dwReg[6]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|dwReg[5]                                            ; spi_master1:inst6|dwReg[5]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|dwReg[4]                                            ; spi_master1:inst6|dwReg[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|dwReg[3]                                            ; spi_master1:inst6|dwReg[3]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|dwReg[2]                                            ; spi_master1:inst6|dwReg[2]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|dwReg[1]                                            ; spi_master1:inst6|dwReg[1]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|dwReg[0]                                            ; spi_master1:inst6|dwReg[0]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[25]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[25]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accessControl:inst5|state.SEARCH                                      ; accessControl:inst5|state.SEARCH                                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; accessControl:inst5|state.WAITING                                     ; accessControl:inst5|state.WAITING                                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                     ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_master1:inst6|state_csh                                           ; spi_master1:inst6|state_csh                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_master1:inst6|rtl                                                 ; spi_master1:inst6|rtl                                                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                   ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                  ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                       ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; IMU_Extraction_Block:inst|spi_master1:inst4|wt                        ; IMU_Extraction_Block:inst|spi_master1:inst4|wt                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx                   ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_master1:inst6|state_csl                                           ; spi_master1:inst6|state_csl                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_master1:inst6|wt                                                  ; spi_master1:inst6|wt                                                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_master1:inst6|StartTx                                             ; spi_master1:inst6|StartTx                                                                                                           ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.IDLE                ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.IDLE                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; accessControl:inst5|idx[0]                                            ; accessControl:inst5|TRANSMIT                                                                                                        ; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.560      ; 3.215      ;
; 0.333 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[1]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; accessControl:inst5|idx[2]                                            ; accessControl:inst5|idx[2]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.034      ; 0.511      ;
; 0.338 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[2]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[4]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[5]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.538      ;
; 0.340 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[0]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.540      ;
; 0.353 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.SEND                ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.552      ;
; 0.359 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.RDY2SND                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.559      ;
; 0.359 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.NXTtx                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.559      ;
; 0.360 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.560      ;
; 0.388 ; spi_master1:inst6|BP[7]                                               ; spi_master1:inst6|BP[8]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.408      ; 0.940      ;
; 0.397 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.314      ; 1.855      ;
; 0.397 ; spi_master1:inst6|BP[6]                                               ; spi_master1:inst6|BP[8]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.408      ; 0.949      ;
; 0.406 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[11]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[12]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.385      ; 0.935      ;
; 0.408 ; spi_master1:inst6|pstate                                              ; spi_master1:inst6|fPulse                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.621      ;
; 0.421 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.070      ; 1.825      ;
; 0.423 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[10]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[12]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.385      ; 0.952      ;
; 0.430 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[13] ; accessControl:inst5|dataOut[4]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.630      ;
; 0.430 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[15] ; accessControl:inst5|dataOut[6]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.630      ;
; 0.432 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[12] ; accessControl:inst5|dataOut[3]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[17] ; accessControl:inst5|dataOut[8]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.070      ; 1.836      ;
; 0.433 ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                  ; IMU_Extraction_Block:inst|DESrx:inst|state.STOREstate                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.632      ;
; 0.436 ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                ; IMU_Extraction_Block:inst|DEStx:inst15|state.NXTtx                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.636      ;
; 0.447 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[5]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.314      ; 1.905      ;
; 0.456 ; accessControl:inst5|state.WAITING                                     ; accessControl:inst5|state.SEARCH                                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.656      ;
; 0.457 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.344      ; 0.970      ;
; 0.464 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[6]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; spi_master1:inst6|dwReg[5]                                            ; spi_master1:inst6|rx_data[5]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; spi_master1:inst6|dwReg[4]                                            ; spi_master1:inst6|rx_data[4]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; spi_master1:inst6|dwReg[0]                                            ; spi_master1:inst6|rx_data[0]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; spi_master1:inst6|dwReg[7]                                            ; spi_master1:inst6|rx_data[7]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.667      ;
; 0.469 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[20]                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.668      ;
; 0.470 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[19]                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                 ; IMU_Extraction_Block:inst|spi_master1:inst4|CSD                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[10] ; accessControl:inst5|dataOut[1]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.673      ;
; 0.473 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[11] ; accessControl:inst5|dataOut[2]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 0.673      ;
; 0.476 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[15]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[15]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.690      ;
; 0.476 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[13]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[13]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.690      ;
; 0.477 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[3]                     ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[3]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.691      ;
; 0.477 ; spi_master1:inst6|BP[7]                                               ; spi_master1:inst6|BP[9]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.408      ; 1.029      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|PP[15]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|PP[15]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|PP[13]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|PP[13]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[31]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[31]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[29]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[29]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[19]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[19]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[11]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[11]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.692      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[5]                     ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[5]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.692      ;
; 0.478 ; spi_master1:inst6|CC[31]                                              ; spi_master1:inst6|CC[31]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; spi_master1:inst6|CC[29]                                              ; spi_master1:inst6|CC[29]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; spi_master1:inst6|CC[19]                                              ; spi_master1:inst6|CC[19]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; spi_master1:inst6|CC[15]                                              ; spi_master1:inst6|CC[15]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.690      ;
; 0.478 ; spi_master1:inst6|CC[13]                                              ; spi_master1:inst6|CC[13]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.690      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[15]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[15]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
; 0.478 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[13]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[13]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.691      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.511      ;
; 0.302 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.385      ; 0.831      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.385      ; 0.842      ;
; 0.320 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.519      ;
; 0.392 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.385      ; 0.921      ;
; 0.487 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.686      ;
; 0.489 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.688      ;
; 0.510 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.385      ; 1.039      ;
; 0.528 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.385      ; 1.057      ;
; 0.627 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.826      ;
; 0.662 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.861      ;
; 0.663 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.862      ;
; 0.668 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.867      ;
; 0.700 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.899      ;
; 0.705 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.904      ;
; 0.719 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.918      ;
; 0.722 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.921      ;
; 0.746 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.779 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.978      ;
; 0.793 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.992      ;
; 0.852 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.051      ;
; 0.893 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.262     ; 0.775      ;
; 0.896 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.095      ;
; 0.910 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.109      ;
; 0.911 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.110      ;
; 0.986 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.185      ;
; 1.104 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.303      ;
; 1.122 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.321      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.633 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -1.142     ; 0.501      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                        ; -2.544 ; -541.740      ;
; accessControl:inst5|idx[0]                        ; -0.779 ; -0.779        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.761 ; -0.761        ;
; CLK_50MHz                                         ; -0.071 ; -0.071        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                        ; 0.016 ; 0.000         ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.069 ; 0.000         ;
; CLK_50MHz                                         ; 0.148 ; 0.000         ;
; accessControl:inst5|idx[0]                        ; 1.128 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK_50MHz                                         ; -3.000 ; -10.703       ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; -1.000 ; -630.000      ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.395  ; 0.000         ;
; accessControl:inst5|idx[0]                        ; 0.400  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                            ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.544 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.686      ;
; -2.541 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.683      ;
; -2.528 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.670      ;
; -2.516 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.658      ;
; -2.506 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.648      ;
; -2.503 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.645      ;
; -2.493 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.635      ;
; -2.481 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.623      ;
; -2.477 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.619      ;
; -2.468 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.610      ;
; -2.464 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.606      ;
; -2.439 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.581      ;
; -2.436 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]            ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -1.239     ; 2.184      ;
; -2.405 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.547      ;
; -2.392 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.534      ;
; -2.367 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.509      ;
; -2.356 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.498      ;
; -2.351 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.299      ;
; -2.349 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.297      ;
; -2.343 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.485      ;
; -2.334 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.476      ;
; -2.328 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.276      ;
; -2.326 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.274      ;
; -2.323 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.465      ;
; -2.323 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.271      ;
; -2.322 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]            ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -1.239     ; 2.070      ;
; -2.321 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.463      ;
; -2.321 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.269      ;
; -2.318 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.460      ;
; -2.301 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.443      ;
; -2.296 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.438      ;
; -2.296 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.438      ;
; -2.290 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.432      ;
; -2.288 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.430      ;
; -2.284 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.156      ; 3.427      ;
; -2.283 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.425      ;
; -2.281 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.420      ;
; -2.279 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.156      ; 3.422      ;
; -2.278 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.226      ;
; -2.277 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.419      ;
; -2.276 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.415      ;
; -2.276 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.224      ;
; -2.269 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.033     ; 3.223      ;
; -2.267 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.409      ;
; -2.266 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.033     ; 3.220      ;
; -2.261 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.156      ; 3.404      ;
; -2.261 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.209      ;
; -2.259 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.401      ;
; -2.259 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.207      ;
; -2.258 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.400      ;
; -2.258 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.397      ;
; -2.254 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.396      ;
; -2.252 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.394      ;
; -2.242 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.151      ; 3.380      ;
; -2.237 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.400      ;
; -2.237 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.400      ;
; -2.237 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.400      ;
; -2.237 ; spi_master1:inst6|BP[1]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.400      ;
; -2.231 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.033     ; 3.185      ;
; -2.229 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.371      ;
; -2.229 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.151      ; 3.367      ;
; -2.229 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.371      ;
; -2.222 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.364      ;
; -2.221 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[16]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.363      ;
; -2.220 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[1]            ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[4]        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.169      ;
; -2.216 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.358      ;
; -2.215 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.357      ;
; -2.215 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[6] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.163      ;
; -2.213 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[6] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.161      ;
; -2.211 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[7] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.159      ;
; -2.210 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.352      ;
; -2.209 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.351      ;
; -2.209 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[7] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.157      ;
; -2.208 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[16]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.350      ;
; -2.204 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[17]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.151      ; 3.342      ;
; -2.203 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.342      ;
; -2.202 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.033     ; 3.156      ;
; -2.202 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 3.129      ;
; -2.202 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 3.129      ;
; -2.202 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 3.129      ;
; -2.202 ; spi_master1:inst6|BP[9]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 3.129      ;
; -2.200 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.339      ;
; -2.198 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.337      ;
; -2.197 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.339      ;
; -2.195 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.334      ;
; -2.194 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[4] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.142      ;
; -2.193 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[19]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.151      ; 3.331      ;
; -2.193 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.335      ;
; -2.192 ; IMU_Extraction_Block:inst|spi_master1:inst4|delay_counter[4] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.140      ;
; -2.191 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.333      ;
; -2.189 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[5]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.352      ;
; -2.189 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[8]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.352      ;
; -2.189 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[9]                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.352      ;
; -2.189 ; spi_master1:inst6|BP[0]                                      ; spi_master1:inst6|DTS[11]                                ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.176      ; 3.352      ;
; -2.187 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.329      ;
; -2.184 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.326      ;
; -2.183 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[16]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.325      ;
; -2.180 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[19]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.151      ; 3.318      ;
; -2.180 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[28]       ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.319      ;
; -2.180 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.155      ; 3.322      ;
+--------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.779 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -0.950     ; 0.334      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.761 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.137      ; 1.048      ;
; -0.679 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.137      ; 0.966      ;
; -0.584 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.137      ; 0.871      ;
; 0.119  ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.500        ; 0.785      ; 0.931      ;
; 0.499  ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 1.000        ; 0.785      ; 1.051      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.071 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 1.020      ;
; -0.070 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 1.019      ;
; -0.001 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.950      ;
; 0.073  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.876      ;
; 0.082  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.867      ;
; 0.084  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.865      ;
; 0.143  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.806      ;
; 0.147  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.802      ;
; 0.148  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.801      ;
; 0.179  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.770      ;
; 0.197  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.260     ; 0.530      ;
; 0.235  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.714      ;
; 0.250  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.699      ;
; 0.308  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.854      ;
; 0.309  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.640      ;
; 0.309  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.853      ;
; 0.318  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.631      ;
; 0.335  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.614      ;
; 0.335  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.614      ;
; 0.336  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.613      ;
; 0.372  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.577      ;
; 0.378  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.784      ;
; 0.452  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.710      ;
; 0.475  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.474      ;
; 0.477  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.472      ;
; 0.563  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.599      ;
; 0.581  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.047     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 0.016 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.851      ; 2.066      ;
; 0.123 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.110      ;
; 0.178 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_clk                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_clk                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; spi_master1:inst6|state_clk                                           ; spi_master1:inst6|state_clk                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; IMU_Extraction_Block:inst|spi_master1:inst4|rtl                       ; IMU_Extraction_Block:inst|spi_master1:inst4|rtl                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[1]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; IMU_Extraction_Block:inst|spi_master1:inst4|wt                        ; IMU_Extraction_Block:inst|spi_master1:inst4|wt                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx                   ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_master1:inst6|wt                                                  ; spi_master1:inst6|wt                                                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_master1:inst6|StartTx                                             ; spi_master1:inst6|StartTx                                                                                                           ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[5]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.173      ;
; 0.186 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[25]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[25]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[0]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                  ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_master1:inst6|state_csl                                           ; spi_master1:inst6|state_csl                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[7]                                            ; spi_master1:inst6|dwReg[7]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[6]                                            ; spi_master1:inst6|dwReg[6]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[5]                                            ; spi_master1:inst6|dwReg[5]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[4]                                            ; spi_master1:inst6|dwReg[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[3]                                            ; spi_master1:inst6|dwReg[3]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[2]                                            ; spi_master1:inst6|dwReg[2]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[1]                                            ; spi_master1:inst6|dwReg[1]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|dwReg[0]                                            ; spi_master1:inst6|dwReg[0]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|rtl                                                 ; spi_master1:inst6|rtl                                                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]                ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[12]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accessControl:inst5|state.SEARCH                                      ; accessControl:inst5|state.SEARCH                                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; accessControl:inst5|state.WAITING                                     ; accessControl:inst5|state.WAITING                                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                     ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                   ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                       ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master1:inst6|state_csh                                           ; spi_master1:inst6|state_csh                                                                                                         ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; accessControl:inst5|idx[0]                                            ; accessControl:inst5|TRANSMIT                                                                                                        ; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.663      ; 2.050      ;
; 0.189 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[6]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.176      ;
; 0.194 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[4]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[5]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.IDLE                ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.IDLE                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[2]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[0]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.316      ;
; 0.200 ; accessControl:inst5|idx[2]                                            ; accessControl:inst5|idx[4]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.187      ;
; 0.201 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[1]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; accessControl:inst5|idx[2]                                            ; accessControl:inst5|idx[2]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; spi_master1:inst6|BP[7]                                               ; spi_master1:inst6|BP[8]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.274      ; 0.562      ;
; 0.208 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.648      ; 1.055      ;
; 0.212 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.SEND                ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; spi_master1:inst6|BP[6]                                               ; spi_master1:inst6|BP[8]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.274      ; 0.574      ;
; 0.217 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.RDY2SND                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.NXTtx                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                 ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[11]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[12]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.259      ; 0.562      ;
; 0.221 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2]                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.648      ; 1.068      ;
; 0.233 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[10]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[12]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.259      ; 0.576      ;
; 0.240 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|FS[3]                     ; IMU_Extraction_Block:inst|FIFObuffer:inst16|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.224      ; 0.568      ;
; 0.242 ; accessControl:inst5|idx[0]                                            ; accessControl:inst5|idx[4]                                                                                                          ; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.672      ; 2.113      ;
; 0.245 ; spi_master1:inst6|pstate                                              ; spi_master1:inst6|fPulse                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.045      ; 0.374      ;
; 0.252 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[7]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.239      ;
; 0.253 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[13] ; accessControl:inst5|dataOut[4]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[15] ; accessControl:inst5|dataOut[6]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                  ; IMU_Extraction_Block:inst|DESrx:inst|state.STOREstate                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[12] ; accessControl:inst5|dataOut[3]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; accessControl:inst5|idx[1]                                            ; accessControl:inst5|idx[8]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.242      ;
; 0.255 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[17] ; accessControl:inst5|dataOut[8]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; IMU_Extraction_Block:inst|DEStx:inst15|state.WAITINGtx                ; IMU_Extraction_Block:inst|DEStx:inst15|state.NXTtx                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.377      ;
; 0.262 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[10] ; accessControl:inst5|dataOut[1]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; accessControl:inst5|idx[2]                                            ; accessControl:inst5|idx[5]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.250      ;
; 0.263 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[11] ; accessControl:inst5|dataOut[2]                                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; accessControl:inst5|idx[0]                                            ; accessControl:inst5|idx[1]                                                                                                          ; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.812      ; 1.274      ;
; 0.265 ; accessControl:inst5|idx[0]                                            ; accessControl:inst5|idx[2]                                                                                                          ; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.812      ; 1.276      ;
; 0.266 ; accessControl:inst5|idx[2]                                            ; accessControl:inst5|idx[6]                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.903      ; 1.253      ;
; 0.266 ; accessControl:inst5|state.WAITING                                     ; accessControl:inst5|state.SEARCH                                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; spi_master1:inst6|dwReg[5]                                            ; spi_master1:inst6|rx_data[5]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]                  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[6]                                                                              ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; spi_master1:inst6|BP[7]                                               ; spi_master1:inst6|BP[9]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.274      ; 0.625      ;
; 0.268 ; spi_master1:inst6|dwReg[4]                                            ; spi_master1:inst6|rx_data[4]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; spi_master1:inst6|dwReg[0]                                            ; spi_master1:inst6|rx_data[0]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; spi_master1:inst6|BP[5]                                               ; spi_master1:inst6|BP[8]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.274      ; 0.627      ;
; 0.270 ; spi_master1:inst6|dwReg[7]                                            ; spi_master1:inst6|rx_data[7]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                 ; IMU_Extraction_Block:inst|spi_master1:inst4|CSD                                                                                     ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; spi_master1:inst6|BP[7]                                               ; spi_master1:inst6|BP[10]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.274      ; 0.628      ;
; 0.271 ; IMU_Extraction_Block:inst|DESrx:inst|state.STRTrx                     ; IMU_Extraction_Block:inst|DESrx:inst|state.WAITINGrx                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.392      ;
; 0.279 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|state.STORE               ; IMU_Extraction_Block:inst|FIFObuffer:inst16|datArray_rtl_0_bypass[0]                                                                ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; spi_master1:inst6|BP[6]                                               ; spi_master1:inst6|BP[9]                                                                                                             ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.274      ; 0.637      ;
; 0.281 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[15]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[15]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.047      ; 0.412      ;
; 0.281 ; spi_master1:inst6|BP[15]                                              ; spi_master1:inst6|BP[15]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.047      ; 0.412      ;
; 0.282 ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[15]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|EC[15]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.045      ; 0.411      ;
; 0.282 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[16]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[16]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.047      ; 0.413      ;
; 0.282 ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[18]                    ; IMU_Extraction_Block:inst|spi_master1:inst4|BP[18]                                                                                  ; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.047      ; 0.413      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.069 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0.000        ; 0.816      ; 0.990      ;
; 0.464 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.816      ; 0.885      ;
; 1.103 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.204      ; 0.817      ;
; 1.108 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.204      ; 0.822      ;
; 1.171 ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|empty ; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -0.500       ; 0.204      ; 0.885      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.492      ;
; 0.162 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.506      ;
; 0.176 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.047      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.314      ;
; 0.202 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.546      ;
; 0.278 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.400      ;
; 0.280 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.402      ;
; 0.289 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.633      ;
; 0.297 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.641      ;
; 0.365 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.487      ;
; 0.382 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.504      ;
; 0.383 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.505      ;
; 0.383 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.505      ;
; 0.408 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.530      ;
; 0.412 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.534      ;
; 0.425 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.547      ;
; 0.425 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.547      ;
; 0.435 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.557      ;
; 0.466 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.588      ;
; 0.474 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.596      ;
; 0.513 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.635      ;
; 0.522 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.644      ;
; 0.533 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.655      ;
; 0.539 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.661      ;
; 0.550 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.175     ; 0.459      ;
; 0.576 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.698      ;
; 0.666 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.788      ;
; 0.674 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.796      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.128 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -0.844     ; 0.294      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -5.320    ; 0.016 ; N/A      ; N/A     ; -3.000              ;
;  CLK_50MHz                                         ; -0.906    ; 0.148 ; N/A      ; N/A     ; -3.000              ;
;  CLK_DIVIDER:inst20|CLK_OUT                        ; -5.320    ; 0.016 ; N/A      ; N/A     ; -2.174              ;
;  IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -1.741    ; 0.069 ; N/A      ; N/A     ; 0.337               ;
;  accessControl:inst5|idx[0]                        ; -1.987    ; 1.128 ; N/A      ; N/A     ; 0.400               ;
; Design-wide TNS                                    ; -1343.744 ; 0.0   ; 0.0      ; 0.0     ; -644.696            ;
;  CLK_50MHz                                         ; -2.726    ; 0.000 ; N/A      ; N/A     ; -10.703             ;
;  CLK_DIVIDER:inst20|CLK_OUT                        ; -1337.290 ; 0.000 ; N/A      ; N/A     ; -634.696            ;
;  IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; -1.741    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  accessControl:inst5|idx[0]                        ; -1.987    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTR_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_MOSI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO_MPU                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT                        ; accessControl:inst5|idx[0]                        ; 1        ; 0        ; 0        ; 0        ;
; CLK_50MHz                                         ; CLK_50MHz                                         ; 0        ; 0        ; 0        ; 45       ;
; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; 74       ; 70       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; 31425    ; 440      ; 108      ; 23622    ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                        ; 8        ; 16       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0        ; 0        ; 1        ; 1        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT                        ; accessControl:inst5|idx[0]                        ; 1        ; 0        ; 0        ; 0        ;
; CLK_50MHz                                         ; CLK_50MHz                                         ; 0        ; 0        ; 0        ; 45       ;
; accessControl:inst5|idx[0]                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; 74       ; 70       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; 31425    ; 440      ; 108      ; 23622    ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                        ; 8        ; 16       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; 0        ; 0        ; 1        ; 1        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------+-------------+
; Target                                            ; Clock                                             ; Type ; Status      ;
+---------------------------------------------------+---------------------------------------------------+------+-------------+
; CLK_50MHz                                         ; CLK_50MHz                                         ; Base ; Constrained ;
; CLK_DIVIDER:inst20|CLK_OUT                        ; CLK_DIVIDER:inst20|CLK_OUT                        ; Base ; Constrained ;
; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] ; Base ; Constrained ;
; accessControl:inst5|idx[0]                        ; accessControl:inst5|idx[0]                        ; Base ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO_MPU   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; CS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED5         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED6         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED7         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSTR_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO_MPU   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; CS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED0         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED5         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED6         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED7         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSTR_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Feb 25 02:25:37 2019
Info: Command: quartus_sta Data_Extraction_System -c Data_Extraction_System
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Data_Extraction_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_DIVIDER:inst20|CLK_OUT CLK_DIVIDER:inst20|CLK_OUT
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0]
    Info (332105): create_clock -period 1.000 -name accessControl:inst5|idx[0] accessControl:inst5|idx[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.320           -1337.290 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -1.987              -1.987 accessControl:inst5|idx[0] 
    Info (332119):    -1.741              -1.741 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):    -0.906              -2.726 CLK_50MHz 
Info (332146): Worst-case hold slack is 0.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.098               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):     0.167               0.000 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.330               0.000 CLK_50MHz 
    Info (332119):     1.842               0.000 accessControl:inst5|idx[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 CLK_50MHz 
    Info (332119):    -2.174            -634.696 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.337               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):     0.411               0.000 accessControl:inst5|idx[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.652           -1130.901 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -1.654              -1.654 accessControl:inst5|idx[0] 
    Info (332119):    -1.528              -1.528 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):    -0.705              -1.795 CLK_50MHz 
Info (332146): Worst-case hold slack is 0.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.074               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):     0.180               0.000 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.299               0.000 CLK_50MHz 
    Info (332119):     1.633               0.000 accessControl:inst5|idx[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 CLK_50MHz 
    Info (332119):    -2.174            -634.696 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.363               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):     0.467               0.000 accessControl:inst5|idx[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.544            -541.740 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -0.779              -0.779 accessControl:inst5|idx[0] 
    Info (332119):    -0.761              -0.761 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):    -0.071              -0.071 CLK_50MHz 
Info (332146): Worst-case hold slack is 0.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.016               0.000 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.069               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):     0.148               0.000 CLK_50MHz 
    Info (332119):     1.128               0.000 accessControl:inst5|idx[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.703 CLK_50MHz 
    Info (332119):    -1.000            -630.000 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.395               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst16|NS[0] 
    Info (332119):     0.400               0.000 accessControl:inst5|idx[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4909 megabytes
    Info: Processing ended: Mon Feb 25 02:25:40 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


