{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515597881592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515597881593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 10:24:41 2018 " "Processing started: Wed Jan 10 10:24:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515597881593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597881593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testpga -c testpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off testpga -c testpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597881594 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ddr3.sip " "Tcl Script File ddr3.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE ddr3.sip " "set_global_assignment -name SIP_FILE ddr3.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1515597881682 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1515597881682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515597881958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515597881958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typelib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file typelib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "typelib.vhd" "" { Text "/home/arecascino/risc16-vhdl/typelib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_nano_soc_baseline-r32 " "Found design unit 1: de0_nano_soc_baseline-r32" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbank32-bank " "Found design unit 1: regbank32-bank" {  } { { "rfile.vhd" "" { Text "/home/arecascino/risc16-vhdl/rfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893136 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbank32 " "Found entity 1: regbank32" {  } { { "rfile.vhd" "" { Text "/home/arecascino/risc16-vhdl/rfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r32-register32 " "Found design unit 1: r32-register32" {  } { { "register.vhd" "" { Text "/home/arecascino/risc16-vhdl/register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893137 ""} { "Info" "ISGN_ENTITY_NAME" "1 r32 " "Found entity 1: r32" {  } { { "register.vhd" "" { Text "/home/arecascino/risc16-vhdl/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-alu " "Found design unit 1: alu32-alu" {  } { { "alu.vhd" "" { Text "/home/arecascino/risc16-vhdl/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893137 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu.vhd" "" { Text "/home/arecascino/risc16-vhdl/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprom-SYN " "Found design unit 1: sprom-SYN" {  } { { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893138 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprom " "Found entity 1: sprom" {  } { { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893138 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memctrl-mctl " "Found design unit 1: memctrl-mctl" {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893139 ""} { "Info" "ISGN_ENTITY_NAME" "1 memctrl " "Found entity 1: memctrl" {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchunit-ifu " "Found design unit 1: fetchunit-ifu" {  } { { "fetch.vhd" "" { Text "/home/arecascino/risc16-vhdl/fetch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893140 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchunit " "Found entity 1: fetchunit" {  } { { "fetch.vhd" "" { Text "/home/arecascino/risc16-vhdl/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515597893193 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST de0_nano_soc_baseline.vhdl(8) " "VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(8): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893194 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK de0_nano_soc_baseline.vhdl(9) " "VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(9): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893194 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI de0_nano_soc_baseline.vhdl(10) " "VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(10): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port3 pipeline.vhd(42) " "VHDL Signal Declaration warning at pipeline.vhd(42): used explicit default value for signal \"port3\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regout2 pipeline.vhd(45) " "Verilog HDL or VHDL warning at pipeline.vhd(45): object \"regout2\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluexcept pipeline.vhd(47) " "Verilog HDL or VHDL warning at pipeline.vhd(47): object \"aluexcept\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluetype pipeline.vhd(48) " "Verilog HDL or VHDL warning at pipeline.vhd(48): object \"aluetype\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alutop pipeline.vhd(52) " "Verilog HDL or VHDL warning at pipeline.vhd(52): object \"alutop\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "macclen pipeline.vhd(53) " "VHDL Signal Declaration warning at pipeline.vhd(53): used explicit default value for signal \"macclen\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maccadd pipeline.vhd(54) " "VHDL Signal Declaration warning at pipeline.vhd(54): used explicit default value for signal \"maccadd\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maccwen pipeline.vhd(55) " "VHDL Signal Declaration warning at pipeline.vhd(55): used explicit default value for signal \"maccwen\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maccren pipeline.vhd(56) " "VHDL Signal Declaration warning at pipeline.vhd(56): used explicit default value for signal \"maccren\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1515597893195 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maccdat pipeline.vhd(57) " "Verilog HDL or VHDL warning at pipeline.vhd(57): object \"maccdat\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893196 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maccuna pipeline.vhd(58) " "Verilog HDL or VHDL warning at pipeline.vhd(58): object \"maccuna\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893196 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maccrdy pipeline.vhd(59) " "Verilog HDL or VHDL warning at pipeline.vhd(59): object \"maccrdy\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893196 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcin pipeline.vhd(60) " "VHDL Signal Declaration warning at pipeline.vhd(60): used implicit default value for signal \"pcin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893196 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcout pipeline.vhd(61) " "Verilog HDL or VHDL warning at pipeline.vhd(61): object \"pcout\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893196 "|de0_nano_soc_baseline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank32 regbank32:b32 " "Elaborating entity \"regbank32\" for hierarchy \"regbank32:b32\"" {  } { { "pipeline.vhd" "b32" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r32 regbank32:b32\|r32:\\r32_gen:0:registers " "Elaborating entity \"r32\" for hierarchy \"regbank32:b32\|r32:\\r32_gen:0:registers\"" {  } { { "rfile.vhd" "\\r32_gen:0:registers" { Text "/home/arecascino/risc16-vhdl/rfile.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:a32 " "Elaborating entity \"alu32\" for hierarchy \"alu32:a32\"" {  } { { "pipeline.vhd" "a32" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memctrl memctrl:mem " "Elaborating entity \"memctrl\" for hierarchy \"memctrl:mem\"" {  } { { "pipeline.vhd" "mem" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893294 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramaddrb mcontroller.vhd(49) " "VHDL Signal Declaration warning at mcontroller.vhd(49): used implicit default value for signal \"ramaddrb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893297 "|de0_nano_soc_baseline|memctrl:mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramoutb mcontroller.vhd(51) " "Verilog HDL or VHDL warning at mcontroller.vhd(51): object \"ramoutb\" assigned a value but never read" {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1515597893297 "|de0_nano_soc_baseline|memctrl:mem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable_b_r mcontroller.vhd(53) " "VHDL Signal Declaration warning at mcontroller.vhd(53): used implicit default value for signal \"enable_b_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893297 "|de0_nano_soc_baseline|memctrl:mem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable_a_w mcontroller.vhd(54) " "VHDL Signal Declaration warning at mcontroller.vhd(54): used implicit default value for signal \"enable_a_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893297 "|de0_nano_soc_baseline|memctrl:mem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable_b_w mcontroller.vhd(55) " "VHDL Signal Declaration warning at mcontroller.vhd(55): used implicit default value for signal \"enable_b_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893297 "|de0_nano_soc_baseline|memctrl:mem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramina mcontroller.vhd(58) " "VHDL Signal Declaration warning at mcontroller.vhd(58): used implicit default value for signal \"ramina\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893297 "|de0_nano_soc_baseline|memctrl:mem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "raminb mcontroller.vhd(59) " "VHDL Signal Declaration warning at mcontroller.vhd(59): used implicit default value for signal \"raminb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597893297 "|de0_nano_soc_baseline|memctrl:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprom memctrl:mem\|sprom:rom " "Elaborating entity \"sprom\" for hierarchy \"memctrl:mem\|sprom:rom\"" {  } { { "mcontroller.vhd" "rom" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\"" {  } { { "sprom.vhd" "altsyncram_component" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\"" {  } { { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.hex " "Parameter \"init_file\" = \"rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893367 ""}  } { { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515597893367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u14 " "Found entity 1: altsyncram_6u14" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6u14 memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated " "Elaborating entity \"altsyncram_6u14\" for hierarchy \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|decode_5la:rden_decode " "Elaborating entity \"decode_5la\" for hierarchy \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|decode_5la:rden_decode\"" {  } { { "db/altsyncram_6u14.tdf" "rden_decode" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_6u14.tdf" "mux2" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram memctrl:mem\|dpram:ram " "Elaborating entity \"dpram\" for hierarchy \"memctrl:mem\|dpram:ram\"" {  } { { "mcontroller.vhd" "ram" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "altsyncram_component" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515597893543 ""}  } { { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515597893543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a814.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a814.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a814 " "Found entity 1: altsyncram_a814" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a814 memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated " "Elaborating entity \"altsyncram_a814\" for hierarchy \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_a814.tdf" "decode2" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515597893768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597893768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_a814.tdf" "mux4" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597893768 ""}
{ "Warning" "WSGN_WIRE_LOOP" "r32:pc\|enable " "Node \"r32:pc\|enable\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "register.vhd" "enable" { Text "/home/arecascino/risc16-vhdl/register.vhd" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1515597894072 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a0 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a1 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a2 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a3 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a4 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a5 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a6 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a7 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a8 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a9 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a10 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a11 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a12 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a13 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a14 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a15 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a16 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a17 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a18 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a19 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 778 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a20 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a21 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a22 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 892 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a23 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a24 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a25 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a26 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1044 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a27 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1082 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a28 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a29 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a30 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a31 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a32 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a33 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1310 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a34 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a35 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a36 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a37 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1462 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a38 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1500 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a39 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a40 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1576 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a41 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a42 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1652 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a43 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1690 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a44 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1728 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a45 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1766 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a46 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1804 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a47 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1842 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a48 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1880 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a49 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1918 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a50 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a51 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a52 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2032 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a53 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a54 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2108 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a55 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2146 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a56 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a57 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a58 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a59 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2298 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a60 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2336 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a61 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2374 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a62 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2412 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a63 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2450 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a64 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a65 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2526 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a66 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2564 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a67 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2602 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a68 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2640 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a69 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2678 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a70 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a71 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2754 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a72 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a73 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a74 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2868 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a75 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2906 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a76 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a77 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 2982 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a78 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3020 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a79 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3058 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a80 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3096 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a81 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3134 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a82 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3172 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a83 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3210 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a84 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3248 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a85 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3286 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a86 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a87 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3362 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a88 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3400 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a89 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a90 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3476 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a91 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3514 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a92 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3552 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a93 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a94 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3628 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a95 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3666 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a96 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3704 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a97 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3742 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a98 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3780 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a99 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a100 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a101 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3894 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a102 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a103 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 3970 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a104 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4008 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a105 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4046 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a106 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4084 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a107 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4122 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a108 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4160 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a109 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4198 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a110 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4236 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a111 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a112 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4312 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a113 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4350 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a114 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4388 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a115 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4426 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a116 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4464 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a117 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4502 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a118 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4540 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a119 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4578 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a120 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4616 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a121 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4654 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a122 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4692 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a123 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4730 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a124 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4768 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a125 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4806 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a126 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4844 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a127 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4882 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a128 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4920 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a129 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4958 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a130 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 4996 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a131 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5034 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a132 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5072 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a133 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5110 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a134 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5148 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a135 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5186 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a136 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5224 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a137 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5262 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a138 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5300 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a139 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5338 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a140 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5376 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a141 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5414 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a142 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5452 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a143 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5490 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a144 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a145 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5566 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a146 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5604 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a147 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5642 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a148 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5680 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a149 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5718 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a150 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5756 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a151 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5794 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a152 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5832 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a153 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5870 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a154 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5908 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a155 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5946 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a156 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 5984 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a157 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6022 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a158 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6060 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a159 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6098 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a160 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6136 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a161 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6174 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a162 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6212 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a163 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6250 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a164 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6288 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a165 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6326 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a166 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6364 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a167 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6402 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a168 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6440 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a169 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6478 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a170 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6516 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a171 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6554 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a172 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6592 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a173 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a174 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6668 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a175 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6706 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a176 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6744 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a177 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6782 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a178 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6820 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a179 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6858 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a180 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6896 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a181 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6934 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a182 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 6972 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a183 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7010 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a184 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7048 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a185 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7086 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a186 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7124 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a187 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7162 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a188 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7200 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a189 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7238 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a190 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7276 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a191 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7314 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a192 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7352 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a193 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7390 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a194 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7428 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a195 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7466 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a196 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7504 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a197 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7542 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a198 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7580 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a199 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7618 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a200 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7656 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a201 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7694 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a202 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7732 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a203 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7770 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a204 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7808 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a205 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7846 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a206 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7884 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a207 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7922 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a208 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7960 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a209 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 7998 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a210 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8036 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a211 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8074 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a212 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8112 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a213 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8150 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a214 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8188 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a215 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8226 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a216 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8264 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a217 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8302 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a218 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8340 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a219 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8378 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a220 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8416 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a221 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8454 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a222 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8492 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a223 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8530 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a224 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8568 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a225 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8606 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a226 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8644 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a227 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8682 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a228 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8720 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a229 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8758 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a230 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8796 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a231 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8834 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a232 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8872 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a233 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8910 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a234 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8948 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a235 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 8986 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a236 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9024 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a237 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9062 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a238 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9100 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a239 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9138 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a240 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9176 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a241 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9214 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a242 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9252 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a243 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9290 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a244 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9328 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a245 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9366 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a246 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9404 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a247 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9442 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a248 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9480 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a249 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9518 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a250 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9556 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a251 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9594 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a252 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9632 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a253 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9670 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a254 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9708 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a255 " "Synthesized away node \"memctrl:mem\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_a814:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_a814.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_a814.tdf" 9746 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.vhd" "" { Text "/home/arecascino/risc16-vhdl/dpram.vhd" 70 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 65 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|dpram:ram|altsyncram:altsyncram_component|altsyncram_a814:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a0 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a1 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a2 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 89 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a3 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a4 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a5 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a6 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a7 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a8 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a9 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a10 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a11 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a12 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a13 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a14 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a15 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a16 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a17 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a18 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a19 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a20 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a21 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a22 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a23 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a24 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a25 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a26 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a27 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a28 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a29 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a30 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a31 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a32 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 779 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a33 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 802 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a34 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a35 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a36 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a37 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a38 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a39 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a40 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a41 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a42 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1009 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a43 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a44 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a45 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1078 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a46 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a47 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a48 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a49 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1170 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a50 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a51 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1216 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a52 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a53 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a54 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1285 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a55 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a56 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1331 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a57 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1354 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a58 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1377 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a59 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1400 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a60 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a61 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1446 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a62 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a63 " "Synthesized away node \"memctrl:mem\|sprom:rom\|altsyncram:altsyncram_component\|altsyncram_6u14:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_6u14.tdf" "" { Text "/home/arecascino/risc16-vhdl/db/altsyncram_6u14.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "/home/arecascino/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprom.vhd" "" { Text "/home/arecascino/risc16-vhdl/sprom.vhd" 61 0 0 } } { "mcontroller.vhd" "" { Text "/home/arecascino/risc16-vhdl/mcontroller.vhd" 64 0 0 } } { "pipeline.vhd" "" { Text "/home/arecascino/risc16-vhdl/pipeline.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597894123 "|de0_nano_soc_baseline|memctrl:mem|sprom:rom|altsyncram:altsyncram_component|altsyncram_6u14:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1515597894123 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1515597894123 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1515597894592 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1515597894654 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1515597894654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515597894658 "|de0_nano_soc_baseline|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515597894658 "|de0_nano_soc_baseline|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515597894658 "|de0_nano_soc_baseline|ADC_SDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1515597894658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1515597894750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1008 " "1008 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1515597894965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1515597895178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515597895178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/home/arecascino/risc16-vhdl/de0_nano_soc_baseline.vhdl" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1515597895259 "|de0_nano_soc_baseline|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1515597895259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1515597895261 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1515597895261 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1515597895261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1515597895261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1515597895261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 454 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 454 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1238 " "Peak virtual memory: 1238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515597895303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 10:24:55 2018 " "Processing ended: Wed Jan 10 10:24:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515597895303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515597895303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515597895303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515597895303 ""}
