# Compile of main_bus_if.sv was successful.
# Compile of mc_defs.sv was successful.
# Compile of memory_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of tb_mc_top.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.tb_mc_top -voptargs=+acc
# vsim -gui work.tb_mc_top -voptargs="+acc" 
# Start time: 12:32:05 on Nov 21,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "memory_controller(fast)".
# Loading sv_std.std
# Loading work.mc_defs(fast)
# Loading work.tb_mc_top_sv_unit(fast)
# Loading work.tb_mc_top(fast)
# Loading work.main_bus_if_sv_unit(fast)
# Loading work.main_bus_if(fast__1)
# Loading work.memory_controller_sv_unit(fast)
# Loading work.memory_controller(fast)
# Loading work.processor(fast)
add wave -position insertpoint  \
sim:/tb_mc_top/DUT/PAGE \
sim:/tb_mc_top/DUT/page \
sim:/tb_mc_top/DUT/baseaddr \
sim:/tb_mc_top/DUT/cntr \
sim:/tb_mc_top/DUT/addr \
sim:/tb_mc_top/DUT/DataIn \
sim:/tb_mc_top/DUT/DataOut \
sim:/tb_mc_top/DUT/clk \
sim:/tb_mc_top/DUT/resetH \
sim:/tb_mc_top/DUT/rdEn \
sim:/tb_mc_top/DUT/wrEn \
sim:/tb_mc_top/DUT/busdrive \
sim:/tb_mc_top/DUT/M \
sim:/tb_mc_top/DUT/state \
sim:/tb_mc_top/DUT/next_state
add wave -position insertpoint  \
sim:/tb_mc_top/CPU/clk \
sim:/tb_mc_top/CPU/resetH \
sim:/tb_mc_top/CPU/busdrive \
sim:/tb_mc_top/CPU/TBMem \
sim:/tb_mc_top/CPU/ad \
sim:/tb_mc_top/CPU/total_errors
run -all
# ECE 571 Fall 2021: (HW #3) Processor simulator for Memory controller testbench - <Ramaa> (rgp2@pdx.edu)
# Sources: N:/ece571f21/ywagle/hw3/prob1
# 
# Writing to the first 16 locations of the memory
# 
# Reading them from the memory
# Break key hit
# Break in NamedBeginStat clockGenerator at N:/ece571f21/ywagle/hw3/prob1/tb_mc_top.sv line 46
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 13:52:06 on Nov 21,2021, Elapsed time: 1:20:01
# Errors: 0, Warnings: 2
# Compile of main_bus_if.sv was successful.
# Compile of mc_defs.sv was successful.
# Compile of memory_controller.sv was successful.
# Compile of processor.sv was successful.
# Compile of tb_mc_top.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.tb_mc_top
# vsim -gui -voptargs="+acc" work.tb_mc_top 
# Start time: 14:08:55 on Nov 21,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "memory_controller(fast)".
# Loading sv_std.std
# Loading work.mc_defs(fast)
# Loading work.tb_mc_top_sv_unit(fast)
# Loading work.tb_mc_top(fast)
# Loading work.main_bus_if_sv_unit(fast)
# Loading work.main_bus_if(fast__1)
# Loading work.memory_controller_sv_unit(fast)
# Loading work.memory_controller(fast)
# Loading work.processor(fast)
add wave -position insertpoint  \
sim:/tb_mc_top/DUT/PAGE \
sim:/tb_mc_top/DUT/page \
sim:/tb_mc_top/DUT/baseaddr \
sim:/tb_mc_top/DUT/cntr \
sim:/tb_mc_top/DUT/addr \
sim:/tb_mc_top/DUT/DataIn \
sim:/tb_mc_top/DUT/DataOut \
sim:/tb_mc_top/DUT/clk \
sim:/tb_mc_top/DUT/resetH \
sim:/tb_mc_top/DUT/rdEn \
sim:/tb_mc_top/DUT/wrEn \
sim:/tb_mc_top/DUT/busdrive \
sim:/tb_mc_top/DUT/M \
sim:/tb_mc_top/DUT/state \
sim:/tb_mc_top/DUT/next_state
add wave -position insertpoint  \
sim:/tb_mc_top/CPU/clk \
sim:/tb_mc_top/CPU/resetH \
sim:/tb_mc_top/CPU/busdrive \
sim:/tb_mc_top/CPU/TBMem \
sim:/tb_mc_top/CPU/ad \
sim:/tb_mc_top/CPU/total_errors
run -all
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 1  Process: /tb_mc_top/DUT/#implicit#unique__126 File: N:/ece571f21/ywagle/hw3/prob1/memory_controller.sv Line: 126
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 1  Process: /tb_mc_top/DUT/#implicit#unique__110 File: N:/ece571f21/ywagle/hw3/prob1/memory_controller.sv Line: 110
# ECE 571 Fall 2021: (HW #3) Processor simulator for Memory controller testbench - <Ramaa> (rgp2@pdx.edu)
# Sources: N:/ece571f21/ywagle/hw3/prob1
# 
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 2  Process: /tb_mc_top/DUT/#implicit#unique__110 File: N:/ece571f21/ywagle/hw3/prob1/memory_controller.sv Line: 110
# Writing to the first 16 locations of the memory
# 
# Reading them from the memory
#                  306 Memory Read from Address 0110 to Address 0113:
# 			2110:	Mem data = 0000	Expected = 0000
# 			2111:	Mem data = 0000	Expected = 0000
# 			2112:	Mem data = 0000	Expected = 0000
# 			2113:	Mem data = 2110	Expected = 0000
# Memory data does not match...better find out why
# Break key hit
# Break in NamedBeginStat clockGenerator at N:/ece571f21/ywagle/hw3/prob1/tb_mc_top.sv line 46
