
RTLS_UWB_TAG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9b4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  0800bac8  0800bac8  0001bac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c054  0800c054  0002025c  2**0
                  CONTENTS
  4 .ARM          00000000  0800c054  0800c054  0002025c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c054  0800c054  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c054  0800c054  0001c054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c058  0800c058  0001c058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000025c  20000000  0800c05c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  20000260  0800c2b8  00020260  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  0800c2b8  00020500  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e22a  00000000  00000000  00020285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025a8  00000000  00000000  0002e4af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  00030a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  000317a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019606  00000000  00000000  000323f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ecfb  00000000  00000000  0004b9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088351  00000000  00000000  0005a6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2a4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d2c  00000000  00000000  000e2a9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000260 	.word	0x20000260
 800012c:	00000000 	.word	0x00000000
 8000130:	0800baac 	.word	0x0800baac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000264 	.word	0x20000264
 800014c:	0800baac 	.word	0x0800baac

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_f2iz>:
 800113c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001140:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001144:	d30f      	bcc.n	8001166 <__aeabi_f2iz+0x2a>
 8001146:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800114a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114e:	d90d      	bls.n	800116c <__aeabi_f2iz+0x30>
 8001150:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001154:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001158:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800115c:	fa23 f002 	lsr.w	r0, r3, r2
 8001160:	bf18      	it	ne
 8001162:	4240      	negne	r0, r0
 8001164:	4770      	bx	lr
 8001166:	f04f 0000 	mov.w	r0, #0
 800116a:	4770      	bx	lr
 800116c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001170:	d101      	bne.n	8001176 <__aeabi_f2iz+0x3a>
 8001172:	0242      	lsls	r2, r0, #9
 8001174:	d105      	bne.n	8001182 <__aeabi_f2iz+0x46>
 8001176:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800117a:	bf08      	it	eq
 800117c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001180:	4770      	bx	lr
 8001182:	f04f 0000 	mov.w	r0, #0
 8001186:	4770      	bx	lr

08001188 <__aeabi_d2lz>:
 8001188:	b538      	push	{r3, r4, r5, lr}
 800118a:	4605      	mov	r5, r0
 800118c:	460c      	mov	r4, r1
 800118e:	2200      	movs	r2, #0
 8001190:	2300      	movs	r3, #0
 8001192:	4628      	mov	r0, r5
 8001194:	4621      	mov	r1, r4
 8001196:	f7ff fc11 	bl	80009bc <__aeabi_dcmplt>
 800119a:	b928      	cbnz	r0, 80011a8 <__aeabi_d2lz+0x20>
 800119c:	4628      	mov	r0, r5
 800119e:	4621      	mov	r1, r4
 80011a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011a4:	f000 b80a 	b.w	80011bc <__aeabi_d2ulz>
 80011a8:	4628      	mov	r0, r5
 80011aa:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ae:	f000 f805 	bl	80011bc <__aeabi_d2ulz>
 80011b2:	4240      	negs	r0, r0
 80011b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011b8:	bd38      	pop	{r3, r4, r5, pc}
 80011ba:	bf00      	nop

080011bc <__aeabi_d2ulz>:
 80011bc:	b5d0      	push	{r4, r6, r7, lr}
 80011be:	2200      	movs	r2, #0
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <__aeabi_d2ulz+0x34>)
 80011c2:	4606      	mov	r6, r0
 80011c4:	460f      	mov	r7, r1
 80011c6:	f7ff f987 	bl	80004d8 <__aeabi_dmul>
 80011ca:	f7ff fc5d 	bl	8000a88 <__aeabi_d2uiz>
 80011ce:	4604      	mov	r4, r0
 80011d0:	f7ff f908 	bl	80003e4 <__aeabi_ui2d>
 80011d4:	2200      	movs	r2, #0
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <__aeabi_d2ulz+0x38>)
 80011d8:	f7ff f97e 	bl	80004d8 <__aeabi_dmul>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4630      	mov	r0, r6
 80011e2:	4639      	mov	r1, r7
 80011e4:	f7fe ffc0 	bl	8000168 <__aeabi_dsub>
 80011e8:	f7ff fc4e 	bl	8000a88 <__aeabi_d2uiz>
 80011ec:	4621      	mov	r1, r4
 80011ee:	bdd0      	pop	{r4, r6, r7, pc}
 80011f0:	3df00000 	.word	0x3df00000
 80011f4:	41f00000 	.word	0x41f00000

080011f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	f107 0310 	add.w	r3, r7, #16
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800120c:	4b2c      	ldr	r3, [pc, #176]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a2b      	ldr	r2, [pc, #172]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001212:	f043 0320 	orr.w	r3, r3, #32
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0320 	and.w	r3, r3, #32
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b26      	ldr	r3, [pc, #152]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a25      	ldr	r2, [pc, #148]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800122a:	f043 0304 	orr.w	r3, r3, #4
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0304 	and.w	r3, r3, #4
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a1f      	ldr	r2, [pc, #124]	; (80012c0 <MX_GPIO_Init+0xc8>)
 8001242:	f043 0308 	orr.w	r3, r3, #8
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <MX_GPIO_Init+0xc8>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0308 	and.w	r3, r3, #8
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2110      	movs	r1, #16
 8001258:	481a      	ldr	r0, [pc, #104]	; (80012c4 <MX_GPIO_Init+0xcc>)
 800125a:	f003 fd41 	bl	8004ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|LED_ACT_Pin|LED_ERR_Pin|LED_SYS_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	213a      	movs	r1, #58	; 0x3a
 8001262:	4819      	ldr	r0, [pc, #100]	; (80012c8 <MX_GPIO_Init+0xd0>)
 8001264:	f003 fd3c 	bl	8004ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001268:	2310      	movs	r3, #16
 800126a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2302      	movs	r3, #2
 8001276:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4619      	mov	r1, r3
 800127e:	4811      	ldr	r0, [pc, #68]	; (80012c4 <MX_GPIO_Init+0xcc>)
 8001280:	f003 fbaa 	bl	80049d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_IRQ_Pin;
 8001284:	2301      	movs	r3, #1
 8001286:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 0310 	add.w	r3, r7, #16
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	; (80012c8 <MX_GPIO_Init+0xd0>)
 8001298:	f003 fb9e 	bl	80049d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RST_Pin|LED_ACT_Pin|LED_ERR_Pin|LED_SYS_Pin;
 800129c:	233a      	movs	r3, #58	; 0x3a
 800129e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2302      	movs	r3, #2
 80012aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ac:	f107 0310 	add.w	r3, r7, #16
 80012b0:	4619      	mov	r1, r3
 80012b2:	4805      	ldr	r0, [pc, #20]	; (80012c8 <MX_GPIO_Init+0xd0>)
 80012b4:	f003 fb90 	bl	80049d8 <HAL_GPIO_Init>

}
 80012b8:	bf00      	nop
 80012ba:	3720      	adds	r7, #32
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010800 	.word	0x40010800
 80012c8:	40010c00 	.word	0x40010c00

080012cc <dwInteruptHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void dwInteruptHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  dwReadSystemEventStatusRegister(&device);
 80012d0:	481e      	ldr	r0, [pc, #120]	; (800134c <dwInteruptHandler+0x80>)
 80012d2:	f001 f92a 	bl	800252a <dwReadSystemEventStatusRegister>
  if (dwIsTransmitDone(&device))
 80012d6:	481d      	ldr	r0, [pc, #116]	; (800134c <dwInteruptHandler+0x80>)
 80012d8:	f002 f802 	bl	80032e0 <dwIsTransmitDone>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d005      	beq.n	80012ee <dwInteruptHandler+0x22>
  {
    dwClearTransmitStatus(&device);
 80012e2:	481a      	ldr	r0, [pc, #104]	; (800134c <dwInteruptHandler+0x80>)
 80012e4:	f002 f8ce 	bl	8003484 <dwClearTransmitStatus>
    sentAck = true;
 80012e8:	4b19      	ldr	r3, [pc, #100]	; (8001350 <dwInteruptHandler+0x84>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	701a      	strb	r2, [r3, #0]
  }
  if (dwIsReceiveDone(&device))
 80012ee:	4817      	ldr	r0, [pc, #92]	; (800134c <dwInteruptHandler+0x80>)
 80012f0:	f002 f816 	bl	8003320 <dwIsReceiveDone>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <dwInteruptHandler+0x3a>
  {
    dwClearReceiveStatus(&device);
 80012fa:	4814      	ldr	r0, [pc, #80]	; (800134c <dwInteruptHandler+0x80>)
 80012fc:	f002 f8b0 	bl	8003460 <dwClearReceiveStatus>
    recievedAck = true;
 8001300:	4b14      	ldr	r3, [pc, #80]	; (8001354 <dwInteruptHandler+0x88>)
 8001302:	2201      	movs	r2, #1
 8001304:	701a      	strb	r2, [r3, #0]
  }
  if (dwIsReceiveTimestampAvailable(&device))
 8001306:	4811      	ldr	r0, [pc, #68]	; (800134c <dwInteruptHandler+0x80>)
 8001308:	f001 fffa 	bl	8003300 <dwIsReceiveTimestampAvailable>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <dwInteruptHandler+0x4c>
  {
    dwClearReceiveTimestampAvailableStatus(&device);
 8001312:	480e      	ldr	r0, [pc, #56]	; (800134c <dwInteruptHandler+0x80>)
 8001314:	f002 f888 	bl	8003428 <dwClearReceiveTimestampAvailableStatus>
  }
  if (dwIsReceiveFailed(&device))
 8001318:	480c      	ldr	r0, [pc, #48]	; (800134c <dwInteruptHandler+0x80>)
 800131a:	f002 f81f 	bl	800335c <dwIsReceiveFailed>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d005      	beq.n	8001330 <dwInteruptHandler+0x64>
  {
    dwClearReceiveStatus(&device);
 8001324:	4809      	ldr	r0, [pc, #36]	; (800134c <dwInteruptHandler+0x80>)
 8001326:	f002 f89b 	bl	8003460 <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 800132a:	4808      	ldr	r0, [pc, #32]	; (800134c <dwInteruptHandler+0x80>)
 800132c:	f001 f8ae 	bl	800248c <dwRxSoftReset>
  }
  if (dwIsReceiveTimeout(&device))
 8001330:	4806      	ldr	r0, [pc, #24]	; (800134c <dwInteruptHandler+0x80>)
 8001332:	f002 f869 	bl	8003408 <dwIsReceiveTimeout>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <dwInteruptHandler+0x7c>
  {
    dwClearReceiveStatus(&device);
 800133c:	4803      	ldr	r0, [pc, #12]	; (800134c <dwInteruptHandler+0x80>)
 800133e:	f002 f88f 	bl	8003460 <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 8001342:	4802      	ldr	r0, [pc, #8]	; (800134c <dwInteruptHandler+0x80>)
 8001344:	f001 f8a2 	bl	800248c <dwRxSoftReset>
  }
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000008 	.word	0x20000008
 8001350:	200003c5 	.word	0x200003c5
 8001354:	200003c6 	.word	0x200003c6

08001358 <log_data>:

void log_data(char *string)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)string, strlen(string), 1000);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7fe fef5 	bl	8000150 <strlen>
 8001366:	4603      	mov	r3, r0
 8001368:	b29a      	uxth	r2, r3
 800136a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	4803      	ldr	r0, [pc, #12]	; (8001380 <log_data+0x28>)
 8001372:	f004 ffb9 	bl	80062e8 <HAL_UART_Transmit>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000424 	.word	0x20000424
 8001384:	00000000 	.word	0x00000000

08001388 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800138c:	b0c2      	sub	sp, #264	; 0x108
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001390:	f003 f8dc 	bl	800454c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001394:	f000 fb64 	bl	8001a60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001398:	f7ff ff2e 	bl	80011f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800139c:	f000 fbaa 	bl	8001af4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80013a0:	f000 fd64 	bl	8001e6c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  log_data("[TAG START]\r\n");
 80013a4:	48b9      	ldr	r0, [pc, #740]	; (800168c <main+0x304>)
 80013a6:	f7ff ffd7 	bl	8001358 <log_data>
  MAC80215_PACKET_INIT(txPacket, MAC802154_TYPE_DATA);
 80013aa:	4ab9      	ldr	r2, [pc, #740]	; (8001690 <main+0x308>)
 80013ac:	7813      	ldrb	r3, [r2, #0]
 80013ae:	2101      	movs	r1, #1
 80013b0:	f361 0302 	bfi	r3, r1, #0, #3
 80013b4:	7013      	strb	r3, [r2, #0]
 80013b6:	4ab6      	ldr	r2, [pc, #728]	; (8001690 <main+0x308>)
 80013b8:	7813      	ldrb	r3, [r2, #0]
 80013ba:	f36f 03c3 	bfc	r3, #3, #1
 80013be:	7013      	strb	r3, [r2, #0]
 80013c0:	4ab3      	ldr	r2, [pc, #716]	; (8001690 <main+0x308>)
 80013c2:	7813      	ldrb	r3, [r2, #0]
 80013c4:	f36f 1304 	bfc	r3, #4, #1
 80013c8:	7013      	strb	r3, [r2, #0]
 80013ca:	4ab1      	ldr	r2, [pc, #708]	; (8001690 <main+0x308>)
 80013cc:	7813      	ldrb	r3, [r2, #0]
 80013ce:	f36f 1345 	bfc	r3, #5, #1
 80013d2:	7013      	strb	r3, [r2, #0]
 80013d4:	4aae      	ldr	r2, [pc, #696]	; (8001690 <main+0x308>)
 80013d6:	7813      	ldrb	r3, [r2, #0]
 80013d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013dc:	7013      	strb	r3, [r2, #0]
 80013de:	4aac      	ldr	r2, [pc, #688]	; (8001690 <main+0x308>)
 80013e0:	7853      	ldrb	r3, [r2, #1]
 80013e2:	2102      	movs	r1, #2
 80013e4:	f361 0383 	bfi	r3, r1, #2, #2
 80013e8:	7053      	strb	r3, [r2, #1]
 80013ea:	4aa9      	ldr	r2, [pc, #676]	; (8001690 <main+0x308>)
 80013ec:	7853      	ldrb	r3, [r2, #1]
 80013ee:	2101      	movs	r1, #1
 80013f0:	f361 1305 	bfi	r3, r1, #4, #2
 80013f4:	7053      	strb	r3, [r2, #1]
 80013f6:	4aa6      	ldr	r2, [pc, #664]	; (8001690 <main+0x308>)
 80013f8:	7853      	ldrb	r3, [r2, #1]
 80013fa:	2102      	movs	r1, #2
 80013fc:	f361 1387 	bfi	r3, r1, #6, #2
 8001400:	7053      	strb	r3, [r2, #1]
 8001402:	4ba3      	ldr	r3, [pc, #652]	; (8001690 <main+0x308>)
 8001404:	2200      	movs	r2, #0
 8001406:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800140a:	70da      	strb	r2, [r3, #3]
 800140c:	2200      	movs	r2, #0
 800140e:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 8001412:	711a      	strb	r2, [r3, #4]
  MAC80215_PACKET_INIT(rxPacket, MAC802154_TYPE_DATA);
 8001414:	4a9f      	ldr	r2, [pc, #636]	; (8001694 <main+0x30c>)
 8001416:	7813      	ldrb	r3, [r2, #0]
 8001418:	2101      	movs	r1, #1
 800141a:	f361 0302 	bfi	r3, r1, #0, #3
 800141e:	7013      	strb	r3, [r2, #0]
 8001420:	4a9c      	ldr	r2, [pc, #624]	; (8001694 <main+0x30c>)
 8001422:	7813      	ldrb	r3, [r2, #0]
 8001424:	f36f 03c3 	bfc	r3, #3, #1
 8001428:	7013      	strb	r3, [r2, #0]
 800142a:	4a9a      	ldr	r2, [pc, #616]	; (8001694 <main+0x30c>)
 800142c:	7813      	ldrb	r3, [r2, #0]
 800142e:	f36f 1304 	bfc	r3, #4, #1
 8001432:	7013      	strb	r3, [r2, #0]
 8001434:	4a97      	ldr	r2, [pc, #604]	; (8001694 <main+0x30c>)
 8001436:	7813      	ldrb	r3, [r2, #0]
 8001438:	f36f 1345 	bfc	r3, #5, #1
 800143c:	7013      	strb	r3, [r2, #0]
 800143e:	4a95      	ldr	r2, [pc, #596]	; (8001694 <main+0x30c>)
 8001440:	7813      	ldrb	r3, [r2, #0]
 8001442:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001446:	7013      	strb	r3, [r2, #0]
 8001448:	4a92      	ldr	r2, [pc, #584]	; (8001694 <main+0x30c>)
 800144a:	7853      	ldrb	r3, [r2, #1]
 800144c:	2102      	movs	r1, #2
 800144e:	f361 0383 	bfi	r3, r1, #2, #2
 8001452:	7053      	strb	r3, [r2, #1]
 8001454:	4a8f      	ldr	r2, [pc, #572]	; (8001694 <main+0x30c>)
 8001456:	7853      	ldrb	r3, [r2, #1]
 8001458:	2101      	movs	r1, #1
 800145a:	f361 1305 	bfi	r3, r1, #4, #2
 800145e:	7053      	strb	r3, [r2, #1]
 8001460:	4a8c      	ldr	r2, [pc, #560]	; (8001694 <main+0x30c>)
 8001462:	7853      	ldrb	r3, [r2, #1]
 8001464:	2102      	movs	r1, #2
 8001466:	f361 1387 	bfi	r3, r1, #6, #2
 800146a:	7053      	strb	r3, [r2, #1]
 800146c:	4b89      	ldr	r3, [pc, #548]	; (8001694 <main+0x30c>)
 800146e:	2200      	movs	r2, #0
 8001470:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 8001474:	70da      	strb	r2, [r3, #3]
 8001476:	2200      	movs	r2, #0
 8001478:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800147c:	711a      	strb	r2, [r3, #4]
  // init DW1000
  dwInit(&device);
 800147e:	4886      	ldr	r0, [pc, #536]	; (8001698 <main+0x310>)
 8001480:	f000 fe5a 	bl	8002138 <dwInit>
  if (dwConfigure(&device) == DW_ERROR_OK)
 8001484:	4884      	ldr	r0, [pc, #528]	; (8001698 <main+0x310>)
 8001486:	f000 fe79 	bl	800217c <dwConfigure>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d10c      	bne.n	80014aa <main+0x122>
  {
    dwEnableAllLeds(&device);
 8001490:	4881      	ldr	r0, [pc, #516]	; (8001698 <main+0x310>)
 8001492:	f000 ff46 	bl	8002322 <dwEnableAllLeds>
  {
    log_data("[Configure failed]\r\n");
    while (1)
      ;
  }
  dwNewConfiguration(&device);
 8001496:	4880      	ldr	r0, [pc, #512]	; (8001698 <main+0x310>)
 8001498:	f001 fad6 	bl	8002a48 <dwNewConfiguration>
  dwSetDefaults(&device);
 800149c:	487e      	ldr	r0, [pc, #504]	; (8001698 <main+0x310>)
 800149e:	f001 fccc 	bl	8002e3a <dwSetDefaults>
  dwCommitConfiguration(&device);
 80014a2:	487d      	ldr	r0, [pc, #500]	; (8001698 <main+0x310>)
 80014a4:	f001 faea 	bl	8002a7c <dwCommitConfiguration>
 80014a8:	e003      	b.n	80014b2 <main+0x12a>
    log_data("[Configure failed]\r\n");
 80014aa:	487c      	ldr	r0, [pc, #496]	; (800169c <main+0x314>)
 80014ac:	f7ff ff54 	bl	8001358 <log_data>
    while (1)
 80014b0:	e7fe      	b.n	80014b0 <main+0x128>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //dwInteruptHandler();
    // init ranging
    if (initAck)
 80014b2:	4b7b      	ldr	r3, [pc, #492]	; (80016a0 <main+0x318>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d044      	beq.n	8001546 <main+0x1be>
    {
      initAck = false;
 80014bc:	4b78      	ldr	r3, [pc, #480]	; (80016a0 <main+0x318>)
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
      char buf[10] = {0};
 80014c2:	2300      	movs	r3, #0
 80014c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80014c8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	809a      	strh	r2, [r3, #4]
      sprintf(buf, "####SEQ: %ld\r\n", seq_mess);
 80014d2:	4b74      	ldr	r3, [pc, #464]	; (80016a4 <main+0x31c>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80014da:	4973      	ldr	r1, [pc, #460]	; (80016a8 <main+0x320>)
 80014dc:	4618      	mov	r0, r3
 80014de:	f006 fb99 	bl	8007c14 <siprintf>
      // log_data(buf);
      // memset(&txHandle, 0, sizeof(txHandle));
      // txHandle.typemess = POLL;
      // txHandle.seq = ++curr_seq; // poll message has seq = 1; answer is 2;..
      memset(&txPacket, 0, sizeof(txPacket));
 80014e2:	2289      	movs	r2, #137	; 0x89
 80014e4:	2100      	movs	r1, #0
 80014e6:	486a      	ldr	r0, [pc, #424]	; (8001690 <main+0x308>)
 80014e8:	f005 fd1a 	bl	8006f20 <memset>
      memset(&rxPacket, 0, sizeof(rxPacket));
 80014ec:	2289      	movs	r2, #137	; 0x89
 80014ee:	2100      	movs	r1, #0
 80014f0:	4868      	ldr	r0, [pc, #416]	; (8001694 <main+0x30c>)
 80014f2:	f005 fd15 	bl	8006f20 <memset>
      txPacket.payload[TYPE] = POLL;
 80014f6:	4b66      	ldr	r3, [pc, #408]	; (8001690 <main+0x308>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	725a      	strb	r2, [r3, #9]
      txPacket.payload[SEQ] = 1;
 80014fc:	4b64      	ldr	r3, [pc, #400]	; (8001690 <main+0x308>)
 80014fe:	2201      	movs	r2, #1
 8001500:	729a      	strb	r2, [r3, #10]
 8001502:	4b6a      	ldr	r3, [pc, #424]	; (80016ac <main+0x324>)
 8001504:	881b      	ldrh	r3, [r3, #0]
      memcpy(txPacket.destAddress, anchorAddress, 2);
 8001506:	4a62      	ldr	r2, [pc, #392]	; (8001690 <main+0x308>)
 8001508:	f8a2 3005 	strh.w	r3, [r2, #5]
 800150c:	4b68      	ldr	r3, [pc, #416]	; (80016b0 <main+0x328>)
 800150e:	881b      	ldrh	r3, [r3, #0]
      memcpy(txPacket.sourceAddress, tagBaseAddr, 2);
 8001510:	4a5f      	ldr	r2, [pc, #380]	; (8001690 <main+0x308>)
 8001512:	f8a2 3007 	strh.w	r3, [r2, #7]
      // memcpy(txPacket.payload, &txHandle, sizeof(txHandle));
      //  transmision
      dwNewTransmit(&device);
 8001516:	4860      	ldr	r0, [pc, #384]	; (8001698 <main+0x310>)
 8001518:	f001 fa30 	bl	800297c <dwNewTransmit>
      dwSetDefaults(&device);
 800151c:	485e      	ldr	r0, [pc, #376]	; (8001698 <main+0x310>)
 800151e:	f001 fc8c 	bl	8002e3a <dwSetDefaults>
      dwSetData(&device, (uint8_t *)&txPacket, MAC802154_HEADER_LENGTH + 2); // 2 is length of payload
 8001522:	220b      	movs	r2, #11
 8001524:	495a      	ldr	r1, [pc, #360]	; (8001690 <main+0x308>)
 8001526:	485c      	ldr	r0, [pc, #368]	; (8001698 <main+0x310>)
 8001528:	f001 fcd2 	bl	8002ed0 <dwSetData>
      dwStartTransmit(&device);
 800152c:	485a      	ldr	r0, [pc, #360]	; (8001698 <main+0x310>)
 800152e:	f001 fa3d 	bl	80029ac <dwStartTransmit>
      do
      {
        dwReadSystemEventStatusRegister(&device);
 8001532:	4859      	ldr	r0, [pc, #356]	; (8001698 <main+0x310>)
 8001534:	f000 fff9 	bl	800252a <dwReadSystemEventStatusRegister>
      } while (!(device.sysstatus[0] & (1 << TXFRS_BIT))); // if check TXRFS bit is 1, transmist OKE
 8001538:	4b57      	ldr	r3, [pc, #348]	; (8001698 <main+0x310>)
 800153a:	7e5b      	ldrb	r3, [r3, #25]
 800153c:	b25b      	sxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	daf7      	bge.n	8001532 <main+0x1aa>
      dwInteruptHandler();
 8001542:	f7ff fec3 	bl	80012cc <dwInteruptHandler>
    }
    if (sentAck)
 8001546:	4b5b      	ldr	r3, [pc, #364]	; (80016b4 <main+0x32c>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 80f0 	beq.w	8001732 <main+0x3aa>
    {
      // clear flag
      sentAck = false;
 8001552:	4b58      	ldr	r3, [pc, #352]	; (80016b4 <main+0x32c>)
 8001554:	2200      	movs	r2, #0
 8001556:	701a      	strb	r2, [r3, #0]
      dwTimestamp_t departure;
      dwGetTransmitTimestamp(&device, &departure);
 8001558:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800155c:	4619      	mov	r1, r3
 800155e:	484e      	ldr	r0, [pc, #312]	; (8001698 <main+0x310>)
 8001560:	f001 fd46 	bl	8002ff0 <dwGetTransmitTimestamp>
      departure.timeFull += ANTENNA_DELAY;
 8001564:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001568:	f244 0142 	movw	r1, #16450	; 0x4042
 800156c:	eb12 0801 	adds.w	r8, r2, r1
 8001570:	f143 0900 	adc.w	r9, r3, #0
 8001574:	e9c7 892a 	strd	r8, r9, [r7, #168]	; 0xa8
      // log_data("TxCallBack\r\n");
      switch (txPacket.payload[TYPE])
 8001578:	4b45      	ldr	r3, [pc, #276]	; (8001690 <main+0x308>)
 800157a:	7a5b      	ldrb	r3, [r3, #9]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d003      	beq.n	8001588 <main+0x200>
 8001580:	2b03      	cmp	r3, #3
 8001582:	f000 809b 	beq.w	80016bc <main+0x334>
 8001586:	e0d4      	b.n	8001732 <main+0x3aa>
      {
      case POLL:
        poll_tx = departure;
 8001588:	4b4b      	ldr	r3, [pc, #300]	; (80016b8 <main+0x330>)
 800158a:	461a      	mov	r2, r3
 800158c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001590:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001594:	e882 0003 	stmia.w	r2, {r0, r1}
        //log_data("POLL\r\n");
        dwNewReceive(&device);
 8001598:	483f      	ldr	r0, [pc, #252]	; (8001698 <main+0x310>)
 800159a:	f001 f9ab 	bl	80028f4 <dwNewReceive>
        dwSetDefaults(&device);
 800159e:	483e      	ldr	r0, [pc, #248]	; (8001698 <main+0x310>)
 80015a0:	f001 fc4b 	bl	8002e3a <dwSetDefaults>
        dwStartReceive(&device);
 80015a4:	483c      	ldr	r0, [pc, #240]	; (8001698 <main+0x310>)
 80015a6:	f001 f9bd 	bl	8002924 <dwStartReceive>
        uint32_t time = HAL_GetTick();
 80015aa:	f003 f827 	bl	80045fc <HAL_GetTick>
 80015ae:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
        do
        {
          if (HAL_GetTick() - time > 20)
 80015b2:	f003 f823 	bl	80045fc <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b14      	cmp	r3, #20
 80015c0:	d952      	bls.n	8001668 <main+0x2e0>
          {
            // log_data("TIMEOUT POLL AGAIN\r\n");
            memset(&txPacket, 0, sizeof(txPacket));
 80015c2:	2289      	movs	r2, #137	; 0x89
 80015c4:	2100      	movs	r1, #0
 80015c6:	4832      	ldr	r0, [pc, #200]	; (8001690 <main+0x308>)
 80015c8:	f005 fcaa 	bl	8006f20 <memset>
            txPacket.payload[TYPE] = POLL;
 80015cc:	4b30      	ldr	r3, [pc, #192]	; (8001690 <main+0x308>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	725a      	strb	r2, [r3, #9]
            txPacket.payload[SEQ] = 1;
 80015d2:	4b2f      	ldr	r3, [pc, #188]	; (8001690 <main+0x308>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	729a      	strb	r2, [r3, #10]
 80015d8:	4b34      	ldr	r3, [pc, #208]	; (80016ac <main+0x324>)
 80015da:	881b      	ldrh	r3, [r3, #0]
            memcpy(txPacket.destAddress, anchorAddress, 2);
 80015dc:	4a2c      	ldr	r2, [pc, #176]	; (8001690 <main+0x308>)
 80015de:	f8a2 3005 	strh.w	r3, [r2, #5]
 80015e2:	4b33      	ldr	r3, [pc, #204]	; (80016b0 <main+0x328>)
 80015e4:	881b      	ldrh	r3, [r3, #0]
            memcpy(txPacket.sourceAddress, tagBaseAddr, 2);
 80015e6:	4a2a      	ldr	r2, [pc, #168]	; (8001690 <main+0x308>)
 80015e8:	f8a2 3007 	strh.w	r3, [r2, #7]
            //  transmision
            dwNewTransmit(&device);
 80015ec:	482a      	ldr	r0, [pc, #168]	; (8001698 <main+0x310>)
 80015ee:	f001 f9c5 	bl	800297c <dwNewTransmit>
            dwSetDefaults(&device);
 80015f2:	4829      	ldr	r0, [pc, #164]	; (8001698 <main+0x310>)
 80015f4:	f001 fc21 	bl	8002e3a <dwSetDefaults>
            dwSetData(&device, (uint8_t *)&txPacket, MAC802154_HEADER_LENGTH + 2); // 2 is length of payload
 80015f8:	220b      	movs	r2, #11
 80015fa:	4925      	ldr	r1, [pc, #148]	; (8001690 <main+0x308>)
 80015fc:	4826      	ldr	r0, [pc, #152]	; (8001698 <main+0x310>)
 80015fe:	f001 fc67 	bl	8002ed0 <dwSetData>
            dwStartTransmit(&device);
 8001602:	4825      	ldr	r0, [pc, #148]	; (8001698 <main+0x310>)
 8001604:	f001 f9d2 	bl	80029ac <dwStartTransmit>
            do
            {
              dwReadSystemEventStatusRegister(&device);
 8001608:	4823      	ldr	r0, [pc, #140]	; (8001698 <main+0x310>)
 800160a:	f000 ff8e 	bl	800252a <dwReadSystemEventStatusRegister>
            } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 800160e:	4b22      	ldr	r3, [pc, #136]	; (8001698 <main+0x310>)
 8001610:	7e5b      	ldrb	r3, [r3, #25]
 8001612:	b25b      	sxtb	r3, r3
 8001614:	2b00      	cmp	r3, #0
 8001616:	daf7      	bge.n	8001608 <main+0x280>
            dwClearTransmitStatus(&device);
 8001618:	481f      	ldr	r0, [pc, #124]	; (8001698 <main+0x310>)
 800161a:	f001 ff33 	bl	8003484 <dwClearTransmitStatus>

            dwGetTransmitTimestamp(&device, &departure);
 800161e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001622:	4619      	mov	r1, r3
 8001624:	481c      	ldr	r0, [pc, #112]	; (8001698 <main+0x310>)
 8001626:	f001 fce3 	bl	8002ff0 <dwGetTransmitTimestamp>
            departure.timeFull += ANTENNA_DELAY;
 800162a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800162e:	f244 0142 	movw	r1, #16450	; 0x4042
 8001632:	eb12 0a01 	adds.w	sl, r2, r1
 8001636:	f143 0b00 	adc.w	fp, r3, #0
 800163a:	e9c7 ab2a 	strd	sl, fp, [r7, #168]	; 0xa8
            poll_tx = departure;
 800163e:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <main+0x330>)
 8001640:	461a      	mov	r2, r3
 8001642:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001646:	e893 0003 	ldmia.w	r3, {r0, r1}
 800164a:	e882 0003 	stmia.w	r2, {r0, r1}

            // log_data("TXOKE POLL AGAIN\r\n");
            //receive ANWSER
            dwNewReceive(&device);
 800164e:	4812      	ldr	r0, [pc, #72]	; (8001698 <main+0x310>)
 8001650:	f001 f950 	bl	80028f4 <dwNewReceive>
            dwSetDefaults(&device);
 8001654:	4810      	ldr	r0, [pc, #64]	; (8001698 <main+0x310>)
 8001656:	f001 fbf0 	bl	8002e3a <dwSetDefaults>
            dwStartReceive(&device);
 800165a:	480f      	ldr	r0, [pc, #60]	; (8001698 <main+0x310>)
 800165c:	f001 f962 	bl	8002924 <dwStartReceive>

            time = HAL_GetTick();
 8001660:	f002 ffcc 	bl	80045fc <HAL_GetTick>
 8001664:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
            // break;
          }
          dwReadSystemEventStatusRegister(&device);
 8001668:	480b      	ldr	r0, [pc, #44]	; (8001698 <main+0x310>)
 800166a:	f000 ff5e 	bl	800252a <dwReadSystemEventStatusRegister>
        } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 800166e:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <main+0x310>)
 8001670:	7e9b      	ldrb	r3, [r3, #26]
 8001672:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001676:	2b00      	cmp	r3, #0
 8001678:	d105      	bne.n	8001686 <main+0x2fe>
 800167a:	4b07      	ldr	r3, [pc, #28]	; (8001698 <main+0x310>)
 800167c:	7edb      	ldrb	r3, [r3, #27]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d095      	beq.n	80015b2 <main+0x22a>
        dwInteruptHandler();
 8001686:	f7ff fe21 	bl	80012cc <dwInteruptHandler>
        break;
 800168a:	e052      	b.n	8001732 <main+0x3aa>
 800168c:	0800bac8 	.word	0x0800bac8
 8001690:	2000033c 	.word	0x2000033c
 8001694:	200002b0 	.word	0x200002b0
 8001698:	20000008 	.word	0x20000008
 800169c:	0800bad8 	.word	0x0800bad8
 80016a0:	20000066 	.word	0x20000066
 80016a4:	20000000 	.word	0x20000000
 80016a8:	0800baf0 	.word	0x0800baf0
 80016ac:	20000064 	.word	0x20000064
 80016b0:	20000060 	.word	0x20000060
 80016b4:	200003c5 	.word	0x200003c5
 80016b8:	20000280 	.word	0x20000280
      case FINAL:
        final_tx = departure;
 80016bc:	4b6a      	ldr	r3, [pc, #424]	; (8001868 <main+0x4e0>)
 80016be:	461a      	mov	r2, r3
 80016c0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80016c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80016c8:	e882 0003 	stmia.w	r2, {r0, r1}
        //log_data("FINAL\r\n");
        dwNewReceive(&device);
 80016cc:	4867      	ldr	r0, [pc, #412]	; (800186c <main+0x4e4>)
 80016ce:	f001 f911 	bl	80028f4 <dwNewReceive>
        dwSetDefaults(&device);
 80016d2:	4866      	ldr	r0, [pc, #408]	; (800186c <main+0x4e4>)
 80016d4:	f001 fbb1 	bl	8002e3a <dwSetDefaults>
        dwStartReceive(&device);
 80016d8:	4864      	ldr	r0, [pc, #400]	; (800186c <main+0x4e4>)
 80016da:	f001 f923 	bl	8002924 <dwStartReceive>
        uint32_t time1 = HAL_GetTick();
 80016de:	f002 ff8d 	bl	80045fc <HAL_GetTick>
 80016e2:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
        do
        {
          if (HAL_GetTick() - time1 > 100)
 80016e6:	f002 ff89 	bl	80045fc <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b64      	cmp	r3, #100	; 0x64
 80016f4:	d903      	bls.n	80016fe <main+0x376>
          {
            // log_data("TIMEOUT FINAL\r\n");
            initAck = true;
 80016f6:	4b5e      	ldr	r3, [pc, #376]	; (8001870 <main+0x4e8>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	701a      	strb	r2, [r3, #0]
            break;
 80016fc:	e016      	b.n	800172c <main+0x3a4>
          }
          dwReadSystemEventStatusRegister(&device);
 80016fe:	485b      	ldr	r0, [pc, #364]	; (800186c <main+0x4e4>)
 8001700:	f000 ff13 	bl	800252a <dwReadSystemEventStatusRegister>
        } while ((HAL_GetTick() - time1 < 100)||(!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16)))));
 8001704:	f002 ff7a 	bl	80045fc <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b63      	cmp	r3, #99	; 0x63
 8001712:	d9e8      	bls.n	80016e6 <main+0x35e>
 8001714:	4b55      	ldr	r3, [pc, #340]	; (800186c <main+0x4e4>)
 8001716:	7e9b      	ldrb	r3, [r3, #26]
 8001718:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800171c:	2b00      	cmp	r3, #0
 800171e:	d105      	bne.n	800172c <main+0x3a4>
 8001720:	4b52      	ldr	r3, [pc, #328]	; (800186c <main+0x4e4>)
 8001722:	7edb      	ldrb	r3, [r3, #27]
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0dc      	beq.n	80016e6 <main+0x35e>
        
        dwInteruptHandler();
 800172c:	f7ff fdce 	bl	80012cc <dwInteruptHandler>
        break;
 8001730:	bf00      	nop
      }
    }

    if (recievedAck)
 8001732:	4b50      	ldr	r3, [pc, #320]	; (8001874 <main+0x4ec>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2b00      	cmp	r3, #0
 800173a:	f43f aeba 	beq.w	80014b2 <main+0x12a>
    {
      recievedAck = false;
 800173e:	4b4d      	ldr	r3, [pc, #308]	; (8001874 <main+0x4ec>)
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
      // log_data("RxCallback\r\n");
      dwTimestamp_t arival;
      // check data length
      int dataLenght = dwGetDataLength(&device);
 8001744:	4849      	ldr	r0, [pc, #292]	; (800186c <main+0x4e4>)
 8001746:	f001 fc05 	bl	8002f54 <dwGetDataLength>
 800174a:	4603      	mov	r3, r0
 800174c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
      if (dataLenght == 0)
 8001750:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <main+0x3d4>
      {
        return 0;
 8001758:	2300      	movs	r3, #0
 800175a:	e15f      	b.n	8001a1c <main+0x694>
      }
      memset(&rxPacket, 0, sizeof(rxPacket));
 800175c:	2289      	movs	r2, #137	; 0x89
 800175e:	2100      	movs	r1, #0
 8001760:	4845      	ldr	r0, [pc, #276]	; (8001878 <main+0x4f0>)
 8001762:	f005 fbdd 	bl	8006f20 <memset>
      // get data from anchor and put in rxPacket
      dwGetData(&device, (uint8_t *)&rxPacket, dataLenght);
 8001766:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800176a:	461a      	mov	r2, r3
 800176c:	4942      	ldr	r1, [pc, #264]	; (8001878 <main+0x4f0>)
 800176e:	483f      	ldr	r0, [pc, #252]	; (800186c <main+0x4e4>)
 8001770:	f001 fc28 	bl	8002fc4 <dwGetData>
      // check address of tag due to anchor send
      // correct return 0
      if (memcmp(rxPacket.destAddress, tagBaseAddr, 2))
 8001774:	2202      	movs	r2, #2
 8001776:	4941      	ldr	r1, [pc, #260]	; (800187c <main+0x4f4>)
 8001778:	4841      	ldr	r0, [pc, #260]	; (8001880 <main+0x4f8>)
 800177a:	f005 fbb3 	bl	8006ee4 <memcmp>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d00d      	beq.n	80017a0 <main+0x418>
      {
        // wrong address and repeat receive
        log_data("error address\r\n");
 8001784:	483f      	ldr	r0, [pc, #252]	; (8001884 <main+0x4fc>)
 8001786:	f7ff fde7 	bl	8001358 <log_data>
        dwNewReceive(&device);
 800178a:	4838      	ldr	r0, [pc, #224]	; (800186c <main+0x4e4>)
 800178c:	f001 f8b2 	bl	80028f4 <dwNewReceive>
        dwSetDefaults(&device);
 8001790:	4836      	ldr	r0, [pc, #216]	; (800186c <main+0x4e4>)
 8001792:	f001 fb52 	bl	8002e3a <dwSetDefaults>
        dwStartReceive(&device);
 8001796:	4835      	ldr	r0, [pc, #212]	; (800186c <main+0x4e4>)
 8001798:	f001 f8c4 	bl	8002924 <dwStartReceive>
        return 0;
 800179c:	2300      	movs	r3, #0
 800179e:	e13d      	b.n	8001a1c <main+0x694>
      }
      else
      {
        // oke address
        switch (rxPacket.payload[TYPE])
 80017a0:	4b35      	ldr	r3, [pc, #212]	; (8001878 <main+0x4f0>)
 80017a2:	7a5b      	ldrb	r3, [r3, #9]
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d002      	beq.n	80017ae <main+0x426>
 80017a8:	2b04      	cmp	r3, #4
 80017aa:	d051      	beq.n	8001850 <main+0x4c8>
 80017ac:	e135      	b.n	8001a1a <main+0x692>
        {
        case ANSWER:
          // log_data("ANSWER\r\n");
          if (rxPacket.payload[SEQ] != 2) // 2
 80017ae:	4b32      	ldr	r3, [pc, #200]	; (8001878 <main+0x4f0>)
 80017b0:	7a9b      	ldrb	r3, [r3, #10]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d004      	beq.n	80017c0 <main+0x438>
          {
            log_data("wrong sequence number\r\n");
 80017b6:	4834      	ldr	r0, [pc, #208]	; (8001888 <main+0x500>)
 80017b8:	f7ff fdce 	bl	8001358 <log_data>
            return 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	e12d      	b.n	8001a1c <main+0x694>
          }
          dwGetReceiveTimestamp(&device, &arival);
 80017c0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80017c4:	4619      	mov	r1, r3
 80017c6:	4829      	ldr	r0, [pc, #164]	; (800186c <main+0x4e4>)
 80017c8:	f001 fc23 	bl	8003012 <dwGetReceiveTimestamp>
          arival.timeFull -= ANTENNA_DELAY;
 80017cc:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80017d0:	492e      	ldr	r1, [pc, #184]	; (800188c <main+0x504>)
 80017d2:	1851      	adds	r1, r2, r1
 80017d4:	6039      	str	r1, [r7, #0]
 80017d6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017e0:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
          answer_rx = arival;
 80017e4:	4b2a      	ldr	r3, [pc, #168]	; (8001890 <main+0x508>)
 80017e6:	461a      	mov	r2, r3
 80017e8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80017ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017f0:	e882 0003 	stmia.w	r2, {r0, r1}
          // clear txpacket
          memset(&txPacket, 0, sizeof(txPacket));
 80017f4:	2289      	movs	r2, #137	; 0x89
 80017f6:	2100      	movs	r1, #0
 80017f8:	4826      	ldr	r0, [pc, #152]	; (8001894 <main+0x50c>)
 80017fa:	f005 fb91 	bl	8006f20 <memset>
          txPacket.payload[TYPE] = FINAL;
 80017fe:	4b25      	ldr	r3, [pc, #148]	; (8001894 <main+0x50c>)
 8001800:	2203      	movs	r2, #3
 8001802:	725a      	strb	r2, [r3, #9]
          txPacket.payload[SEQ] = 3; // 3
 8001804:	4b23      	ldr	r3, [pc, #140]	; (8001894 <main+0x50c>)
 8001806:	2203      	movs	r2, #3
 8001808:	729a      	strb	r2, [r3, #10]
 800180a:	4b23      	ldr	r3, [pc, #140]	; (8001898 <main+0x510>)
 800180c:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.destAddress, anchorAddress, 2);
 800180e:	4a21      	ldr	r2, [pc, #132]	; (8001894 <main+0x50c>)
 8001810:	f8a2 3005 	strh.w	r3, [r2, #5]
 8001814:	4b19      	ldr	r3, [pc, #100]	; (800187c <main+0x4f4>)
 8001816:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.sourceAddress, tagBaseAddr, 2);
 8001818:	4a1e      	ldr	r2, [pc, #120]	; (8001894 <main+0x50c>)
 800181a:	f8a2 3007 	strh.w	r3, [r2, #7]
          dwNewTransmit(&device);
 800181e:	4813      	ldr	r0, [pc, #76]	; (800186c <main+0x4e4>)
 8001820:	f001 f8ac 	bl	800297c <dwNewTransmit>
          dwSetDefaults(&device);
 8001824:	4811      	ldr	r0, [pc, #68]	; (800186c <main+0x4e4>)
 8001826:	f001 fb08 	bl	8002e3a <dwSetDefaults>
          dwSetData(&device, (uint8_t *)&txPacket, MAC802154_HEADER_LENGTH + 2); // 2 is length of payload
 800182a:	220b      	movs	r2, #11
 800182c:	4919      	ldr	r1, [pc, #100]	; (8001894 <main+0x50c>)
 800182e:	480f      	ldr	r0, [pc, #60]	; (800186c <main+0x4e4>)
 8001830:	f001 fb4e 	bl	8002ed0 <dwSetData>
          dwStartTransmit(&device);
 8001834:	480d      	ldr	r0, [pc, #52]	; (800186c <main+0x4e4>)
 8001836:	f001 f8b9 	bl	80029ac <dwStartTransmit>
          do
          {
            dwReadSystemEventStatusRegister(&device);
 800183a:	480c      	ldr	r0, [pc, #48]	; (800186c <main+0x4e4>)
 800183c:	f000 fe75 	bl	800252a <dwReadSystemEventStatusRegister>
          } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 8001840:	4b0a      	ldr	r3, [pc, #40]	; (800186c <main+0x4e4>)
 8001842:	7e5b      	ldrb	r3, [r3, #25]
 8001844:	b25b      	sxtb	r3, r3
 8001846:	2b00      	cmp	r3, #0
 8001848:	daf7      	bge.n	800183a <main+0x4b2>
          dwInteruptHandler();
 800184a:	f7ff fd3f 	bl	80012cc <dwInteruptHandler>
          break;
 800184e:	e0e4      	b.n	8001a1a <main+0x692>
        case REPORT:
          // log_data("REPORT\r\n");
          {
          // reportpayload to receive timestamp of anchor send to tag to calculate
          // able truy cap cac phan tu trong payload thong qua con tro
          reportPayload_t *reportmess = (reportPayload_t *)(rxPacket.payload + 2);
 8001850:	4b12      	ldr	r3, [pc, #72]	; (800189c <main+0x514>)
 8001852:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
          double tround1, treply1, tround2, treply2, tprop_ctn, tprop, distance;
          if (rxPacket.payload[SEQ] != 4) // 4
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <main+0x4f0>)
 8001858:	7a9b      	ldrb	r3, [r3, #10]
 800185a:	2b04      	cmp	r3, #4
 800185c:	d020      	beq.n	80018a0 <main+0x518>
          {
            log_data("wrong sequence number\r\n");
 800185e:	480a      	ldr	r0, [pc, #40]	; (8001888 <main+0x500>)
 8001860:	f7ff fd7a 	bl	8001358 <log_data>
            return 0;
 8001864:	2300      	movs	r3, #0
        return 0;
 8001866:	e0d9      	b.n	8001a1c <main+0x694>
 8001868:	200002a0 	.word	0x200002a0
 800186c:	20000008 	.word	0x20000008
 8001870:	20000066 	.word	0x20000066
 8001874:	200003c6 	.word	0x200003c6
 8001878:	200002b0 	.word	0x200002b0
 800187c:	20000060 	.word	0x20000060
 8001880:	200002b5 	.word	0x200002b5
 8001884:	0800bb00 	.word	0x0800bb00
 8001888:	0800bb10 	.word	0x0800bb10
 800188c:	ffffbfbe 	.word	0xffffbfbe
 8001890:	20000298 	.word	0x20000298
 8001894:	2000033c 	.word	0x2000033c
 8001898:	20000064 	.word	0x20000064
 800189c:	200002bb 	.word	0x200002bb
          }
          memcpy(&poll_rx, &reportmess->pollRx, 5);
 80018a0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80018a4:	2205      	movs	r2, #5
 80018a6:	4619      	mov	r1, r3
 80018a8:	4863      	ldr	r0, [pc, #396]	; (8001a38 <main+0x6b0>)
 80018aa:	f005 fb2b 	bl	8006f04 <memcpy>
          memcpy(&answer_tx, &reportmess->answerTx, 5);
 80018ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80018b2:	3305      	adds	r3, #5
 80018b4:	2205      	movs	r2, #5
 80018b6:	4619      	mov	r1, r3
 80018b8:	4860      	ldr	r0, [pc, #384]	; (8001a3c <main+0x6b4>)
 80018ba:	f005 fb23 	bl	8006f04 <memcpy>
          memcpy(&final_rx, &reportmess->finalRx, 5);
 80018be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80018c2:	330a      	adds	r3, #10
 80018c4:	2205      	movs	r2, #5
 80018c6:	4619      	mov	r1, r3
 80018c8:	485d      	ldr	r0, [pc, #372]	; (8001a40 <main+0x6b8>)
 80018ca:	f005 fb1b 	bl	8006f04 <memcpy>

          tround1 = answer_rx.timeLow32 - poll_tx.timeLow32;
 80018ce:	4b5d      	ldr	r3, [pc, #372]	; (8001a44 <main+0x6bc>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	4b5d      	ldr	r3, [pc, #372]	; (8001a48 <main+0x6c0>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fd83 	bl	80003e4 <__aeabi_ui2d>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
          treply1 = answer_tx.timeLow32 - poll_rx.timeLow32;
 80018e6:	4b55      	ldr	r3, [pc, #340]	; (8001a3c <main+0x6b4>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	4b53      	ldr	r3, [pc, #332]	; (8001a38 <main+0x6b0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fd77 	bl	80003e4 <__aeabi_ui2d>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
          tround2 = final_rx.timeLow32 - answer_tx.timeLow32;
 80018fe:	4b50      	ldr	r3, [pc, #320]	; (8001a40 <main+0x6b8>)
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	4b4e      	ldr	r3, [pc, #312]	; (8001a3c <main+0x6b4>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fd6b 	bl	80003e4 <__aeabi_ui2d>
 800190e:	4602      	mov	r2, r0
 8001910:	460b      	mov	r3, r1
 8001912:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
          treply2 = final_tx.timeLow32 - answer_rx.timeLow32;
 8001916:	4b4d      	ldr	r3, [pc, #308]	; (8001a4c <main+0x6c4>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	4b4a      	ldr	r3, [pc, #296]	; (8001a44 <main+0x6bc>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fd5f 	bl	80003e4 <__aeabi_ui2d>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8

          // printf("tround1: %f   treply2: %f\r\r\n", tround1, treply2);
          // printf("tround2: %f   treply1: %f\r\r\n", tround2, treply1);

          // tprop_ctn is value of resigter timer
          tprop_ctn = ((tround1 * tround2) - (treply1 * treply2)) / (tround1 + tround2 + treply1 + treply2);
 800192e:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8001932:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 8001936:	f7fe fdcf 	bl	80004d8 <__aeabi_dmul>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4614      	mov	r4, r2
 8001940:	461d      	mov	r5, r3
 8001942:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8001946:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 800194a:	f7fe fdc5 	bl	80004d8 <__aeabi_dmul>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4620      	mov	r0, r4
 8001954:	4629      	mov	r1, r5
 8001956:	f7fe fc07 	bl	8000168 <__aeabi_dsub>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4614      	mov	r4, r2
 8001960:	461d      	mov	r5, r3
 8001962:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8001966:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 800196a:	f7fe fbff 	bl	800016c <__adddf3>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 800197a:	f7fe fbf7 	bl	800016c <__adddf3>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4610      	mov	r0, r2
 8001984:	4619      	mov	r1, r3
 8001986:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 800198a:	f7fe fbef 	bl	800016c <__adddf3>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4620      	mov	r0, r4
 8001994:	4629      	mov	r1, r5
 8001996:	f7fe fec9 	bl	800072c <__aeabi_ddiv>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
          // printf("TProp (ctn): %d\r\r\n", (unsigned int)tprop_ctn);

          // tprop is value unit sencond
          tprop = tprop_ctn / tsfreq;
 80019a2:	a321      	add	r3, pc, #132	; (adr r3, 8001a28 <main+0x6a0>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80019ac:	f7fe febe 	bl	800072c <__aeabi_ddiv>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
          distance = C * tprop;
 80019b8:	a31d      	add	r3, pc, #116	; (adr r3, 8001a30 <main+0x6a8>)
 80019ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80019c2:	f7fe fd89 	bl	80004d8 <__aeabi_dmul>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
          // printf("distance of anchor %d is: %5d(mm)", (int)rxPacket.sourceAddress, (unsigned int)distance * 1000);
          char buf1[50], buf2[30], buf3[30], buf4[30];

          // sprintf(buf3, "time of flight: %.2f(ns)\r\n", tprop * 1000000000000);
          // log_data(buf3);
          if(distance>0)
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80019da:	f7ff f80d 	bl	80009f8 <__aeabi_dcmpgt>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d012      	beq.n	8001a0a <main+0x682>
          {
            sprintf(buf1, "%.1f\r\n", distance * 1000);
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <main+0x6c8>)
 80019ea:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80019ee:	f7fe fd73 	bl	80004d8 <__aeabi_dmul>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	f107 000c 	add.w	r0, r7, #12
 80019fa:	4916      	ldr	r1, [pc, #88]	; (8001a54 <main+0x6cc>)
 80019fc:	f006 f90a 	bl	8007c14 <siprintf>
            log_data(buf1);
 8001a00:	f107 030c 	add.w	r3, r7, #12
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff fca7 	bl	8001358 <log_data>
          // totaltime = (arival.timeLow32 - poll_tx.timeLow32) / tsfreq;
          // sprintf(buf2, "total time: %.2f(ms)\r\n", totaltime*1000);
          // log_data(buf2);

          // curr_seq = 1;
          initAck = true;
 8001a0a:	4b13      	ldr	r3, [pc, #76]	; (8001a58 <main+0x6d0>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	701a      	strb	r2, [r3, #0]
          seq_mess++;
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <main+0x6d4>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	3301      	adds	r3, #1
 8001a16:	4a11      	ldr	r2, [pc, #68]	; (8001a5c <main+0x6d4>)
 8001a18:	6013      	str	r3, [r2, #0]
    if (initAck)
 8001a1a:	e54a      	b.n	80014b2 <main+0x12a>
        }
      }
    }
  }
  /* USER CODE END 3 */
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001a22:	46bd      	mov	sp, r7
 8001a24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a28:	00000000 	.word	0x00000000
 8001a2c:	422dc130 	.word	0x422dc130
 8001a30:	13000000 	.word	0x13000000
 8001a34:	41b1dd19 	.word	0x41b1dd19
 8001a38:	20000288 	.word	0x20000288
 8001a3c:	20000290 	.word	0x20000290
 8001a40:	200002a8 	.word	0x200002a8
 8001a44:	20000298 	.word	0x20000298
 8001a48:	20000280 	.word	0x20000280
 8001a4c:	200002a0 	.word	0x200002a0
 8001a50:	408f4000 	.word	0x408f4000
 8001a54:	0800bb28 	.word	0x0800bb28
 8001a58:	20000066 	.word	0x20000066
 8001a5c:	20000000 	.word	0x20000000

08001a60 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b090      	sub	sp, #64	; 0x40
 8001a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a66:	f107 0318 	add.w	r3, r7, #24
 8001a6a:	2228      	movs	r2, #40	; 0x28
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f005 fa56 	bl	8006f20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
 8001a80:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a82:	2301      	movs	r3, #1
 8001a84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a8a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a90:	2301      	movs	r3, #1
 8001a92:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a94:	2302      	movs	r3, #2
 8001a96:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a9e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa4:	f107 0318 	add.w	r3, r7, #24
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f003 f931 	bl	8004d10 <HAL_RCC_OscConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001ab4:	f000 f819 	bl	8001aea <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ab8:	230f      	movs	r3, #15
 8001aba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001abc:	2302      	movs	r3, #2
 8001abe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ac8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aca:	2300      	movs	r3, #0
 8001acc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	2102      	movs	r1, #2
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f003 fb9e 	bl	8005214 <HAL_RCC_ClockConfig>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001ade:	f000 f804 	bl	8001aea <Error_Handler>
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	3740      	adds	r7, #64	; 0x40
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aee:	b672      	cpsid	i
}
 8001af0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001af2:	e7fe      	b.n	8001af2 <Error_Handler+0x8>

08001af4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001af8:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001afa:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <MX_SPI1_Init+0x68>)
 8001afc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001afe:	4b16      	ldr	r3, [pc, #88]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b06:	4b14      	ldr	r3, [pc, #80]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b12:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b18:	4b0f      	ldr	r3, [pc, #60]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b24:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001b26:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b28:	2208      	movs	r2, #8
 8001b2a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b2c:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b32:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b38:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b3e:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b40:	220a      	movs	r2, #10
 8001b42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b44:	4804      	ldr	r0, [pc, #16]	; (8001b58 <MX_SPI1_Init+0x64>)
 8001b46:	f003 fcf3 	bl	8005530 <HAL_SPI_Init>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b50:	f7ff ffcb 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	200003c8 	.word	0x200003c8
 8001b5c:	40013000 	.word	0x40013000

08001b60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b088      	sub	sp, #32
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 0310 	add.w	r3, r7, #16
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a1f      	ldr	r2, [pc, #124]	; (8001bf8 <HAL_SPI_MspInit+0x98>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d137      	bne.n	8001bf0 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b80:	4b1e      	ldr	r3, [pc, #120]	; (8001bfc <HAL_SPI_MspInit+0x9c>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	4a1d      	ldr	r2, [pc, #116]	; (8001bfc <HAL_SPI_MspInit+0x9c>)
 8001b86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b8a:	6193      	str	r3, [r2, #24]
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <HAL_SPI_MspInit+0x9c>)
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b98:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <HAL_SPI_MspInit+0x9c>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	4a17      	ldr	r2, [pc, #92]	; (8001bfc <HAL_SPI_MspInit+0x9c>)
 8001b9e:	f043 0304 	orr.w	r3, r3, #4
 8001ba2:	6193      	str	r3, [r2, #24]
 8001ba4:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <HAL_SPI_MspInit+0x9c>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	f003 0304 	and.w	r3, r3, #4
 8001bac:	60bb      	str	r3, [r7, #8]
 8001bae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001bb0:	23a0      	movs	r3, #160	; 0xa0
 8001bb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbc:	f107 0310 	add.w	r3, r7, #16
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	480f      	ldr	r0, [pc, #60]	; (8001c00 <HAL_SPI_MspInit+0xa0>)
 8001bc4:	f002 ff08 	bl	80049d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bc8:	2340      	movs	r3, #64	; 0x40
 8001bca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4809      	ldr	r0, [pc, #36]	; (8001c00 <HAL_SPI_MspInit+0xa0>)
 8001bdc:	f002 fefc 	bl	80049d8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2023      	movs	r0, #35	; 0x23
 8001be6:	f002 fe0e 	bl	8004806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001bea:	2023      	movs	r0, #35	; 0x23
 8001bec:	f002 fe27 	bl	800483e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001bf0:	bf00      	nop
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40013000 	.word	0x40013000
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40010800 	.word	0x40010800

08001c04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <HAL_MspInit+0x5c>)
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	4a14      	ldr	r2, [pc, #80]	; (8001c60 <HAL_MspInit+0x5c>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6193      	str	r3, [r2, #24]
 8001c16:	4b12      	ldr	r3, [pc, #72]	; (8001c60 <HAL_MspInit+0x5c>)
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <HAL_MspInit+0x5c>)
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	4a0e      	ldr	r2, [pc, #56]	; (8001c60 <HAL_MspInit+0x5c>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	61d3      	str	r3, [r2, #28]
 8001c2e:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <HAL_MspInit+0x5c>)
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	607b      	str	r3, [r7, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	; (8001c64 <HAL_MspInit+0x60>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	4a04      	ldr	r2, [pc, #16]	; (8001c64 <HAL_MspInit+0x60>)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c56:	bf00      	nop
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40010000 	.word	0x40010000

08001c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <NMI_Handler+0x4>

08001c6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c72:	e7fe      	b.n	8001c72 <HardFault_Handler+0x4>

08001c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <MemManage_Handler+0x4>

08001c7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <BusFault_Handler+0x4>

08001c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <UsageFault_Handler+0x4>

08001c86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr

08001c92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr

08001c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr

08001caa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cae:	f002 fc93 	bl	80045d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001cbc:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <SPI1_IRQHandler+0x10>)
 8001cbe:	f004 f8c7 	bl	8005e50 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200003c8 	.word	0x200003c8

08001ccc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cd0:	4802      	ldr	r0, [pc, #8]	; (8001cdc <USART1_IRQHandler+0x10>)
 8001cd2:	f004 fb8d 	bl	80063f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000424 	.word	0x20000424

08001ce0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return 1;
 8001ce4:	2301      	movs	r3, #1
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr

08001cee <_kill>:

int _kill(int pid, int sig)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cf8:	f005 f8ca 	bl	8006e90 <__errno>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2216      	movs	r2, #22
 8001d00:	601a      	str	r2, [r3, #0]
  return -1;
 8001d02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <_exit>:

void _exit (int status)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d16:	f04f 31ff 	mov.w	r1, #4294967295
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff ffe7 	bl	8001cee <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d20:	e7fe      	b.n	8001d20 <_exit+0x12>

08001d22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b086      	sub	sp, #24
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	e00a      	b.n	8001d4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d34:	f3af 8000 	nop.w
 8001d38:	4601      	mov	r1, r0
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	1c5a      	adds	r2, r3, #1
 8001d3e:	60ba      	str	r2, [r7, #8]
 8001d40:	b2ca      	uxtb	r2, r1
 8001d42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	3301      	adds	r3, #1
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	697a      	ldr	r2, [r7, #20]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	dbf0      	blt.n	8001d34 <_read+0x12>
  }

  return len;
 8001d52:	687b      	ldr	r3, [r7, #4]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	e009      	b.n	8001d82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	1c5a      	adds	r2, r3, #1
 8001d72:	60ba      	str	r2, [r7, #8]
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	dbf1      	blt.n	8001d6e <_write+0x12>
  }
  return len;
 8001d8a:	687b      	ldr	r3, [r7, #4]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3718      	adds	r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <_close>:

int _close(int file)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr

08001daa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
 8001db2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dba:	605a      	str	r2, [r3, #4]
  return 0;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <_isatty>:

int _isatty(int file)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dd0:	2301      	movs	r3, #1
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr

08001ddc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dfc:	4a14      	ldr	r2, [pc, #80]	; (8001e50 <_sbrk+0x5c>)
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <_sbrk+0x60>)
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e08:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e10:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <_sbrk+0x64>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	; (8001e5c <_sbrk+0x68>)
 8001e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d207      	bcs.n	8001e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e24:	f005 f834 	bl	8006e90 <__errno>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	220c      	movs	r2, #12
 8001e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	e009      	b.n	8001e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <_sbrk+0x64>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e3a:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <_sbrk+0x64>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	4a05      	ldr	r2, [pc, #20]	; (8001e58 <_sbrk+0x64>)
 8001e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20005000 	.word	0x20005000
 8001e54:	00000400 	.word	0x00000400
 8001e58:	20000420 	.word	0x20000420
 8001e5c:	20000500 	.word	0x20000500

08001e60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e70:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e72:	4a12      	ldr	r2, [pc, #72]	; (8001ebc <MX_USART1_UART_Init+0x50>)
 8001e74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e76:	4b10      	ldr	r3, [pc, #64]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e7e:	4b0e      	ldr	r3, [pc, #56]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e84:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e8a:	4b0b      	ldr	r3, [pc, #44]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e90:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e92:	220c      	movs	r2, #12
 8001e94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e96:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e9c:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ea2:	4805      	ldr	r0, [pc, #20]	; (8001eb8 <MX_USART1_UART_Init+0x4c>)
 8001ea4:	f004 f9d0 	bl	8006248 <HAL_UART_Init>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001eae:	f7ff fe1c 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000424 	.word	0x20000424
 8001ebc:	40013800 	.word	0x40013800

08001ec0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b088      	sub	sp, #32
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec8:	f107 0310 	add.w	r3, r7, #16
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a20      	ldr	r2, [pc, #128]	; (8001f5c <HAL_UART_MspInit+0x9c>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d139      	bne.n	8001f54 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee0:	4b1f      	ldr	r3, [pc, #124]	; (8001f60 <HAL_UART_MspInit+0xa0>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	4a1e      	ldr	r2, [pc, #120]	; (8001f60 <HAL_UART_MspInit+0xa0>)
 8001ee6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eea:	6193      	str	r3, [r2, #24]
 8001eec:	4b1c      	ldr	r3, [pc, #112]	; (8001f60 <HAL_UART_MspInit+0xa0>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef8:	4b19      	ldr	r3, [pc, #100]	; (8001f60 <HAL_UART_MspInit+0xa0>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a18      	ldr	r2, [pc, #96]	; (8001f60 <HAL_UART_MspInit+0xa0>)
 8001efe:	f043 0304 	orr.w	r3, r3, #4
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <HAL_UART_MspInit+0xa0>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f16:	2302      	movs	r3, #2
 8001f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1e:	f107 0310 	add.w	r3, r7, #16
 8001f22:	4619      	mov	r1, r3
 8001f24:	480f      	ldr	r0, [pc, #60]	; (8001f64 <HAL_UART_MspInit+0xa4>)
 8001f26:	f002 fd57 	bl	80049d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4809      	ldr	r0, [pc, #36]	; (8001f64 <HAL_UART_MspInit+0xa4>)
 8001f40:	f002 fd4a 	bl	80049d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2100      	movs	r1, #0
 8001f48:	2025      	movs	r0, #37	; 0x25
 8001f4a:	f002 fc5c 	bl	8004806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f4e:	2025      	movs	r0, #37	; 0x25
 8001f50:	f002 fc75 	bl	800483e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f54:	bf00      	nop
 8001f56:	3720      	adds	r7, #32
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40013800 	.word	0x40013800
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40010800 	.word	0x40010800

08001f68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f68:	f7ff ff7a 	bl	8001e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f6c:	480b      	ldr	r0, [pc, #44]	; (8001f9c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f6e:	490c      	ldr	r1, [pc, #48]	; (8001fa0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f70:	4a0c      	ldr	r2, [pc, #48]	; (8001fa4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a09      	ldr	r2, [pc, #36]	; (8001fa8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f84:	4c09      	ldr	r4, [pc, #36]	; (8001fac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f92:	f004 ff83 	bl	8006e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f96:	f7ff f9f7 	bl	8001388 <main>
  bx lr
 8001f9a:	4770      	bx	lr
  ldr r0, =_sdata
 8001f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa0:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 8001fa4:	0800c05c 	.word	0x0800c05c
  ldr r2, =_sbss
 8001fa8:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8001fac:	20000500 	.word	0x20000500

08001fb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fb0:	e7fe      	b.n	8001fb0 <ADC1_2_IRQHandler>

08001fb2 <setBit>:
static const uint8_t BIAS_900_16[] = {137, 122, 105, 88, 69, 47, 25, 0, 21, 48, 79, 105, 127, 147, 160, 169, 178, 197};
static const uint8_t BIAS_900_64[] = {147, 133, 117, 99, 75, 50, 29, 0, 24, 45, 63, 76, 87, 98, 116, 122, 132, 142};

// Utility functions
static void setBit(uint8_t data[], unsigned int n, unsigned int bit, bool val)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b089      	sub	sp, #36	; 0x24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	60f8      	str	r0, [r7, #12]
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
 8001fbe:	70fb      	strb	r3, [r7, #3]
    unsigned int idx;
    unsigned int shift;
    idx = bit / 8;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	08db      	lsrs	r3, r3, #3
 8001fc4:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d228      	bcs.n	8002020 <setBit+0x6e>
        return; // TODO proper error handling: out of bounds
    uint8_t *targetByte = &data[idx];
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
    shift = bit % 8;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	617b      	str	r3, [r7, #20]
    if (val)
 8001fde:	78fb      	ldrb	r3, [r7, #3]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d00d      	beq.n	8002000 <setBit+0x4e>
        *targetByte |= (1 << shift);
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	b25a      	sxtb	r2, r3
 8001fea:	2101      	movs	r1, #1
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	b25b      	sxtb	r3, r3
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	b25b      	sxtb	r3, r3
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	701a      	strb	r2, [r3, #0]
 8001ffe:	e010      	b.n	8002022 <setBit+0x70>
    else
        *targetByte &= ~(1 << shift);
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	b25a      	sxtb	r2, r3
 8002006:	2101      	movs	r1, #1
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	b25b      	sxtb	r3, r3
 8002010:	43db      	mvns	r3, r3
 8002012:	b25b      	sxtb	r3, r3
 8002014:	4013      	ands	r3, r2
 8002016:	b25b      	sxtb	r3, r3
 8002018:	b2da      	uxtb	r2, r3
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	701a      	strb	r2, [r3, #0]
 800201e:	e000      	b.n	8002022 <setBit+0x70>
        return; // TODO proper error handling: out of bounds
 8002020:	bf00      	nop
}
 8002022:	3724      	adds	r7, #36	; 0x24
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <getBit>:

static bool getBit(uint8_t data[], unsigned int n, unsigned int bit)
{
 800202a:	b480      	push	{r7}
 800202c:	b089      	sub	sp, #36	; 0x24
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
    unsigned int idx;
    unsigned int shift;

    idx = bit / 8;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	08db      	lsrs	r3, r3, #3
 800203a:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 800203c:	69fa      	ldr	r2, [r7, #28]
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	429a      	cmp	r2, r3
 8002042:	d301      	bcc.n	8002048 <getBit+0x1e>
        return false; // TODO proper error handling: out of bounds
 8002044:	2300      	movs	r3, #0
 8002046:	e013      	b.n	8002070 <getBit+0x46>
    uint8_t targetByte = data[idx];
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	4413      	add	r3, r2
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	76fb      	strb	r3, [r7, #27]
    shift = bit % 8;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	617b      	str	r3, [r7, #20]
    return (targetByte >> shift) & 0x01;
 800205a:	7efa      	ldrb	r2, [r7, #27]
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	fa42 f303 	asr.w	r3, r2, r3
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	bf14      	ite	ne
 800206a:	2301      	movne	r3, #1
 800206c:	2300      	moveq	r3, #0
 800206e:	b2db      	uxtb	r3, r3
}
 8002070:	4618      	mov	r0, r3
 8002072:	3724      	adds	r7, #36	; 0x24
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr

0800207a <writeValueToBytes>:

static void writeValueToBytes(uint8_t data[], long val, unsigned int n)
{
 800207a:	b480      	push	{r7}
 800207c:	b087      	sub	sp, #28
 800207e:	af00      	add	r7, sp, #0
 8002080:	60f8      	str	r0, [r7, #12]
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
    unsigned int i;
    for (i = 0; i < n; i++)
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	e00c      	b.n	80020a6 <writeValueToBytes+0x2c>
    {
        data[i] = ((val >> (i * 8)) & 0xFF);
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	fa42 f103 	asr.w	r1, r2, r3
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	4413      	add	r3, r2
 800209c:	b2ca      	uxtb	r2, r1
 800209e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < n; i++)
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	3301      	adds	r3, #1
 80020a4:	617b      	str	r3, [r7, #20]
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d3ee      	bcc.n	800208c <writeValueToBytes+0x12>
    }
}
 80020ae:	bf00      	nop
 80020b0:	bf00      	nop
 80020b2:	371c      	adds	r7, #28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr

080020ba <readBytesOTP>:

static void readBytesOTP(dwDeviceTypes_t *dev, uint16_t address, uint8_t data[])
{
 80020ba:	b580      	push	{r7, lr}
 80020bc:	b088      	sub	sp, #32
 80020be:	af02      	add	r7, sp, #8
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	460b      	mov	r3, r1
 80020c4:	607a      	str	r2, [r7, #4]
 80020c6:	817b      	strh	r3, [r7, #10]
    uint8_t addressBytes[LEN_OTP_ADDR];
    addressBytes[0] = (address & 0xFF);
 80020c8:	897b      	ldrh	r3, [r7, #10]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	753b      	strb	r3, [r7, #20]
    addressBytes[1] = ((address >> 8) & 0xFF);
 80020ce:	897b      	ldrh	r3, [r7, #10]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	757b      	strb	r3, [r7, #21]
    // set address
    dwSpiWrite(dev, OTP_IF, OTP_ADDR_SUB, addressBytes, LEN_OTP_ADDR);
 80020d8:	f107 0314 	add.w	r3, r7, #20
 80020dc:	2202      	movs	r2, #2
 80020de:	9200      	str	r2, [sp, #0]
 80020e0:	2204      	movs	r2, #4
 80020e2:	212d      	movs	r1, #45	; 0x2d
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f002 f9c3 	bl	8004470 <dwSpiWrite>
    // switch into read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x03); // OTPRDEN | OTPREAD
 80020ea:	2303      	movs	r3, #3
 80020ec:	2206      	movs	r2, #6
 80020ee:	212d      	movs	r1, #45	; 0x2d
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f002 fa00 	bl	80044f6 <dwSpiWrite8>
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x01); // OTPRDEN
 80020f6:	2301      	movs	r3, #1
 80020f8:	2206      	movs	r2, #6
 80020fa:	212d      	movs	r1, #45	; 0x2d
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f002 f9fa 	bl	80044f6 <dwSpiWrite8>
    // read value/block - 4 bytes
    dwSpiRead(dev, OTP_IF, OTP_RDAT_SUB, data, LEN_OTP_RDAT);
 8002102:	2304      	movs	r3, #4
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	220a      	movs	r2, #10
 800210a:	212d      	movs	r1, #45	; 0x2d
 800210c:	68f8      	ldr	r0, [r7, #12]
 800210e:	f002 f947 	bl	80043a0 <dwSpiRead>
    // end read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x00);
 8002112:	2300      	movs	r3, #0
 8002114:	2206      	movs	r2, #6
 8002116:	212d      	movs	r1, #45	; 0x2d
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f002 f9ec 	bl	80044f6 <dwSpiWrite8>
}
 800211e:	bf00      	nop
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <dummyHandler>:

void dummyHandler(dwDeviceTypes_t *dev)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
    ;
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr

08002138 <dwInit>:

void dwInit(dwDeviceTypes_t *dev)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
    dev->func = &dwFunc;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a0c      	ldr	r2, [pc, #48]	; (8002174 <dwInit+0x3c>)
 8002144:	601a      	str	r2, [r3, #0]
    dev->handleSent = dummyHandler;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a0b      	ldr	r2, [pc, #44]	; (8002178 <dwInit+0x40>)
 800214a:	639a      	str	r2, [r3, #56]	; 0x38
	dev->handleError = dummyHandler;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a0a      	ldr	r2, [pc, #40]	; (8002178 <dwInit+0x40>)
 8002150:	63da      	str	r2, [r3, #60]	; 0x3c
	dev->handleReceived = dummyHandler;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a08      	ldr	r2, [pc, #32]	; (8002178 <dwInit+0x40>)
 8002156:	641a      	str	r2, [r3, #64]	; 0x40
	dev->handleReceiveTimeout = dummyHandler;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a07      	ldr	r2, [pc, #28]	; (8002178 <dwInit+0x40>)
 800215c:	645a      	str	r2, [r3, #68]	; 0x44
	dev->handleReceiveFailed = dummyHandler;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a05      	ldr	r2, [pc, #20]	; (8002178 <dwInit+0x40>)
 8002162:	649a      	str	r2, [r3, #72]	; 0x48
	dev->handleReceiveTimestampAvailable = dummyHandler;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a04      	ldr	r2, [pc, #16]	; (8002178 <dwInit+0x40>)
 8002168:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr
 8002174:	2000006c 	.word	0x2000006c
 8002178:	08002127 	.word	0x08002127

0800217c <dwConfigure>:

int dwConfigure(dwDeviceTypes_t *dev)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af02      	add	r7, sp, #8
 8002182:	6078      	str	r0, [r7, #4]
    dwEnableClock(dev, dwClockAuto);
 8002184:	2100      	movs	r1, #0
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f000 f91c 	bl	80023c4 <dwEnableClock>
    dev->func->delayms(dev, 5);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	2105      	movs	r1, #5
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	4798      	blx	r3
	dev->func->reset(dev);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	4798      	blx	r3
    dev->func->delayms(dev, 5);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2105      	movs	r1, #5
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	4798      	blx	r3
    uint32_t deviceID = dwGetDeviceId(dev);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f8a9 	bl	8002306 <dwGetDeviceId>
 80021b4:	60f8      	str	r0, [r7, #12]
    if (deviceID != 0xdeca0130)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	4a27      	ldr	r2, [pc, #156]	; (8002258 <dwConfigure+0xdc>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d001      	beq.n	80021c2 <dwConfigure+0x46>
    {
        return DW_ERROR_WRONG_ID;
 80021be:	2301      	movs	r3, #1
 80021c0:	e045      	b.n	800224e <dwConfigure+0xd2>
    }

    memset(dev->networkAndAddress, 0x38, LEN_PANADR);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3309      	adds	r3, #9
 80021c6:	2204      	movs	r2, #4
 80021c8:	2138      	movs	r1, #56	; 0x38
 80021ca:	4618      	mov	r0, r3
 80021cc:	f004 fea8 	bl	8006f20 <memset>
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3309      	adds	r3, #9
 80021d4:	2204      	movs	r2, #4
 80021d6:	9200      	str	r2, [sp, #0]
 80021d8:	2200      	movs	r2, #0
 80021da:	2103      	movs	r1, #3
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f002 f947 	bl	8004470 <dwSpiWrite>

    memset(dev->syscfg, 0, LEN_SYS_CFG);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	330d      	adds	r3, #13
 80021e6:	2204      	movs	r2, #4
 80021e8:	2100      	movs	r1, #0
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 fe98 	bl	8006f20 <memset>
    dwSetDoubleBuffering(dev, false);
 80021f0:	2100      	movs	r1, #0
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 fa68 	bl	80026c8 <dwSetDoubleBuffering>
    dwSetInterruptPolarity(dev, true);
 80021f8:	2101      	movs	r1, #1
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 fa81 	bl	8002702 <dwSetInterruptPolarity>
    dwWriteSystemConfigurationRegister(dev);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f981 	bl	8002508 <dwWriteSystemConfigurationRegister>

    dwClearInterrupts(dev);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 fb43 	bl	8002892 <dwClearInterrupts>
    dwWriteSystemEventMaskRegister(dev);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f9d0 	bl	80025b2 <dwWriteSystemEventMaskRegister>

    dwEnableClock(dev, dwClockXti);
 8002212:	2101      	movs	r1, #1
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 f8d5 	bl	80023c4 <dwEnableClock>
    dev->func->delayms(dev, 5);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	2105      	movs	r1, #5
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	4798      	blx	r3
    dwManageLDE(dev);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f000 f818 	bl	800225c <dwManageLDE>
    dev->func->delayms(dev, 5);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	2105      	movs	r1, #5
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	4798      	blx	r3
    dwEnableClock(dev, dwClockPll);
 8002238:	2102      	movs	r1, #2
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f000 f8c2 	bl	80023c4 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	2105      	movs	r1, #5
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	4798      	blx	r3
//    dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
//    dev->func->delayms(dev, 5);
    return DW_ERROR_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	deca0130 	.word	0xdeca0130

0800225c <dwManageLDE>:

void dwManageLDE(dwDeviceTypes_t *dev)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af02      	add	r7, sp, #8
 8002262:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    uint8_t otpctrl[LEN_OTP_CTRL];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 8002264:	f107 030c 	add.w	r3, r7, #12
 8002268:	2204      	movs	r2, #4
 800226a:	2100      	movs	r1, #0
 800226c:	4618      	mov	r0, r3
 800226e:	f004 fe57 	bl	8006f20 <memset>
    memset(otpctrl, 0, LEN_OTP_CTRL);
 8002272:	f107 0308 	add.w	r3, r7, #8
 8002276:	2202      	movs	r2, #2
 8002278:	2100      	movs	r1, #0
 800227a:	4618      	mov	r0, r3
 800227c:	f004 fe50 	bl	8006f20 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002280:	f107 030c 	add.w	r3, r7, #12
 8002284:	2204      	movs	r2, #4
 8002286:	9200      	str	r2, [sp, #0]
 8002288:	2200      	movs	r2, #0
 800228a:	2136      	movs	r1, #54	; 0x36
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f002 f887 	bl	80043a0 <dwSpiRead>
    dwSpiRead(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8002292:	f107 0308 	add.w	r3, r7, #8
 8002296:	2202      	movs	r2, #2
 8002298:	9200      	str	r2, [sp, #0]
 800229a:	2206      	movs	r2, #6
 800229c:	212d      	movs	r1, #45	; 0x2d
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f002 f87e 	bl	80043a0 <dwSpiRead>
    pmscctrl0[0] = 0x01;
 80022a4:	2301      	movs	r3, #1
 80022a6:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x03;
 80022a8:	2303      	movs	r3, #3
 80022aa:	737b      	strb	r3, [r7, #13]
    otpctrl[0] = 0x00;
 80022ac:	2300      	movs	r3, #0
 80022ae:	723b      	strb	r3, [r7, #8]
    otpctrl[1] = 0x80;
 80022b0:	2380      	movs	r3, #128	; 0x80
 80022b2:	727b      	strb	r3, [r7, #9]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	2204      	movs	r2, #4
 80022ba:	9200      	str	r2, [sp, #0]
 80022bc:	2200      	movs	r2, #0
 80022be:	2136      	movs	r1, #54	; 0x36
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f002 f8d5 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 80022c6:	f107 0308 	add.w	r3, r7, #8
 80022ca:	2202      	movs	r2, #2
 80022cc:	9200      	str	r2, [sp, #0]
 80022ce:	2206      	movs	r2, #6
 80022d0:	212d      	movs	r1, #45	; 0x2d
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f002 f8cc 	bl	8004470 <dwSpiWrite>
    dev->func->delayms(dev, 5);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2105      	movs	r1, #5
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	4798      	blx	r3
    pmscctrl0[0] = 0x00;
 80022e4:	2300      	movs	r3, #0
 80022e6:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x02;
 80022e8:	2302      	movs	r3, #2
 80022ea:	737b      	strb	r3, [r7, #13]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80022ec:	f107 030c 	add.w	r3, r7, #12
 80022f0:	2204      	movs	r2, #4
 80022f2:	9200      	str	r2, [sp, #0]
 80022f4:	2200      	movs	r2, #0
 80022f6:	2136      	movs	r1, #54	; 0x36
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f002 f8b9 	bl	8004470 <dwSpiWrite>
}
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <dwGetDeviceId>:

uint32_t dwGetDeviceId(dwDeviceTypes_t *dev)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
    return dwSpiRead32(dev, DEV_ID, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f002 f897 	bl	8004446 <dwSpiRead32>
 8002318:	4603      	mov	r3, r0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <dwEnableAllLeds>:

void dwEnableAllLeds(dwDeviceTypes_t *dev)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b084      	sub	sp, #16
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
    uint32_t reg;
    // Set all 4 GPIO in LED mode
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 800232a:	2200      	movs	r2, #0
 800232c:	2126      	movs	r1, #38	; 0x26
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f002 f889 	bl	8004446 <dwSpiRead32>
 8002334:	60f8      	str	r0, [r7, #12]
    reg &= ~0x00003FC0ul;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800233c:	60fb      	str	r3, [r7, #12]
    reg |= 0x00001540ul;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f443 53aa 	orr.w	r3, r3, #5440	; 0x1540
 8002344:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, GPIO_CTRL, GPIO_MODE_SUB, reg);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	2126      	movs	r1, #38	; 0x26
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f002 f8e9 	bl	8004524 <dwSpiWrite32>
    reg = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 8002356:	2200      	movs	r2, #0
 8002358:	2126      	movs	r1, #38	; 0x26
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f002 f873 	bl	8004446 <dwSpiRead32>
 8002360:	60f8      	str	r0, [r7, #12]
    // Enable debounce clock (used to clock the LED blinking)
    reg = dwSpiRead32(dev, PMSC, PMSC_CTRL0_SUB);
 8002362:	2200      	movs	r2, #0
 8002364:	2136      	movs	r1, #54	; 0x36
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f002 f86d 	bl	8004446 <dwSpiRead32>
 800236c:	60f8      	str	r0, [r7, #12]
    reg |= 0x00840000ul;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f443 0304 	orr.w	r3, r3, #8650752	; 0x840000
 8002374:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_CTRL0_SUB, reg);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	2136      	movs	r1, #54	; 0x36
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f002 f8d1 	bl	8004524 <dwSpiWrite32>

    // Enable LED blinking and set the rate
    reg = 0x00000110ul;
 8002382:	f44f 7388 	mov.w	r3, #272	; 0x110
 8002386:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2228      	movs	r2, #40	; 0x28
 800238c:	2136      	movs	r1, #54	; 0x36
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f002 f8c8 	bl	8004524 <dwSpiWrite32>

    // Trigger a manual blink of the LEDs for test
    reg |= 0x000f0000ul;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 800239a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2228      	movs	r2, #40	; 0x28
 80023a0:	2136      	movs	r1, #54	; 0x36
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f002 f8be 	bl	8004524 <dwSpiWrite32>
    reg &= ~0x000f0000ul;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80023ae:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2228      	movs	r2, #40	; 0x28
 80023b4:	2136      	movs	r1, #54	; 0x36
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f002 f8b4 	bl	8004524 <dwSpiWrite32>
}
 80023bc:	bf00      	nop
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <dwEnableClock>:

void dwEnableClock(dwDeviceTypes_t *dev, dwClock_t clock)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af02      	add	r7, sp, #8
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	70fb      	strb	r3, [r7, #3]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 80023d0:	f107 030c 	add.w	r3, r7, #12
 80023d4:	2204      	movs	r2, #4
 80023d6:	2100      	movs	r1, #0
 80023d8:	4618      	mov	r0, r3
 80023da:	f004 fda1 	bl	8006f20 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80023de:	f107 030c 	add.w	r3, r7, #12
 80023e2:	2204      	movs	r2, #4
 80023e4:	9200      	str	r2, [sp, #0]
 80023e6:	2200      	movs	r2, #0
 80023e8:	2136      	movs	r1, #54	; 0x36
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f001 ffd8 	bl	80043a0 <dwSpiRead>
    if (clock == dwClockAuto)
 80023f0:	78fb      	ldrb	r3, [r7, #3]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10d      	bne.n	8002412 <dwEnableClock+0x4e>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	2100      	movs	r1, #0
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	4798      	blx	r3
        pmscctrl0[0] = dwClockAuto;
 8002402:	2300      	movs	r3, #0
 8002404:	733b      	strb	r3, [r7, #12]
        pmscctrl0[1] &= 0xFE;
 8002406:	7b7b      	ldrb	r3, [r7, #13]
 8002408:	f023 0301 	bic.w	r3, r3, #1
 800240c:	b2db      	uxtb	r3, r3
 800240e:	737b      	strb	r3, [r7, #13]
 8002410:	e026      	b.n	8002460 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockXti)
 8002412:	78fb      	ldrb	r3, [r7, #3]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d110      	bne.n	800243a <dwEnableClock+0x76>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	2100      	movs	r1, #0
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 8002424:	7b3b      	ldrb	r3, [r7, #12]
 8002426:	f023 0303 	bic.w	r3, r3, #3
 800242a:	b2db      	uxtb	r3, r3
 800242c:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockXti;
 800242e:	7b3b      	ldrb	r3, [r7, #12]
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	b2db      	uxtb	r3, r3
 8002436:	733b      	strb	r3, [r7, #12]
 8002438:	e012      	b.n	8002460 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockPll)
 800243a:	78fb      	ldrb	r3, [r7, #3]
 800243c:	2b02      	cmp	r3, #2
 800243e:	d10f      	bne.n	8002460 <dwEnableClock+0x9c>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	2101      	movs	r1, #1
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 800244c:	7b3b      	ldrb	r3, [r7, #12]
 800244e:	f023 0303 	bic.w	r3, r3, #3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockPll;
 8002456:	7b3b      	ldrb	r3, [r7, #12]
 8002458:	f043 0302 	orr.w	r3, r3, #2
 800245c:	b2db      	uxtb	r3, r3
 800245e:	733b      	strb	r3, [r7, #12]
    }
    else
    {
        // TODO deliver proper warning
    }
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, 1);
 8002460:	f107 030c 	add.w	r3, r7, #12
 8002464:	2201      	movs	r2, #1
 8002466:	9200      	str	r2, [sp, #0]
 8002468:	2200      	movs	r2, #0
 800246a:	2136      	movs	r1, #54	; 0x36
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f001 ffff 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002472:	f107 030c 	add.w	r3, r7, #12
 8002476:	2204      	movs	r2, #4
 8002478:	9200      	str	r2, [sp, #0]
 800247a:	2200      	movs	r2, #0
 800247c:	2136      	movs	r1, #54	; 0x36
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f001 fff6 	bl	8004470 <dwSpiWrite>
}
 8002484:	bf00      	nop
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <dwRxSoftReset>:
/**
    Reset the receiver. Needed after errors or timeouts.
    From the DW1000 User Manual, v2.13 page 35: "Due to an issue in the re-initialisation of the receiver, it is necessary to apply a receiver reset after certain receiver error or timeout events (i.e. RXPHE (PHY Header Error), RXRFSL (Reed Solomon error), RXRFTO (Frame wait timeout), etc.). This ensures that the next good frame will have correctly calculated timestamp. It is not necessary to do this in the cases of RXPTO (Preamble detection Timeout) and RXSFDTO (SFD timeout). For details on how to apply a receiver-only reset see SOFTRESET field of Sub- Register 0x36:00  PMSC_CTRL0."
 */
void dwRxSoftReset(dwDeviceTypes_t *dev)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af02      	add	r7, sp, #8
 8002492:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	2204      	movs	r2, #4
 800249a:	9200      	str	r2, [sp, #0]
 800249c:	2200      	movs	r2, #0
 800249e:	2136      	movs	r1, #54	; 0x36
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f001 ff7d 	bl	80043a0 <dwSpiRead>
    pmscctrl0[3] = pmscctrl0[3] & 0xEF;
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
 80024a8:	f023 0310 	bic.w	r3, r3, #16
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80024b0:	f107 030c 	add.w	r3, r7, #12
 80024b4:	2204      	movs	r2, #4
 80024b6:	9200      	str	r2, [sp, #0]
 80024b8:	2200      	movs	r2, #0
 80024ba:	2136      	movs	r1, #54	; 0x36
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f001 ffd7 	bl	8004470 <dwSpiWrite>
    pmscctrl0[3] = pmscctrl0[3] | 0x10;
 80024c2:	7bfb      	ldrb	r3, [r7, #15]
 80024c4:	f043 0310 	orr.w	r3, r3, #16
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80024cc:	f107 030c 	add.w	r3, r7, #12
 80024d0:	2204      	movs	r2, #4
 80024d2:	9200      	str	r2, [sp, #0]
 80024d4:	2200      	movs	r2, #0
 80024d6:	2136      	movs	r1, #54	; 0x36
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f001 ffc9 	bl	8004470 <dwSpiWrite>
}
 80024de:	bf00      	nop
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <dwReadSystemConfigurationRegister>:

/* ###########################################################################
 * #### DW1000 register read/write ###########################################
 * ######################################################################### */
void dwReadSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b084      	sub	sp, #16
 80024ea:	af02      	add	r7, sp, #8
 80024ec:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	330d      	adds	r3, #13
 80024f2:	2204      	movs	r2, #4
 80024f4:	9200      	str	r2, [sp, #0]
 80024f6:	2200      	movs	r2, #0
 80024f8:	2104      	movs	r1, #4
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f001 ff50 	bl	80043a0 <dwSpiRead>
}
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <dwWriteSystemConfigurationRegister>:

void dwWriteSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af02      	add	r7, sp, #8
 800250e:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	330d      	adds	r3, #13
 8002514:	2204      	movs	r2, #4
 8002516:	9200      	str	r2, [sp, #0]
 8002518:	2200      	movs	r2, #0
 800251a:	2104      	movs	r1, #4
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f001 ffa7 	bl	8004470 <dwSpiWrite>
}
 8002522:	bf00      	nop
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <dwReadSystemEventStatusRegister>:

void dwReadSystemEventStatusRegister(dwDeviceTypes_t *dev)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b084      	sub	sp, #16
 800252e:	af02      	add	r7, sp, #8
 8002530:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_STATUS, NO_SUB, dev->sysstatus, LEN_SYS_STATUS);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3319      	adds	r3, #25
 8002536:	2205      	movs	r2, #5
 8002538:	9200      	str	r2, [sp, #0]
 800253a:	2200      	movs	r2, #0
 800253c:	210f      	movs	r1, #15
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f001 ff2e 	bl	80043a0 <dwSpiRead>
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <dwReadNetworkIdAndDeviceAddress>:

void dwReadNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af02      	add	r7, sp, #8
 8002552:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	3309      	adds	r3, #9
 8002558:	2204      	movs	r2, #4
 800255a:	9200      	str	r2, [sp, #0]
 800255c:	2200      	movs	r2, #0
 800255e:	2103      	movs	r1, #3
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f001 ff1d 	bl	80043a0 <dwSpiRead>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <dwWriteNetworkIdAndDeviceAddress>:

void dwWriteNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b084      	sub	sp, #16
 8002572:	af02      	add	r7, sp, #8
 8002574:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	3309      	adds	r3, #9
 800257a:	2204      	movs	r2, #4
 800257c:	9200      	str	r2, [sp, #0]
 800257e:	2200      	movs	r2, #0
 8002580:	2103      	movs	r1, #3
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f001 ff74 	bl	8004470 <dwSpiWrite>
}
 8002588:	bf00      	nop
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <dwReadSystemEventMaskRegister>:

void dwReadSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af02      	add	r7, sp, #8
 8002596:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3311      	adds	r3, #17
 800259c:	2204      	movs	r2, #4
 800259e:	9200      	str	r2, [sp, #0]
 80025a0:	2200      	movs	r2, #0
 80025a2:	210e      	movs	r1, #14
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f001 fefb 	bl	80043a0 <dwSpiRead>
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <dwWriteSystemEventMaskRegister>:

void dwWriteSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b084      	sub	sp, #16
 80025b6:	af02      	add	r7, sp, #8
 80025b8:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3311      	adds	r3, #17
 80025be:	2204      	movs	r2, #4
 80025c0:	9200      	str	r2, [sp, #0]
 80025c2:	2200      	movs	r2, #0
 80025c4:	210e      	movs	r1, #14
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f001 ff52 	bl	8004470 <dwSpiWrite>
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <dwReadChannelControlRegister>:

void dwReadChannelControlRegister(dwDeviceTypes_t *dev)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af02      	add	r7, sp, #8
 80025da:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3315      	adds	r3, #21
 80025e0:	2204      	movs	r2, #4
 80025e2:	9200      	str	r2, [sp, #0]
 80025e4:	2200      	movs	r2, #0
 80025e6:	211f      	movs	r1, #31
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f001 fed9 	bl	80043a0 <dwSpiRead>
}
 80025ee:	bf00      	nop
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <dwWriteChannelControlRegister>:

void dwWriteChannelControlRegister(dwDeviceTypes_t *dev)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b084      	sub	sp, #16
 80025fa:	af02      	add	r7, sp, #8
 80025fc:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3315      	adds	r3, #21
 8002602:	2204      	movs	r2, #4
 8002604:	9200      	str	r2, [sp, #0]
 8002606:	2200      	movs	r2, #0
 8002608:	211f      	movs	r1, #31
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f001 ff30 	bl	8004470 <dwSpiWrite>
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <dwReadTransmitFrameControlRegister>:

void dwReadTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af02      	add	r7, sp, #8
 800261e:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	331e      	adds	r3, #30
 8002624:	2205      	movs	r2, #5
 8002626:	9200      	str	r2, [sp, #0]
 8002628:	2200      	movs	r2, #0
 800262a:	2108      	movs	r1, #8
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f001 feb7 	bl	80043a0 <dwSpiRead>
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <dwWriteTransmitFrameControlRegister>:

void dwWriteTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b084      	sub	sp, #16
 800263e:	af02      	add	r7, sp, #8
 8002640:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	331e      	adds	r3, #30
 8002646:	2205      	movs	r2, #5
 8002648:	9200      	str	r2, [sp, #0]
 800264a:	2200      	movs	r2, #0
 800264c:	2108      	movs	r1, #8
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f001 ff0e 	bl	8004470 <dwSpiWrite>
}
 8002654:	bf00      	nop
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <dwSetFrameFilter>:
    dwSpiWrite(dev, RX_FWTO, NO_SUB, &timeout, 2);
    setBit(dev->syscfg, LEN_SYS_CFG, RXWTOE_BIT, timeout != 0);
}

void dwSetFrameFilter(dwDeviceTypes_t *dev, bool val)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	460b      	mov	r3, r1
 8002666:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFEN_BIT, val);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f103 000d 	add.w	r0, r3, #13
 800266e:	78fb      	ldrb	r3, [r7, #3]
 8002670:	2200      	movs	r2, #0
 8002672:	2104      	movs	r1, #4
 8002674:	f7ff fc9d 	bl	8001fb2 <setBit>
}
 8002678:	bf00      	nop
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <dwSetFrameFilterAllowData>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAB_BIT, val);
}

void dwSetFrameFilterAllowData(dwDeviceTypes_t *dev, bool val)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	460b      	mov	r3, r1
 800268a:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAD_BIT, val);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f103 000d 	add.w	r0, r3, #13
 8002692:	78fb      	ldrb	r3, [r7, #3]
 8002694:	2203      	movs	r2, #3
 8002696:	2104      	movs	r1, #4
 8002698:	f7ff fc8b 	bl	8001fb2 <setBit>
}
 800269c:	bf00      	nop
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <dwSetFrameFilterAllowReserved>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAM_BIT, val);
}

void dwSetFrameFilterAllowReserved(dwDeviceTypes_t *dev, bool val)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAR_BIT, val);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f103 000d 	add.w	r0, r3, #13
 80026b6:	78fb      	ldrb	r3, [r7, #3]
 80026b8:	2206      	movs	r2, #6
 80026ba:	2104      	movs	r1, #4
 80026bc:	f7ff fc79 	bl	8001fb2 <setBit>
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <dwSetDoubleBuffering>:

void dwSetDoubleBuffering(dwDeviceTypes_t *dev, bool val)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_DRXB_BIT, !val);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f103 000d 	add.w	r0, r3, #13
 80026da:	78fb      	ldrb	r3, [r7, #3]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	bf14      	ite	ne
 80026e0:	2301      	movne	r3, #1
 80026e2:	2300      	moveq	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f083 0301 	eor.w	r3, r3, #1
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	220c      	movs	r2, #12
 80026f4:	2104      	movs	r1, #4
 80026f6:	f7ff fc5c 	bl	8001fb2 <setBit>
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <dwSetInterruptPolarity>:

void dwSetInterruptPolarity(dwDeviceTypes_t *dev, bool val)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	460b      	mov	r3, r1
 800270c:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, HIRQ_POL_BIT, val);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f103 000d 	add.w	r0, r3, #13
 8002714:	78fb      	ldrb	r3, [r7, #3]
 8002716:	2209      	movs	r2, #9
 8002718:	2104      	movs	r1, #4
 800271a:	f7ff fc4a 	bl	8001fb2 <setBit>
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <dwSetReceiverAutoReenable>:

void dwSetReceiverAutoReenable(dwDeviceTypes_t *dev, bool val)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b082      	sub	sp, #8
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	460b      	mov	r3, r1
 8002730:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, RXAUTR_BIT, val);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f103 000d 	add.w	r0, r3, #13
 8002738:	78fb      	ldrb	r3, [r7, #3]
 800273a:	221d      	movs	r2, #29
 800273c:	2104      	movs	r1, #4
 800273e:	f7ff fc38 	bl	8001fb2 <setBit>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <dwInterruptOnSent>:

void dwInterruptOnSent(dwDeviceTypes_t *dev, bool val)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
 8002752:	460b      	mov	r3, r1
 8002754:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, TXFRS_BIT, val);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f103 0011 	add.w	r0, r3, #17
 800275c:	78fb      	ldrb	r3, [r7, #3]
 800275e:	2207      	movs	r2, #7
 8002760:	2104      	movs	r1, #4
 8002762:	f7ff fc26 	bl	8001fb2 <setBit>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <dwInterruptOnReceived>:

void dwInterruptOnReceived(dwDeviceTypes_t *dev, bool val)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b082      	sub	sp, #8
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	460b      	mov	r3, r1
 8002778:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXDFR_BIT, val);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f103 0011 	add.w	r0, r3, #17
 8002780:	78fb      	ldrb	r3, [r7, #3]
 8002782:	220d      	movs	r2, #13
 8002784:	2104      	movs	r1, #4
 8002786:	f7ff fc14 	bl	8001fb2 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXFCG_BIT, val);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f103 0011 	add.w	r0, r3, #17
 8002790:	78fb      	ldrb	r3, [r7, #3]
 8002792:	220e      	movs	r2, #14
 8002794:	2104      	movs	r1, #4
 8002796:	f7ff fc0c 	bl	8001fb2 <setBit>
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <dwInterruptOnReceiveFailed>:

void dwInterruptOnReceiveFailed(dwDeviceTypes_t *dev, bool val)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
 80027aa:	460b      	mov	r3, r1
 80027ac:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_STATUS, LDEERR_BIT, val);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f103 0011 	add.w	r0, r3, #17
 80027b4:	78fb      	ldrb	r3, [r7, #3]
 80027b6:	2212      	movs	r2, #18
 80027b8:	2105      	movs	r1, #5
 80027ba:	f7ff fbfa 	bl	8001fb2 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXFCE_BIT, val);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f103 0011 	add.w	r0, r3, #17
 80027c4:	78fb      	ldrb	r3, [r7, #3]
 80027c6:	220f      	movs	r2, #15
 80027c8:	2105      	movs	r1, #5
 80027ca:	f7ff fbf2 	bl	8001fb2 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXPHE_BIT, val);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f103 0011 	add.w	r0, r3, #17
 80027d4:	78fb      	ldrb	r3, [r7, #3]
 80027d6:	220c      	movs	r2, #12
 80027d8:	2105      	movs	r1, #5
 80027da:	f7ff fbea 	bl	8001fb2 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXRFSL_BIT, val);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f103 0011 	add.w	r0, r3, #17
 80027e4:	78fb      	ldrb	r3, [r7, #3]
 80027e6:	2210      	movs	r2, #16
 80027e8:	2105      	movs	r1, #5
 80027ea:	f7ff fbe2 	bl	8001fb2 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXSFDTO_BIT, val);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f103 0011 	add.w	r0, r3, #17
 80027f4:	78fb      	ldrb	r3, [r7, #3]
 80027f6:	221a      	movs	r2, #26
 80027f8:	2104      	movs	r1, #4
 80027fa:	f7ff fbda 	bl	8001fb2 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, AFFREJ_BIT, val);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f103 0011 	add.w	r0, r3, #17
 8002804:	78fb      	ldrb	r3, [r7, #3]
 8002806:	221d      	movs	r2, #29
 8002808:	2104      	movs	r1, #4
 800280a:	f7ff fbd2 	bl	8001fb2 <setBit>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <dwInterruptOnReceiveTimeout>:

void dwInterruptOnReceiveTimeout(dwDeviceTypes_t *dev, bool val)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
 800281e:	460b      	mov	r3, r1
 8002820:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXRFTO_BIT, val);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f103 0011 	add.w	r0, r3, #17
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	2211      	movs	r2, #17
 800282c:	2104      	movs	r1, #4
 800282e:	f7ff fbc0 	bl	8001fb2 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXPTO_BIT, val);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f103 0011 	add.w	r0, r3, #17
 8002838:	78fb      	ldrb	r3, [r7, #3]
 800283a:	2215      	movs	r2, #21
 800283c:	2104      	movs	r1, #4
 800283e:	f7ff fbb8 	bl	8001fb2 <setBit>
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <dwInterruptOnReceiveTimestampAvailable>:

void dwInterruptOnReceiveTimestampAvailable(dwDeviceTypes_t *dev, bool val)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
 8002852:	460b      	mov	r3, r1
 8002854:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, LDEDONE_BIT, val);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f103 0011 	add.w	r0, r3, #17
 800285c:	78fb      	ldrb	r3, [r7, #3]
 800285e:	220a      	movs	r2, #10
 8002860:	2104      	movs	r1, #4
 8002862:	f7ff fba6 	bl	8001fb2 <setBit>
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <dwInterruptOnAutomaticAcknowledgeTrigger>:

void dwInterruptOnAutomaticAcknowledgeTrigger(dwDeviceTypes_t *dev, bool val)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	460b      	mov	r3, r1
 8002878:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, AAT_BIT, val);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f103 0011 	add.w	r0, r3, #17
 8002880:	78fb      	ldrb	r3, [r7, #3]
 8002882:	2203      	movs	r2, #3
 8002884:	2104      	movs	r1, #4
 8002886:	f7ff fb94 	bl	8001fb2 <setBit>
}
 800288a:	bf00      	nop
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <dwClearInterrupts>:

void dwClearInterrupts(dwDeviceTypes_t *dev)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b082      	sub	sp, #8
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
    memset(dev->sysmask, 0, LEN_SYS_MASK);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	3311      	adds	r3, #17
 800289e:	2204      	movs	r2, #4
 80028a0:	2100      	movs	r1, #0
 80028a2:	4618      	mov	r0, r3
 80028a4:	f004 fb3c 	bl	8006f20 <memset>
}
 80028a8:	bf00      	nop
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <dwIdle>:

void dwIdle(dwDeviceTypes_t *dev)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af02      	add	r7, sp, #8
 80028b6:	6078      	str	r0, [r7, #4]
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3304      	adds	r3, #4
 80028bc:	2204      	movs	r2, #4
 80028be:	2100      	movs	r1, #0
 80028c0:	4618      	mov	r0, r3
 80028c2:	f004 fb2d 	bl	8006f20 <memset>
    dev->sysctrl[0] |= 1 << TRXOFF_BIT;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	791b      	ldrb	r3, [r3, #4]
 80028ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	711a      	strb	r2, [r3, #4]
    dev->deviceMode = IDLE_MODE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	721a      	strb	r2, [r3, #8]
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3304      	adds	r3, #4
 80028de:	2204      	movs	r2, #4
 80028e0:	9200      	str	r2, [sp, #0]
 80028e2:	2200      	movs	r2, #0
 80028e4:	210d      	movs	r1, #13
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f001 fdc2 	bl	8004470 <dwSpiWrite>
}
 80028ec:	bf00      	nop
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <dwNewReceive>:
    else regval &= DRX_CARRIER_INT_MASK ;                               // make sure upper bits are clear if not sign extending
    return (int32_t) regval ; // cast unsigned value to signed quantity.
}

void dwNewReceive(dwDeviceTypes_t *dev)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff ffd7 	bl	80028b0 <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	3304      	adds	r3, #4
 8002906:	2204      	movs	r2, #4
 8002908:	2100      	movs	r1, #0
 800290a:	4618      	mov	r0, r3
 800290c:	f004 fb08 	bl	8006f20 <memset>
    dwClearReceiveStatus(dev);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 fda5 	bl	8003460 <dwClearReceiveStatus>
    dev->deviceMode = RX_MODE;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	721a      	strb	r2, [r3, #8]
}
 800291c:	bf00      	nop
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <dwStartReceive>:

void dwStartReceive(dwDeviceTypes_t *dev)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af02      	add	r7, sp, #8
 800292a:	6078      	str	r0, [r7, #4]
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	1d18      	adds	r0, r3, #4
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002936:	2b00      	cmp	r3, #0
 8002938:	bf14      	ite	ne
 800293a:	2301      	movne	r3, #1
 800293c:	2300      	moveq	r3, #0
 800293e:	b2db      	uxtb	r3, r3
 8002940:	f083 0301 	eor.w	r3, r3, #1
 8002944:	b2db      	uxtb	r3, r3
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	b2db      	uxtb	r3, r3
 800294c:	2200      	movs	r2, #0
 800294e:	2104      	movs	r1, #4
 8002950:	f7ff fb2f 	bl	8001fb2 <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, RXENAB_BIT, true);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	1d18      	adds	r0, r3, #4
 8002958:	2301      	movs	r3, #1
 800295a:	2208      	movs	r2, #8
 800295c:	2104      	movs	r1, #4
 800295e:	f7ff fb28 	bl	8001fb2 <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3304      	adds	r3, #4
 8002966:	2204      	movs	r2, #4
 8002968:	9200      	str	r2, [sp, #0]
 800296a:	2200      	movs	r2, #0
 800296c:	210d      	movs	r1, #13
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f001 fd7e 	bl	8004470 <dwSpiWrite>
}
 8002974:	bf00      	nop
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <dwNewTransmit>:

void dwNewTransmit(dwDeviceTypes_t *dev)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff ff93 	bl	80028b0 <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3304      	adds	r3, #4
 800298e:	2204      	movs	r2, #4
 8002990:	2100      	movs	r1, #0
 8002992:	4618      	mov	r0, r3
 8002994:	f004 fac4 	bl	8006f20 <memset>
    dwClearTransmitStatus(dev);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 fd73 	bl	8003484 <dwClearTransmitStatus>
    dev->deviceMode = TX_MODE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2202      	movs	r2, #2
 80029a2:	721a      	strb	r2, [r3, #8]
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <dwStartTransmit>:

void dwStartTransmit(dwDeviceTypes_t *dev)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af02      	add	r7, sp, #8
 80029b2:	6078      	str	r0, [r7, #4]
    dwWriteTransmitFrameControlRegister(dev);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f7ff fe40 	bl	800263a <dwWriteTransmitFrameControlRegister>
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	1d18      	adds	r0, r3, #4
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	bf14      	ite	ne
 80029c8:	2301      	movne	r3, #1
 80029ca:	2300      	moveq	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	f083 0301 	eor.w	r3, r3, #1
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2200      	movs	r2, #0
 80029dc:	2104      	movs	r1, #4
 80029de:	f7ff fae8 	bl	8001fb2 <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, TXSTRT_BIT, true);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	1d18      	adds	r0, r3, #4
 80029e6:	2301      	movs	r3, #1
 80029e8:	2201      	movs	r2, #1
 80029ea:	2104      	movs	r1, #4
 80029ec:	f7ff fae1 	bl	8001fb2 <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3304      	adds	r3, #4
 80029f4:	2204      	movs	r2, #4
 80029f6:	9200      	str	r2, [sp, #0]
 80029f8:	2200      	movs	r2, #0
 80029fa:	210d      	movs	r1, #13
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f001 fd37 	bl	8004470 <dwSpiWrite>
    if (dev->permanentReceive)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00d      	beq.n	8002a28 <dwStartTransmit+0x7c>
    {
        memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3304      	adds	r3, #4
 8002a10:	2204      	movs	r2, #4
 8002a12:	2100      	movs	r1, #0
 8002a14:	4618      	mov	r0, r3
 8002a16:	f004 fa83 	bl	8006f20 <memset>
        dev->deviceMode = RX_MODE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	721a      	strb	r2, [r3, #8]
        dwStartReceive(dev);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7ff ff7f 	bl	8002924 <dwStartReceive>
    }
    else
    {
        dev->deviceMode = IDLE_MODE;
    }
}
 8002a26:	e00b      	b.n	8002a40 <dwStartTransmit+0x94>
    else if (dev->wait4resp)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <dwStartTransmit+0x8e>
        dev->deviceMode = RX_MODE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	721a      	strb	r2, [r3, #8]
}
 8002a38:	e002      	b.n	8002a40 <dwStartTransmit+0x94>
        dev->deviceMode = IDLE_MODE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	721a      	strb	r2, [r3, #8]
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <dwNewConfiguration>:

void dwNewConfiguration(dwDeviceTypes_t *dev)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f7ff ff2d 	bl	80028b0 <dwIdle>
    dwReadNetworkIdAndDeviceAddress(dev);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff fd78 	bl	800254c <dwReadNetworkIdAndDeviceAddress>
    dwReadSystemConfigurationRegister(dev);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7ff fd42 	bl	80024e6 <dwReadSystemConfigurationRegister>
    dwReadChannelControlRegister(dev);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff fdb6 	bl	80025d4 <dwReadChannelControlRegister>
    dwReadTransmitFrameControlRegister(dev);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff fdd5 	bl	8002618 <dwReadTransmitFrameControlRegister>
    dwReadSystemEventMaskRegister(dev);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7ff fd8e 	bl	8002590 <dwReadSystemEventMaskRegister>
}
 8002a74:	bf00      	nop
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <dwCommitConfiguration>:

void dwCommitConfiguration(dwDeviceTypes_t *dev)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	6078      	str	r0, [r7, #4]
    // write all configurations back to device
    dwWriteNetworkIdAndDeviceAddress(dev);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f7ff fd72 	bl	800256e <dwWriteNetworkIdAndDeviceAddress>
    dwWriteSystemConfigurationRegister(dev);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7ff fd3c 	bl	8002508 <dwWriteSystemConfigurationRegister>
    dwWriteChannelControlRegister(dev);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f7ff fdb0 	bl	80025f6 <dwWriteChannelControlRegister>
    dwWriteTransmitFrameControlRegister(dev);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7ff fdcf 	bl	800263a <dwWriteTransmitFrameControlRegister>
    dwWriteSystemEventMaskRegister(dev);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff fd88 	bl	80025b2 <dwWriteSystemEventMaskRegister>
    // tune according to configuration
    dwTune(dev);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fdc6 	bl	8003634 <dwTune>
    // uint8_t antennaDelayBytes[LEN_STAMP];
    // writeValueToBytes(antennaDelayBytes, 16384, LEN_STAMP);
    // dev->antennaDelay.setTimestamp(antennaDelayBytes);
    // dwSpiRead(dev, TX_ANTD, NO_SUB, antennaDelayBytes, LEN_TX_ANTD);
    // dwSpiRead(dev, LDE_IF, LDE_RXANTD_SUB, antennaDelayBytes, LEN_LDE_RXANTD);
    dwSpiWrite(dev, TX_ANTD, NO_SUB, dev->antennaDelay.timeRaw, LEN_TX_ANTD);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3330      	adds	r3, #48	; 0x30
 8002aac:	2202      	movs	r2, #2
 8002aae:	9200      	str	r2, [sp, #0]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2118      	movs	r1, #24
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f001 fcdb 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_RXANTD_SUB, dev->antennaDelay.timeRaw, LEN_LDE_RXANTD);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	3330      	adds	r3, #48	; 0x30
 8002abe:	2202      	movs	r2, #2
 8002ac0:	9200      	str	r2, [sp, #0]
 8002ac2:	f641 0204 	movw	r2, #6148	; 0x1804
 8002ac6:	212e      	movs	r1, #46	; 0x2e
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f001 fcd1 	bl	8004470 <dwSpiWrite>
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <dwSuppressFrameCheck>:
    dev->wait4resp = val;
    setBit(dev->sysctrl, LEN_SYS_CTRL, WAIT4RESP_BIT, val);
}

void dwSuppressFrameCheck(dwDeviceTypes_t *dev, bool val)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	460b      	mov	r3, r1
 8002ae0:	70fb      	strb	r3, [r7, #3]
    dev->frameCheck = !val;
 8002ae2:	78fb      	ldrb	r3, [r7, #3]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	bf14      	ite	ne
 8002ae8:	2301      	movne	r3, #1
 8002aea:	2300      	moveq	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f083 0301 	eor.w	r3, r3, #1
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr

08002b0a <dwUseSmartPower>:

void dwUseSmartPower(dwDeviceTypes_t *dev, bool smartPower)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b082      	sub	sp, #8
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
 8002b12:	460b      	mov	r3, r1
 8002b14:	70fb      	strb	r3, [r7, #3]
    dev->smartPower = smartPower;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	78fa      	ldrb	r2, [r7, #3]
 8002b1a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_STXP_BIT, !smartPower);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f103 000d 	add.w	r0, r3, #13
 8002b24:	78fb      	ldrb	r3, [r7, #3]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	bf14      	ite	ne
 8002b2a:	2301      	movne	r3, #1
 8002b2c:	2300      	moveq	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	f083 0301 	eor.w	r3, r3, #1
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2212      	movs	r2, #18
 8002b3e:	2104      	movs	r1, #4
 8002b40:	f7ff fa37 	bl	8001fb2 <setBit>
}
 8002b44:	bf00      	nop
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <dwSetDataRate>:
    delayBytes[1] &= 0xFE;
    dwSpiWrite(dev, DX_TIME, NO_SUB, delayBytes, LEN_DX_TIME);
}

void dwSetDataRate(dwDeviceTypes_t *dev, uint8_t rate)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	70fb      	strb	r3, [r7, #3]
    rate &= 0x03;
 8002b58:	78fb      	ldrb	r3, [r7, #3]
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[1] &= 0x83;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	7fdb      	ldrb	r3, [r3, #31]
 8002b64:	f023 037c 	bic.w	r3, r3, #124	; 0x7c
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((rate << 5) & 0xFF);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7fda      	ldrb	r2, [r3, #31]
 8002b72:	78fb      	ldrb	r3, [r7, #3]
 8002b74:	015b      	lsls	r3, r3, #5
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	77da      	strb	r2, [r3, #31]
    // special 110kbps flag
    if (rate == TRX_RATE_110KBPS)
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d108      	bne.n	8002b98 <dwSetDataRate+0x4c>
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, true);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f103 000d 	add.w	r0, r3, #13
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	2216      	movs	r2, #22
 8002b90:	2104      	movs	r1, #4
 8002b92:	f7ff fa0e 	bl	8001fb2 <setBit>
 8002b96:	e007      	b.n	8002ba8 <dwSetDataRate+0x5c>
    }
    else
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, false);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f103 000d 	add.w	r0, r3, #13
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	2216      	movs	r2, #22
 8002ba2:	2104      	movs	r1, #4
 8002ba4:	f7ff fa05 	bl	8001fb2 <setBit>
    }
    // SFD mode and type (non-configurable, as in Table )
    if (rate == TRX_RATE_6800KBPS)
 8002ba8:	78fb      	ldrb	r3, [r7, #3]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d118      	bne.n	8002be0 <dwSetDataRate+0x94>
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, false);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f103 0015 	add.w	r0, r3, #21
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	2211      	movs	r2, #17
 8002bb8:	2104      	movs	r1, #4
 8002bba:	f7ff f9fa 	bl	8001fb2 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, false);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f103 0015 	add.w	r0, r3, #21
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	2214      	movs	r2, #20
 8002bc8:	2104      	movs	r1, #4
 8002bca:	f7ff f9f2 	bl	8001fb2 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, false);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f103 0015 	add.w	r0, r3, #21
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	2215      	movs	r2, #21
 8002bd8:	2104      	movs	r1, #4
 8002bda:	f7ff f9ea 	bl	8001fb2 <setBit>
 8002bde:	e017      	b.n	8002c10 <dwSetDataRate+0xc4>
    }
    else
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, true);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f103 0015 	add.w	r0, r3, #21
 8002be6:	2301      	movs	r3, #1
 8002be8:	2211      	movs	r2, #17
 8002bea:	2104      	movs	r1, #4
 8002bec:	f7ff f9e1 	bl	8001fb2 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, true);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f103 0015 	add.w	r0, r3, #21
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	2214      	movs	r2, #20
 8002bfa:	2104      	movs	r1, #4
 8002bfc:	f7ff f9d9 	bl	8001fb2 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, true);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f103 0015 	add.w	r0, r3, #21
 8002c06:	2301      	movs	r3, #1
 8002c08:	2215      	movs	r2, #21
 8002c0a:	2104      	movs	r1, #4
 8002c0c:	f7ff f9d1 	bl	8001fb2 <setBit>
    }
    uint8_t sfdLength;
    if (rate == TRX_RATE_6800KBPS)
 8002c10:	78fb      	ldrb	r3, [r7, #3]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d102      	bne.n	8002c1c <dwSetDataRate+0xd0>
    {
        sfdLength = 0x08;
 8002c16:	2308      	movs	r3, #8
 8002c18:	73fb      	strb	r3, [r7, #15]
 8002c1a:	e007      	b.n	8002c2c <dwSetDataRate+0xe0>
    }
    else if (rate == TRX_RATE_850KBPS)
 8002c1c:	78fb      	ldrb	r3, [r7, #3]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d102      	bne.n	8002c28 <dwSetDataRate+0xdc>
    {
        sfdLength = 0x10;
 8002c22:	2310      	movs	r3, #16
 8002c24:	73fb      	strb	r3, [r7, #15]
 8002c26:	e001      	b.n	8002c2c <dwSetDataRate+0xe0>
    }
    else
    {
        sfdLength = 0x40;
 8002c28:	2340      	movs	r3, #64	; 0x40
 8002c2a:	73fb      	strb	r3, [r7, #15]
    }
    dwSpiWrite(dev, USR_SFD, SFD_LENGTH_SUB, &sfdLength, LEN_SFD_LENGTH);
 8002c2c:	f107 030f 	add.w	r3, r7, #15
 8002c30:	2201      	movs	r2, #1
 8002c32:	9200      	str	r2, [sp, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	2121      	movs	r1, #33	; 0x21
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f001 fc19 	bl	8004470 <dwSpiWrite>
    dev->dataRate = rate;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	78fa      	ldrb	r2, [r7, #3]
 8002c42:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8002c46:	bf00      	nop
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <dwSetPulseFrequency>:

void dwSetPulseFrequency(dwDeviceTypes_t *dev, uint8_t freq)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	70fb      	strb	r3, [r7, #3]
    freq &= 0x03;
 8002c5a:	78fb      	ldrb	r3, [r7, #3]
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xFC;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c68:	f023 0303 	bic.w	r3, r3, #3
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)(freq & 0xFF);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002c7a:	78fb      	ldrb	r3, [r7, #3]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f883 2020 	strb.w	r2, [r3, #32]
    dev->chanctrl[2] &= 0xF3;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	7ddb      	ldrb	r3, [r3, #23]
 8002c8a:	f023 030c 	bic.w	r3, r3, #12
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= (uint8_t)((freq << 2) & 0xFF);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	7dda      	ldrb	r2, [r3, #23]
 8002c98:	78fb      	ldrb	r3, [r7, #3]
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	75da      	strb	r2, [r3, #23]
    dev->pulseFrequency = freq;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr

08002cb8 <dwSetPreambleLength>:
{
    return dev->pulseFrequency;
}

void dwSetPreambleLength(dwDeviceTypes_t *dev, uint8_t prealen)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	70fb      	strb	r3, [r7, #3]
    prealen &= 0x0F;
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xC3;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cd2:	f023 033c 	bic.w	r3, r3, #60	; 0x3c
 8002cd6:	b2da      	uxtb	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)((prealen << 2) & 0xFF);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002ce4:	78fb      	ldrb	r3, [r7, #3]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	4313      	orrs	r3, r2
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f883 2020 	strb.w	r2, [r3, #32]
    if (prealen == TX_PREAMBLE_LEN_64 || prealen == TX_PREAMBLE_LEN_128)
 8002cf4:	78fb      	ldrb	r3, [r7, #3]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d002      	beq.n	8002d00 <dwSetPreambleLength+0x48>
 8002cfa:	78fb      	ldrb	r3, [r7, #3]
 8002cfc:	2b05      	cmp	r3, #5
 8002cfe:	d104      	bne.n	8002d0a <dwSetPreambleLength+0x52>
    {
        dev->pacSize = PAC_SIZE_8;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2208      	movs	r2, #8
 8002d04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002d08:	e016      	b.n	8002d38 <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_256 || prealen == TX_PREAMBLE_LEN_512)
 8002d0a:	78fb      	ldrb	r3, [r7, #3]
 8002d0c:	2b09      	cmp	r3, #9
 8002d0e:	d002      	beq.n	8002d16 <dwSetPreambleLength+0x5e>
 8002d10:	78fb      	ldrb	r3, [r7, #3]
 8002d12:	2b0d      	cmp	r3, #13
 8002d14:	d104      	bne.n	8002d20 <dwSetPreambleLength+0x68>
    {
        dev->pacSize = PAC_SIZE_16;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2210      	movs	r2, #16
 8002d1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002d1e:	e00b      	b.n	8002d38 <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_1024)
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d104      	bne.n	8002d30 <dwSetPreambleLength+0x78>
    {
        dev->pacSize = PAC_SIZE_32;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2220      	movs	r2, #32
 8002d2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002d2e:	e003      	b.n	8002d38 <dwSetPreambleLength+0x80>
    }
    else
    {
        dev->pacSize = PAC_SIZE_64;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2240      	movs	r2, #64	; 0x40
 8002d34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    dev->preambleLength = prealen;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	78fa      	ldrb	r2, [r7, #3]
 8002d3c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr

08002d4a <dwUseExtendedFrameLength>:

void dwUseExtendedFrameLength(dwDeviceTypes_t *dev, bool val)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	460b      	mov	r3, r1
 8002d54:	70fb      	strb	r3, [r7, #3]
    dev->extendedFrameLength = (val ? FRAME_LENGTH_EXTENDED : FRAME_LENGTH_NORMAL);
 8002d56:	78fb      	ldrb	r3, [r7, #3]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <dwUseExtendedFrameLength+0x16>
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	e000      	b.n	8002d62 <dwUseExtendedFrameLength+0x18>
 8002d60:	2200      	movs	r2, #0
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    dev->syscfg[2] &= 0xFC;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	7bdb      	ldrb	r3, [r3, #15]
 8002d6c:	f023 0303 	bic.w	r3, r3, #3
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	73da      	strb	r2, [r3, #15]
    dev->syscfg[2] |= dev->extendedFrameLength;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	7bda      	ldrb	r2, [r3, #15]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002d80:	4313      	orrs	r3, r2
 8002d82:	b2da      	uxtb	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	73da      	strb	r2, [r3, #15]
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr

08002d92 <dwSetChannel>:
{
    dev->permanentReceive = val;
}

void dwSetChannel(dwDeviceTypes_t *dev, uint8_t channel)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	70fb      	strb	r3, [r7, #3]
    channel &= 0xF;
 8002d9e:	78fb      	ldrb	r3, [r7, #3]
 8002da0:	f003 030f 	and.w	r3, r3, #15
 8002da4:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[0] = ((channel | (channel << 4)) & 0xFF);
 8002da6:	78fb      	ldrb	r3, [r7, #3]
 8002da8:	011b      	lsls	r3, r3, #4
 8002daa:	b25a      	sxtb	r2, r3
 8002dac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	b25b      	sxtb	r3, r3
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	755a      	strb	r2, [r3, #21]
    dev->channel = channel;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	78fa      	ldrb	r2, [r7, #3]
 8002dbe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr

08002dcc <dwSetPreambleCode>:

void dwSetPreambleCode(dwDeviceTypes_t *dev, uint8_t preacode)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	70fb      	strb	r3, [r7, #3]
    preacode &= 0x1F;
 8002dd8:	78fb      	ldrb	r3, [r7, #3]
 8002dda:	f003 031f 	and.w	r3, r3, #31
 8002dde:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[2] &= 0x3F;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	7ddb      	ldrb	r3, [r3, #23]
 8002de4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= ((preacode << 6) & 0xFF);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	7ddb      	ldrb	r3, [r3, #23]
 8002df2:	b25a      	sxtb	r2, r3
 8002df4:	78fb      	ldrb	r3, [r7, #3]
 8002df6:	019b      	lsls	r3, r3, #6
 8002df8:	b25b      	sxtb	r3, r3
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	b25b      	sxtb	r3, r3
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[3] = 0x00;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	761a      	strb	r2, [r3, #24]
    dev->chanctrl[3] = ((((preacode >> 2) & 0x07) | (preacode << 3)) & 0xFF);
 8002e0a:	78fb      	ldrb	r3, [r7, #3]
 8002e0c:	089b      	lsrs	r3, r3, #2
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	b25b      	sxtb	r3, r3
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	b25a      	sxtb	r2, r3
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	b25b      	sxtb	r3, r3
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	b25b      	sxtb	r3, r3
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	761a      	strb	r2, [r3, #24]
    dev->preambleCode = preacode;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	78fa      	ldrb	r2, [r7, #3]
 8002e2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr

08002e3a <dwSetDefaults>:

void dwSetDefaults(dwDeviceTypes_t *dev)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b082      	sub	sp, #8
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
    if (dev->deviceMode == TX_MODE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	7a1b      	ldrb	r3, [r3, #8]
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d03e      	beq.n	8002ec8 <dwSetDefaults+0x8e>
    {
    }
    else if (dev->deviceMode == RX_MODE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	7a1b      	ldrb	r3, [r3, #8]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d03a      	beq.n	8002ec8 <dwSetDefaults+0x8e>
    {
    }
    else if (dev->deviceMode == IDLE_MODE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	7a1b      	ldrb	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d136      	bne.n	8002ec8 <dwSetDefaults+0x8e>
    {
        dwUseExtendedFrameLength(dev, false);
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f7ff ff74 	bl	8002d4a <dwUseExtendedFrameLength>
        dwUseSmartPower(dev, true);
 8002e62:	2101      	movs	r1, #1
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7ff fe50 	bl	8002b0a <dwUseSmartPower>
        dwSuppressFrameCheck(dev, false);
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f7ff fe32 	bl	8002ad6 <dwSuppressFrameCheck>
        // for global frame filtering
        dwSetFrameFilter(dev, false);
 8002e72:	2100      	movs	r1, #0
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff fbf1 	bl	800265c <dwSetFrameFilter>
        // for data frame (poll, poll_ack, range, range report, range failed) filtering
        dwSetFrameFilterAllowData(dev, false);
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff fbff 	bl	8002680 <dwSetFrameFilterAllowData>
        // for reserved (blink) frame filtering
        dwSetFrameFilterAllowReserved(dev, false);
 8002e82:	2100      	movs	r1, #0
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7ff fc0d 	bl	80026a4 <dwSetFrameFilterAllowReserved>
        // setFrameFilterAllowMAC(true);
        // setFrameFilterAllowBeacon(true);
        // setFrameFilterAllowAcknowledgement(true);
        dwInterruptOnSent(dev, true);
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f7ff fc5c 	bl	800274a <dwInterruptOnSent>
        dwInterruptOnReceived(dev, true);
 8002e92:	2101      	movs	r1, #1
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f7ff fc6a 	bl	800276e <dwInterruptOnReceived>
        dwInterruptOnReceiveTimeout(dev, true);
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff fcba 	bl	8002816 <dwInterruptOnReceiveTimeout>
        dwInterruptOnReceiveFailed(dev, false);
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f7ff fc7c 	bl	80027a2 <dwInterruptOnReceiveFailed>
        dwInterruptOnReceiveTimestampAvailable(dev, false);
 8002eaa:	2100      	movs	r1, #0
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f7ff fccc 	bl	800284a <dwInterruptOnReceiveTimestampAvailable>
        dwInterruptOnAutomaticAcknowledgeTrigger(dev, false);
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff fcda 	bl	800286e <dwInterruptOnAutomaticAcknowledgeTrigger>
        dwSetReceiverAutoReenable(dev, true);
 8002eba:	2101      	movs	r1, #1
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7ff fc32 	bl	8002726 <dwSetReceiverAutoReenable>
        // default mode when powering up the chip
        // still explicitly selected for later tuning
        dwSetMode(dev);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 fb8a 	bl	80035dc <dwSetMode>
    }
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <dwSetData>:

void dwSetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af02      	add	r7, sp, #8
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
    if (dev->frameCheck)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d002      	beq.n	8002eec <dwSetData+0x1c>
    {
        n += 2; // two bytes CRC-16
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	3302      	adds	r3, #2
 8002eea:	607b      	str	r3, [r7, #4]
    }
    if (n > LEN_EXT_UWB_FRAMES)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef2:	d229      	bcs.n	8002f48 <dwSetData+0x78>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    if (n > LEN_UWB_FRAMES && !dev->extendedFrameLength)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b7f      	cmp	r3, #127	; 0x7f
 8002ef8:	d904      	bls.n	8002f04 <dwSetData+0x34>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d023      	beq.n	8002f4c <dwSetData+0x7c>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    // transmit data and length
    dwSpiWrite(dev, TX_BUFFER, NO_SUB, data, n);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2109      	movs	r1, #9
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f001 faae 	bl	8004470 <dwSpiWrite>
    dev->txfctrl[0] = (uint8_t)(n & 0xFF); // 1 byte (regular length + 1 bit)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	779a      	strb	r2, [r3, #30]
    dev->txfctrl[1] &= 0xE0;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	7fdb      	ldrb	r3, [r3, #31]
 8002f20:	f023 031f 	bic.w	r3, r3, #31
 8002f24:	b2da      	uxtb	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((n >> 8) & 0x03); // 2 added bits if extended length
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	7fdb      	ldrb	r3, [r3, #31]
 8002f2e:	b25a      	sxtb	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	0a1b      	lsrs	r3, r3, #8
 8002f34:	b25b      	sxtb	r3, r3
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	b25b      	sxtb	r3, r3
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	b25b      	sxtb	r3, r3
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	77da      	strb	r2, [r3, #31]
 8002f46:	e002      	b.n	8002f4e <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8002f48:	bf00      	nop
 8002f4a:	e000      	b.n	8002f4e <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8002f4c:	bf00      	nop
}
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <dwGetDataLength>:

unsigned int dwGetDataLength(dwDeviceTypes_t *dev)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	6078      	str	r0, [r7, #4]
    unsigned int len = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60fb      	str	r3, [r7, #12]
    if (dev->deviceMode == TX_MODE)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	7a1b      	ldrb	r3, [r3, #8]
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d109      	bne.n	8002f7c <dwGetDataLength+0x28>
    {
        // 10 bits of TX frame control register
        len = ((((unsigned int)dev->txfctrl[1] << 8) | (unsigned int)dev->txfctrl[0]) & 0x03FF);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	7fdb      	ldrb	r3, [r3, #31]
 8002f6c:	021b      	lsls	r3, r3, #8
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	7f92      	ldrb	r2, [r2, #30]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	e013      	b.n	8002fa4 <dwGetDataLength+0x50>
    }
    else if (dev->deviceMode == RX_MODE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	7a1b      	ldrb	r3, [r3, #8]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d10f      	bne.n	8002fa4 <dwGetDataLength+0x50>
    {
        // 10 bits of RX frame control register
        uint8_t rxFrameInfo[LEN_RX_FINFO];
        dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8002f84:	f107 0308 	add.w	r3, r7, #8
 8002f88:	2204      	movs	r2, #4
 8002f8a:	9200      	str	r2, [sp, #0]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	2110      	movs	r1, #16
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f001 fa05 	bl	80043a0 <dwSpiRead>
        len = ((((unsigned int)rxFrameInfo[1] << 8) | (unsigned int)rxFrameInfo[0]) & 0x03FF);
 8002f96:	7a7b      	ldrb	r3, [r7, #9]
 8002f98:	021b      	lsls	r3, r3, #8
 8002f9a:	7a3a      	ldrb	r2, [r7, #8]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fa2:	60fb      	str	r3, [r7, #12]
    }
    if (dev->frameCheck && len > 2)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <dwGetDataLength+0x66>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d902      	bls.n	8002fba <dwGetDataLength+0x66>
    {
        return len - 2;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	3b02      	subs	r3, #2
 8002fb8:	e000      	b.n	8002fbc <dwGetDataLength+0x68>
    }
    return len;
 8002fba:	68fb      	ldr	r3, [r7, #12]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <dwGetData>:

void dwGetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
    if (n <= 0)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d008      	beq.n	8002fe8 <dwGetData+0x24>
    {
        return;
    }
    dwSpiRead(dev, RX_BUFFER, NO_SUB, data, n);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2111      	movs	r1, #17
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f001 f9dd 	bl	80043a0 <dwSpiRead>
 8002fe6:	e000      	b.n	8002fea <dwGetData+0x26>
        return;
 8002fe8:	bf00      	nop
}
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <dwGetTransmitTimestamp>:

void dwGetTransmitTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af02      	add	r7, sp, #8
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
    dwSpiRead(dev, TX_TIME, TX_STAMP_SUB, time->timeRaw, LEN_TX_STAMP);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2205      	movs	r2, #5
 8002ffe:	9200      	str	r2, [sp, #0]
 8003000:	2200      	movs	r2, #0
 8003002:	2117      	movs	r1, #23
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f001 f9cb 	bl	80043a0 <dwSpiRead>
}
 800300a:	bf00      	nop
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <dwGetReceiveTimestamp>:

void dwGetReceiveTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af02      	add	r7, sp, #8
 8003018:	6078      	str	r0, [r7, #4]
 800301a:	6039      	str	r1, [r7, #0]
    time->timeFull = 0;
 800301c:	6839      	ldr	r1, [r7, #0]
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	f04f 0300 	mov.w	r3, #0
 8003026:	e9c1 2300 	strd	r2, r3, [r1]
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	2205      	movs	r2, #5
 800302e:	9200      	str	r2, [sp, #0]
 8003030:	2200      	movs	r2, #0
 8003032:	2115      	movs	r1, #21
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f001 f9b3 	bl	80043a0 <dwSpiRead>
    // correct timestamp (i.e. consider range bias)
    dwCorrectTimestamp(dev, time);
 800303a:	6839      	ldr	r1, [r7, #0]
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 f805 	bl	800304c <dwCorrectTimestamp>
}
 8003042:	bf00      	nop
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <dwCorrectTimestamp>:
    time->timeFull = 0;
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
}

void dwCorrectTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *timestamp)
{
 800304c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003050:	b08a      	sub	sp, #40	; 0x28
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
 8003056:	6039      	str	r1, [r7, #0]
    // base line dBm, which is -61, 2 dBm steps, total 18 data points (down to -95 dBm)
    float rxPowerBase = -(dwGetReceivePower(dev) + 61.0f) * 0.5f;
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 fa97 	bl	800358c <dwGetReceivePower>
 800305e:	4603      	mov	r3, r0
 8003060:	4997      	ldr	r1, [pc, #604]	; (80032c0 <dwCorrectTimestamp+0x274>)
 8003062:	4618      	mov	r0, r3
 8003064:	f7fd fd86 	bl	8000b74 <__addsf3>
 8003068:	4603      	mov	r3, r0
 800306a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800306e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003072:	4618      	mov	r0, r3
 8003074:	f7fd fe86 	bl	8000d84 <__aeabi_fmul>
 8003078:	4603      	mov	r3, r0
 800307a:	617b      	str	r3, [r7, #20]

    if (!isfinite(rxPowerBase))
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8003082:	4990      	ldr	r1, [pc, #576]	; (80032c4 <dwCorrectTimestamp+0x278>)
 8003084:	4630      	mov	r0, r6
 8003086:	f7fe f843 	bl	8001110 <__aeabi_fcmpun>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	f040 8111 	bne.w	80032b4 <dwCorrectTimestamp+0x268>
 8003092:	498c      	ldr	r1, [pc, #560]	; (80032c4 <dwCorrectTimestamp+0x278>)
 8003094:	4630      	mov	r0, r6
 8003096:	f7fe f831 	bl	80010fc <__aeabi_fcmpgt>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	f040 8109 	bne.w	80032b4 <dwCorrectTimestamp+0x268>
    {
        return;
    }
    int rxPowerBaseLow = (int)rxPowerBase;
 80030a2:	6978      	ldr	r0, [r7, #20]
 80030a4:	f7fe f84a 	bl	800113c <__aeabi_f2iz>
 80030a8:	4603      	mov	r3, r0
 80030aa:	627b      	str	r3, [r7, #36]	; 0x24
    int rxPowerBaseHigh = rxPowerBaseLow + 1;
 80030ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ae:	3301      	adds	r3, #1
 80030b0:	623b      	str	r3, [r7, #32]
    if (rxPowerBaseLow <= 0)
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	dc04      	bgt.n	80030c2 <dwCorrectTimestamp+0x76>
    {
        rxPowerBaseLow = 0;
 80030b8:	2300      	movs	r3, #0
 80030ba:	627b      	str	r3, [r7, #36]	; 0x24
        rxPowerBaseHigh = 0;
 80030bc:	2300      	movs	r3, #0
 80030be:	623b      	str	r3, [r7, #32]
 80030c0:	e006      	b.n	80030d0 <dwCorrectTimestamp+0x84>
    }
    else if (rxPowerBaseHigh >= 17)
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	2b10      	cmp	r3, #16
 80030c6:	dd03      	ble.n	80030d0 <dwCorrectTimestamp+0x84>
    {
        rxPowerBaseLow = 17;
 80030c8:	2311      	movs	r3, #17
 80030ca:	627b      	str	r3, [r7, #36]	; 0x24
        rxPowerBaseHigh = 17;
 80030cc:	2311      	movs	r3, #17
 80030ce:	623b      	str	r3, [r7, #32]
    }
    // select range low/high values from corresponding table
    int rangeBiasHigh = 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	61fb      	str	r3, [r7, #28]
    int rangeBiasLow = 0;
 80030d4:	2300      	movs	r3, #0
 80030d6:	61bb      	str	r3, [r7, #24]
    if (dev->channel == CHANNEL_4 || dev->channel == CHANNEL_7)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d004      	beq.n	80030ec <dwCorrectTimestamp+0xa0>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80030e8:	2b07      	cmp	r3, #7
 80030ea:	d157      	bne.n	800319c <dwCorrectTimestamp+0x150>
    {
        // 900 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d126      	bne.n	8003144 <dwCorrectTimestamp+0xf8>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseHigh] : BIAS_900_16[rxPowerBaseHigh]);
 80030f6:	2307      	movs	r3, #7
 80030f8:	461a      	mov	r2, r3
 80030fa:	6a3b      	ldr	r3, [r7, #32]
 80030fc:	4293      	cmp	r3, r2
 80030fe:	da05      	bge.n	800310c <dwCorrectTimestamp+0xc0>
 8003100:	4a71      	ldr	r2, [pc, #452]	; (80032c8 <dwCorrectTimestamp+0x27c>)
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	4413      	add	r3, r2
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	425b      	negs	r3, r3
 800310a:	e003      	b.n	8003114 <dwCorrectTimestamp+0xc8>
 800310c:	4a6e      	ldr	r2, [pc, #440]	; (80032c8 <dwCorrectTimestamp+0x27c>)
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	4413      	add	r3, r2
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseLow] : BIAS_900_16[rxPowerBaseLow]);
 800311c:	2307      	movs	r3, #7
 800311e:	461a      	mov	r2, r3
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	4293      	cmp	r3, r2
 8003124:	da05      	bge.n	8003132 <dwCorrectTimestamp+0xe6>
 8003126:	4a68      	ldr	r2, [pc, #416]	; (80032c8 <dwCorrectTimestamp+0x27c>)
 8003128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312a:	4413      	add	r3, r2
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	425b      	negs	r3, r3
 8003130:	e003      	b.n	800313a <dwCorrectTimestamp+0xee>
 8003132:	4a65      	ldr	r2, [pc, #404]	; (80032c8 <dwCorrectTimestamp+0x27c>)
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	4413      	add	r3, r2
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003142:	e077      	b.n	8003234 <dwCorrectTimestamp+0x1e8>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800314a:	2b02      	cmp	r3, #2
 800314c:	d172      	bne.n	8003234 <dwCorrectTimestamp+0x1e8>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseHigh] : BIAS_900_64[rxPowerBaseHigh]);
 800314e:	2307      	movs	r3, #7
 8003150:	461a      	mov	r2, r3
 8003152:	6a3b      	ldr	r3, [r7, #32]
 8003154:	4293      	cmp	r3, r2
 8003156:	da05      	bge.n	8003164 <dwCorrectTimestamp+0x118>
 8003158:	4a5c      	ldr	r2, [pc, #368]	; (80032cc <dwCorrectTimestamp+0x280>)
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	4413      	add	r3, r2
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	425b      	negs	r3, r3
 8003162:	e003      	b.n	800316c <dwCorrectTimestamp+0x120>
 8003164:	4a59      	ldr	r2, [pc, #356]	; (80032cc <dwCorrectTimestamp+0x280>)
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	4413      	add	r3, r2
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseLow] : BIAS_900_64[rxPowerBaseLow]);
 8003174:	2307      	movs	r3, #7
 8003176:	461a      	mov	r2, r3
 8003178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317a:	4293      	cmp	r3, r2
 800317c:	da05      	bge.n	800318a <dwCorrectTimestamp+0x13e>
 800317e:	4a53      	ldr	r2, [pc, #332]	; (80032cc <dwCorrectTimestamp+0x280>)
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	4413      	add	r3, r2
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	425b      	negs	r3, r3
 8003188:	e003      	b.n	8003192 <dwCorrectTimestamp+0x146>
 800318a:	4a50      	ldr	r2, [pc, #320]	; (80032cc <dwCorrectTimestamp+0x280>)
 800318c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318e:	4413      	add	r3, r2
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800319a:	e04b      	b.n	8003234 <dwCorrectTimestamp+0x1e8>
        }
    }
    else
    {
        // 500 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d120      	bne.n	80031e8 <dwCorrectTimestamp+0x19c>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseHigh] : BIAS_500_16[rxPowerBaseHigh]);
 80031a6:	230a      	movs	r3, #10
 80031a8:	461a      	mov	r2, r3
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	4293      	cmp	r3, r2
 80031ae:	da05      	bge.n	80031bc <dwCorrectTimestamp+0x170>
 80031b0:	4a47      	ldr	r2, [pc, #284]	; (80032d0 <dwCorrectTimestamp+0x284>)
 80031b2:	6a3b      	ldr	r3, [r7, #32]
 80031b4:	4413      	add	r3, r2
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	425b      	negs	r3, r3
 80031ba:	e003      	b.n	80031c4 <dwCorrectTimestamp+0x178>
 80031bc:	4a44      	ldr	r2, [pc, #272]	; (80032d0 <dwCorrectTimestamp+0x284>)
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	4413      	add	r3, r2
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseLow] : BIAS_500_16[rxPowerBaseLow]);
 80031c6:	230a      	movs	r3, #10
 80031c8:	461a      	mov	r2, r3
 80031ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031cc:	4293      	cmp	r3, r2
 80031ce:	da05      	bge.n	80031dc <dwCorrectTimestamp+0x190>
 80031d0:	4a3f      	ldr	r2, [pc, #252]	; (80032d0 <dwCorrectTimestamp+0x284>)
 80031d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d4:	4413      	add	r3, r2
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	425b      	negs	r3, r3
 80031da:	e003      	b.n	80031e4 <dwCorrectTimestamp+0x198>
 80031dc:	4a3c      	ldr	r2, [pc, #240]	; (80032d0 <dwCorrectTimestamp+0x284>)
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	4413      	add	r3, r2
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e026      	b.n	8003236 <dwCorrectTimestamp+0x1ea>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d121      	bne.n	8003236 <dwCorrectTimestamp+0x1ea>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseHigh] : BIAS_500_64[rxPowerBaseHigh]);
 80031f2:	2308      	movs	r3, #8
 80031f4:	461a      	mov	r2, r3
 80031f6:	6a3b      	ldr	r3, [r7, #32]
 80031f8:	4293      	cmp	r3, r2
 80031fa:	da05      	bge.n	8003208 <dwCorrectTimestamp+0x1bc>
 80031fc:	4a35      	ldr	r2, [pc, #212]	; (80032d4 <dwCorrectTimestamp+0x288>)
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	4413      	add	r3, r2
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	425b      	negs	r3, r3
 8003206:	e003      	b.n	8003210 <dwCorrectTimestamp+0x1c4>
 8003208:	4a32      	ldr	r2, [pc, #200]	; (80032d4 <dwCorrectTimestamp+0x288>)
 800320a:	6a3b      	ldr	r3, [r7, #32]
 800320c:	4413      	add	r3, r2
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseLow] : BIAS_500_64[rxPowerBaseLow]);
 8003212:	2308      	movs	r3, #8
 8003214:	461a      	mov	r2, r3
 8003216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003218:	4293      	cmp	r3, r2
 800321a:	da05      	bge.n	8003228 <dwCorrectTimestamp+0x1dc>
 800321c:	4a2d      	ldr	r2, [pc, #180]	; (80032d4 <dwCorrectTimestamp+0x288>)
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	4413      	add	r3, r2
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	425b      	negs	r3, r3
 8003226:	e003      	b.n	8003230 <dwCorrectTimestamp+0x1e4>
 8003228:	4a2a      	ldr	r2, [pc, #168]	; (80032d4 <dwCorrectTimestamp+0x288>)
 800322a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322c:	4413      	add	r3, r2
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	61bb      	str	r3, [r7, #24]
 8003232:	e000      	b.n	8003236 <dwCorrectTimestamp+0x1ea>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003234:	bf00      	nop
        {
            // TODO proper error handling
        }
    }
    // linear interpolation of bias values
    float rangeBias = rangeBiasLow + (rxPowerBase - rxPowerBaseLow) * (rangeBiasHigh - rangeBiasLow);
 8003236:	69b8      	ldr	r0, [r7, #24]
 8003238:	f7fd fd50 	bl	8000cdc <__aeabi_i2f>
 800323c:	4606      	mov	r6, r0
 800323e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003240:	f7fd fd4c 	bl	8000cdc <__aeabi_i2f>
 8003244:	4603      	mov	r3, r0
 8003246:	4619      	mov	r1, r3
 8003248:	6978      	ldr	r0, [r7, #20]
 800324a:	f7fd fc91 	bl	8000b70 <__aeabi_fsub>
 800324e:	4603      	mov	r3, r0
 8003250:	469a      	mov	sl, r3
 8003252:	69fa      	ldr	r2, [r7, #28]
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	4618      	mov	r0, r3
 800325a:	f7fd fd3f 	bl	8000cdc <__aeabi_i2f>
 800325e:	4603      	mov	r3, r0
 8003260:	4619      	mov	r1, r3
 8003262:	4650      	mov	r0, sl
 8003264:	f7fd fd8e 	bl	8000d84 <__aeabi_fmul>
 8003268:	4603      	mov	r3, r0
 800326a:	4619      	mov	r1, r3
 800326c:	4630      	mov	r0, r6
 800326e:	f7fd fc81 	bl	8000b74 <__addsf3>
 8003272:	4603      	mov	r3, r0
 8003274:	613b      	str	r3, [r7, #16]
    // range bias [mm] to timestamp modification value conversion
    dwTimestamp_t adjustmentTime;
    adjustmentTime.timeFull = (int)(rangeBias * DISTANCE_OF_RADIO_INV * 0.001f);
 8003276:	4918      	ldr	r1, [pc, #96]	; (80032d8 <dwCorrectTimestamp+0x28c>)
 8003278:	6938      	ldr	r0, [r7, #16]
 800327a:	f7fd fd83 	bl	8000d84 <__aeabi_fmul>
 800327e:	4603      	mov	r3, r0
 8003280:	4916      	ldr	r1, [pc, #88]	; (80032dc <dwCorrectTimestamp+0x290>)
 8003282:	4618      	mov	r0, r3
 8003284:	f7fd fd7e 	bl	8000d84 <__aeabi_fmul>
 8003288:	4603      	mov	r3, r0
 800328a:	4618      	mov	r0, r3
 800328c:	f7fd ff56 	bl	800113c <__aeabi_f2iz>
 8003290:	4603      	mov	r3, r0
 8003292:	17da      	asrs	r2, r3, #31
 8003294:	4698      	mov	r8, r3
 8003296:	4691      	mov	r9, r2
 8003298:	e9c7 8902 	strd	r8, r9, [r7, #8]
    // apply correction
    timestamp->timeFull -= adjustmentTime.timeFull;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032a6:	1a84      	subs	r4, r0, r2
 80032a8:	eb61 0503 	sbc.w	r5, r1, r3
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	e9c3 4500 	strd	r4, r5, [r3]
 80032b2:	e000      	b.n	80032b6 <dwCorrectTimestamp+0x26a>
        return;
 80032b4:	bf00      	nop
}
 80032b6:	3728      	adds	r7, #40	; 0x28
 80032b8:	46bd      	mov	sp, r7
 80032ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032be:	bf00      	nop
 80032c0:	42740000 	.word	0x42740000
 80032c4:	7f7fffff 	.word	0x7f7fffff
 80032c8:	0800bb70 	.word	0x0800bb70
 80032cc:	0800bb84 	.word	0x0800bb84
 80032d0:	0800bb48 	.word	0x0800bb48
 80032d4:	0800bb5c 	.word	0x0800bb5c
 80032d8:	435523b3 	.word	0x435523b3
 80032dc:	3a83126f 	.word	0x3a83126f

080032e0 <dwIsTransmitDone>:
{
    dwSpiRead(dev, SYS_TIME, NO_SUB, time->timeRaw, LEN_SYS_TIME);
}

bool dwIsTransmitDone(dwDeviceTypes_t *dev)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, TXFRS_BIT);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	3319      	adds	r3, #25
 80032ec:	2207      	movs	r2, #7
 80032ee:	2105      	movs	r1, #5
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fe fe9a 	bl	800202a <getBit>
 80032f6:	4603      	mov	r3, r0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <dwIsReceiveTimestampAvailable>:

bool dwIsReceiveTimestampAvailable(dwDeviceTypes_t *dev)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, LDEDONE_BIT);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3319      	adds	r3, #25
 800330c:	220a      	movs	r2, #10
 800330e:	2105      	movs	r1, #5
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe fe8a 	bl	800202a <getBit>
 8003316:	4603      	mov	r3, r0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <dwIsReceiveDone>:

bool dwIsReceiveDone(dwDeviceTypes_t *dev)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
    if (dev->frameCheck)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800332e:	2b00      	cmp	r3, #0
 8003330:	d008      	beq.n	8003344 <dwIsReceiveDone+0x24>
    {
        return getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCG_BIT);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	3319      	adds	r3, #25
 8003336:	220e      	movs	r2, #14
 8003338:	2105      	movs	r1, #5
 800333a:	4618      	mov	r0, r3
 800333c:	f7fe fe75 	bl	800202a <getBit>
 8003340:	4603      	mov	r3, r0
 8003342:	e007      	b.n	8003354 <dwIsReceiveDone+0x34>
    }
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXDFR_BIT);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3319      	adds	r3, #25
 8003348:	220d      	movs	r2, #13
 800334a:	2105      	movs	r1, #5
 800334c:	4618      	mov	r0, r3
 800334e:	f7fe fe6c 	bl	800202a <getBit>
 8003352:	4603      	mov	r3, r0
}
 8003354:	4618      	mov	r0, r3
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <dwIsReceiveFailed>:

bool dwIsReceiveFailed(dwDeviceTypes_t *dev)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
    bool ldeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, LDEERR_BIT);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	3319      	adds	r3, #25
 8003368:	2212      	movs	r2, #18
 800336a:	2105      	movs	r1, #5
 800336c:	4618      	mov	r0, r3
 800336e:	f7fe fe5c 	bl	800202a <getBit>
 8003372:	4603      	mov	r3, r0
 8003374:	73fb      	strb	r3, [r7, #15]
    bool rxCRCErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCE_BIT);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3319      	adds	r3, #25
 800337a:	220f      	movs	r2, #15
 800337c:	2105      	movs	r1, #5
 800337e:	4618      	mov	r0, r3
 8003380:	f7fe fe53 	bl	800202a <getBit>
 8003384:	4603      	mov	r3, r0
 8003386:	73bb      	strb	r3, [r7, #14]
    bool rxHeaderErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXPHE_BIT);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3319      	adds	r3, #25
 800338c:	220c      	movs	r2, #12
 800338e:	2105      	movs	r1, #5
 8003390:	4618      	mov	r0, r3
 8003392:	f7fe fe4a 	bl	800202a <getBit>
 8003396:	4603      	mov	r3, r0
 8003398:	737b      	strb	r3, [r7, #13]
    bool rxDecodeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFSL_BIT);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3319      	adds	r3, #25
 800339e:	2210      	movs	r2, #16
 80033a0:	2105      	movs	r1, #5
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fe fe41 	bl	800202a <getBit>
 80033a8:	4603      	mov	r3, r0
 80033aa:	733b      	strb	r3, [r7, #12]

    bool rxSfdto = getBit(dev->sysstatus, LEN_SYS_STATUS, RXSFDTO_BIT);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	3319      	adds	r3, #25
 80033b0:	221a      	movs	r2, #26
 80033b2:	2105      	movs	r1, #5
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fe fe38 	bl	800202a <getBit>
 80033ba:	4603      	mov	r3, r0
 80033bc:	72fb      	strb	r3, [r7, #11]
    bool affrej = getBit(dev->sysstatus, LEN_SYS_STATUS, AFFREJ_BIT);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3319      	adds	r3, #25
 80033c2:	221d      	movs	r2, #29
 80033c4:	2105      	movs	r1, #5
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fe fe2f 	bl	800202a <getBit>
 80033cc:	4603      	mov	r3, r0
 80033ce:	72bb      	strb	r3, [r7, #10]

    return (ldeErr || rxCRCErr || rxHeaderErr || rxDecodeErr || rxSfdto || affrej);
 80033d0:	7bfb      	ldrb	r3, [r7, #15]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10e      	bne.n	80033f4 <dwIsReceiveFailed+0x98>
 80033d6:	7bbb      	ldrb	r3, [r7, #14]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10b      	bne.n	80033f4 <dwIsReceiveFailed+0x98>
 80033dc:	7b7b      	ldrb	r3, [r7, #13]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d108      	bne.n	80033f4 <dwIsReceiveFailed+0x98>
 80033e2:	7b3b      	ldrb	r3, [r7, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d105      	bne.n	80033f4 <dwIsReceiveFailed+0x98>
 80033e8:	7afb      	ldrb	r3, [r7, #11]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d102      	bne.n	80033f4 <dwIsReceiveFailed+0x98>
 80033ee:	7abb      	ldrb	r3, [r7, #10]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <dwIsReceiveFailed+0x9c>
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <dwIsReceiveFailed+0x9e>
 80033f8:	2300      	movs	r3, #0
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	b2db      	uxtb	r3, r3
}
 8003400:	4618      	mov	r0, r3
 8003402:	3710      	adds	r7, #16
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <dwIsReceiveTimeout>:

bool dwIsReceiveTimeout(dwDeviceTypes_t *dev)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFTO_BIT);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	3319      	adds	r3, #25
 8003414:	2211      	movs	r2, #17
 8003416:	2105      	movs	r1, #5
 8003418:	4618      	mov	r0, r3
 800341a:	f7fe fe06 	bl	800202a <getBit>
 800341e:	4603      	mov	r3, r0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <dwClearReceiveTimestampAvailableStatus>:
    uint32_t reg = 0xffffffff;
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, &reg, LEN_SYS_STATUS);
}

void dwClearReceiveTimestampAvailableStatus(dwDeviceTypes_t *dev)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af02      	add	r7, sp, #8
 800342e:	6078      	str	r0, [r7, #4]
    uint8_t reg[LEN_SYS_STATUS] = {0};
 8003430:	2300      	movs	r3, #0
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	2300      	movs	r3, #0
 8003436:	733b      	strb	r3, [r7, #12]
    setBit(reg, LEN_SYS_STATUS, LDEDONE_BIT, true);
 8003438:	f107 0008 	add.w	r0, r7, #8
 800343c:	2301      	movs	r3, #1
 800343e:	220a      	movs	r2, #10
 8003440:	2105      	movs	r1, #5
 8003442:	f7fe fdb6 	bl	8001fb2 <setBit>
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, reg, LEN_SYS_STATUS);
 8003446:	f107 0308 	add.w	r3, r7, #8
 800344a:	2205      	movs	r2, #5
 800344c:	9200      	str	r2, [sp, #0]
 800344e:	2200      	movs	r2, #0
 8003450:	210f      	movs	r1, #15
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f001 f80c 	bl	8004470 <dwSpiWrite>
}
 8003458:	bf00      	nop
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <dwClearReceiveStatus>:

void dwClearReceiveStatus(dwDeviceTypes_t *dev)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
    // clear latched RX bits (i.e. write 1 to clear)
    uint32_t regData = SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_GOOD;
 8003468:	4b05      	ldr	r3, [pc, #20]	; (8003480 <dwClearReceiveStatus+0x20>)
 800346a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	210f      	movs	r1, #15
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f001 f856 	bl	8004524 <dwSpiWrite32>
}
 8003478:	bf00      	nop
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	2427ff00 	.word	0x2427ff00

08003484 <dwClearTransmitStatus>:

void dwClearTransmitStatus(dwDeviceTypes_t *dev)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
    // clear latched TX bits
    uint32_t regData = SYS_STATUS_ALL_TX;
 800348c:	23f8      	movs	r3, #248	; 0xf8
 800348e:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	210f      	movs	r1, #15
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f001 f844 	bl	8004524 <dwSpiWrite32>
}
 800349c:	bf00      	nop
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <spiReadRxInfo>:
    f2 = (unsigned int)fpAmpl2Bytes[0] | ((unsigned int)fpAmpl2Bytes[1] << 8);
    return (float)f2 / noise;
}

static float spiReadRxInfo(dwDeviceTypes_t *dev)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af02      	add	r7, sp, #8
 80034aa:	6078      	str	r0, [r7, #4]
    uint8_t rxFrameInfo[LEN_RX_FINFO];
    dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 80034ac:	f107 030c 	add.w	r3, r7, #12
 80034b0:	2204      	movs	r2, #4
 80034b2:	9200      	str	r2, [sp, #0]
 80034b4:	2200      	movs	r2, #0
 80034b6:	2110      	movs	r1, #16
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 ff71 	bl	80043a0 <dwSpiRead>
    return (float)((((unsigned int)rxFrameInfo[2] >> 4) & 0xFF) | ((unsigned int)rxFrameInfo[3] << 4));
 80034be:	7bbb      	ldrb	r3, [r7, #14]
 80034c0:	091b      	lsrs	r3, r3, #4
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
 80034c8:	011b      	lsls	r3, r3, #4
 80034ca:	4313      	orrs	r3, r2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd fc01 	bl	8000cd4 <__aeabi_ui2f>
 80034d2:	4603      	mov	r3, r0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <calculatePower>:

static float calculatePower(float base, float N, uint8_t pulseFrequency)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	4613      	mov	r3, r2
 80034e8:	71fb      	strb	r3, [r7, #7]
    float A, corrFac;

    if (TX_PULSE_FREQ_16MHZ == pulseFrequency)
 80034ea:	79fb      	ldrb	r3, [r7, #7]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d104      	bne.n	80034fa <calculatePower+0x1e>
    {
        A = 113.77f;
 80034f0:	4b1f      	ldr	r3, [pc, #124]	; (8003570 <calculatePower+0x94>)
 80034f2:	61fb      	str	r3, [r7, #28]
        corrFac = 2.3334f;
 80034f4:	4b1f      	ldr	r3, [pc, #124]	; (8003574 <calculatePower+0x98>)
 80034f6:	61bb      	str	r3, [r7, #24]
 80034f8:	e003      	b.n	8003502 <calculatePower+0x26>
    }
    else
    {
        A = 121.74f;
 80034fa:	4b1f      	ldr	r3, [pc, #124]	; (8003578 <calculatePower+0x9c>)
 80034fc:	61fb      	str	r3, [r7, #28]
        corrFac = 1.1667f;
 80034fe:	4b1f      	ldr	r3, [pc, #124]	; (800357c <calculatePower+0xa0>)
 8003500:	61bb      	str	r3, [r7, #24]
    }

    float estFpPwr = 10.0f * log10f(base / (N * N)) - A;
 8003502:	68b9      	ldr	r1, [r7, #8]
 8003504:	68b8      	ldr	r0, [r7, #8]
 8003506:	f7fd fc3d 	bl	8000d84 <__aeabi_fmul>
 800350a:	4603      	mov	r3, r0
 800350c:	4619      	mov	r1, r3
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f7fd fcec 	bl	8000eec <__aeabi_fdiv>
 8003514:	4603      	mov	r3, r0
 8003516:	4618      	mov	r0, r3
 8003518:	f008 f92a 	bl	800b770 <log10f>
 800351c:	4603      	mov	r3, r0
 800351e:	4918      	ldr	r1, [pc, #96]	; (8003580 <calculatePower+0xa4>)
 8003520:	4618      	mov	r0, r3
 8003522:	f7fd fc2f 	bl	8000d84 <__aeabi_fmul>
 8003526:	4603      	mov	r3, r0
 8003528:	69f9      	ldr	r1, [r7, #28]
 800352a:	4618      	mov	r0, r3
 800352c:	f7fd fb20 	bl	8000b70 <__aeabi_fsub>
 8003530:	4603      	mov	r3, r0
 8003532:	617b      	str	r3, [r7, #20]

    if (estFpPwr <= -88)
 8003534:	4913      	ldr	r1, [pc, #76]	; (8003584 <calculatePower+0xa8>)
 8003536:	6978      	ldr	r0, [r7, #20]
 8003538:	f7fd fdcc 	bl	80010d4 <__aeabi_fcmple>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <calculatePower+0x6a>
    {
        return estFpPwr;
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	e010      	b.n	8003568 <calculatePower+0x8c>
    }
    else
    {
        // approximation of Fig. 22 in user manual for dbm correction
        estFpPwr += (estFpPwr + 88) * corrFac;
 8003546:	4910      	ldr	r1, [pc, #64]	; (8003588 <calculatePower+0xac>)
 8003548:	6978      	ldr	r0, [r7, #20]
 800354a:	f7fd fb13 	bl	8000b74 <__addsf3>
 800354e:	4603      	mov	r3, r0
 8003550:	69b9      	ldr	r1, [r7, #24]
 8003552:	4618      	mov	r0, r3
 8003554:	f7fd fc16 	bl	8000d84 <__aeabi_fmul>
 8003558:	4603      	mov	r3, r0
 800355a:	4619      	mov	r1, r3
 800355c:	6978      	ldr	r0, [r7, #20]
 800355e:	f7fd fb09 	bl	8000b74 <__addsf3>
 8003562:	4603      	mov	r3, r0
 8003564:	617b      	str	r3, [r7, #20]
    }

    return estFpPwr;
 8003566:	697b      	ldr	r3, [r7, #20]
}
 8003568:	4618      	mov	r0, r3
 800356a:	3720      	adds	r7, #32
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	42e38a3d 	.word	0x42e38a3d
 8003574:	4015566d 	.word	0x4015566d
 8003578:	42f37ae1 	.word	0x42f37ae1
 800357c:	3f95566d 	.word	0x3f95566d
 8003580:	41200000 	.word	0x41200000
 8003584:	c2b00000 	.word	0xc2b00000
 8003588:	42b00000 	.word	0x42b00000

0800358c <dwGetReceivePower>:

    return calculatePower(f1 * f1 + f2 * f2 + f3 * f3, N, dev->pulseFrequency);
}

float dwGetReceivePower(dwDeviceTypes_t *dev)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
    float C = (float)dwSpiRead16(dev, RX_FQUAL, CIR_PWR_SUB);
 8003594:	2206      	movs	r2, #6
 8003596:	2112      	movs	r1, #18
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 ff3f 	bl	800441c <dwSpiRead16>
 800359e:	4603      	mov	r3, r0
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fd fb97 	bl	8000cd4 <__aeabi_ui2f>
 80035a6:	4603      	mov	r3, r0
 80035a8:	617b      	str	r3, [r7, #20]
    float N = spiReadRxInfo(dev);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f7ff ff7a 	bl	80034a4 <spiReadRxInfo>
 80035b0:	6138      	str	r0, [r7, #16]

    float twoPower17 = 131072.0f;
 80035b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80035b6:	60fb      	str	r3, [r7, #12]

    return calculatePower(C * twoPower17, N, dev->pulseFrequency);
 80035b8:	68f9      	ldr	r1, [r7, #12]
 80035ba:	6978      	ldr	r0, [r7, #20]
 80035bc:	f7fd fbe2 	bl	8000d84 <__aeabi_fmul>
 80035c0:	4603      	mov	r3, r0
 80035c2:	4618      	mov	r0, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80035ca:	461a      	mov	r2, r3
 80035cc:	6939      	ldr	r1, [r7, #16]
 80035ce:	f7ff ff85 	bl	80034dc <calculatePower>
 80035d2:	4603      	mov	r3, r0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3718      	adds	r7, #24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <dwSetMode>:
    dwSetChannel(dev, dev->channel);
    dwSetPreambleCode(dev, dev->preambleCode);
}

void dwSetMode(dwDeviceTypes_t *dev)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
    dwSetDataRate(dev, dev->dataRate);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80035ea:	4619      	mov	r1, r3
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f7ff faad 	bl	8002b4c <dwSetDataRate>
    dwSetPulseFrequency(dev, dev->pulseFrequency);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80035f8:	4619      	mov	r1, r3
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f7ff fb27 	bl	8002c4e <dwSetPulseFrequency>
    dwSetPreambleLength(dev, dev->preambleLength);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003606:	4619      	mov	r1, r3
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f7ff fb55 	bl	8002cb8 <dwSetPreambleLength>
    // TODO add channel and code to mode tuples
    // TODO add channel and code settings with checks (see Table 58)
    dwSetChannel(dev, dev->channel);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003614:	4619      	mov	r1, r3
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff fbbb 	bl	8002d92 <dwSetChannel>
    dwSetPreambleCode(dev, dev->preambleCode);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003622:	4619      	mov	r1, r3
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7ff fbd1 	bl	8002dcc <dwSetPreambleCode>
}
 800362a:	bf00      	nop
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
	...

08003634 <dwTune>:

void dwTune(dwDeviceTypes_t *dev)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b098      	sub	sp, #96	; 0x60
 8003638:	af02      	add	r7, sp, #8
 800363a:	6078      	str	r0, [r7, #4]
    uint8_t tcpgdelay[LEN_TC_PGDELAY];
    uint8_t fspllcfg[LEN_FS_PLLCFG];
    uint8_t fsplltune[LEN_FS_PLLTUNE];
    uint8_t fsxtalt[LEN_FS_XTALT];
    // AGC_TUNE1
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003642:	2b01      	cmp	r3, #1
 8003644:	d108      	bne.n	8003658 <dwTune+0x24>
    {
        writeValueToBytes(agctune1, 0x8870, LEN_AGC_TUNE1);
 8003646:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800364a:	2202      	movs	r2, #2
 800364c:	f648 0170 	movw	r1, #34928	; 0x8870
 8003650:	4618      	mov	r0, r3
 8003652:	f7fe fd12 	bl	800207a <writeValueToBytes>
 8003656:	e00c      	b.n	8003672 <dwTune+0x3e>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800365e:	2b02      	cmp	r3, #2
 8003660:	d107      	bne.n	8003672 <dwTune+0x3e>
    {
        writeValueToBytes(agctune1, 0x889B, LEN_AGC_TUNE1);
 8003662:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003666:	2202      	movs	r2, #2
 8003668:	f648 019b 	movw	r1, #34971	; 0x889b
 800366c:	4618      	mov	r0, r3
 800366e:	f7fe fd04 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // AGC_TUNE2
    writeValueToBytes(agctune2, 0x2502A907L, LEN_AGC_TUNE2);
 8003672:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003676:	2204      	movs	r2, #4
 8003678:	49b9      	ldr	r1, [pc, #740]	; (8003960 <dwTune+0x32c>)
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe fcfd 	bl	800207a <writeValueToBytes>
    // AGC_TUNE3
    writeValueToBytes(agctune3, 0x0035, LEN_AGC_TUNE3);
 8003680:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003684:	2202      	movs	r2, #2
 8003686:	2135      	movs	r1, #53	; 0x35
 8003688:	4618      	mov	r0, r3
 800368a:	f7fe fcf6 	bl	800207a <writeValueToBytes>
    // DRX_TUNE0b (already optimized according to Table 20 of user manual)
    if (dev->dataRate == TRX_RATE_110KBPS)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003694:	2b00      	cmp	r3, #0
 8003696:	d107      	bne.n	80036a8 <dwTune+0x74>
    {
        writeValueToBytes(drxtune0b, 0x0016, LEN_DRX_TUNE0b);
 8003698:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800369c:	2202      	movs	r2, #2
 800369e:	2116      	movs	r1, #22
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7fe fcea 	bl	800207a <writeValueToBytes>
 80036a6:	e018      	b.n	80036da <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_850KBPS)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d107      	bne.n	80036c2 <dwTune+0x8e>
    {
        writeValueToBytes(drxtune0b, 0x0006, LEN_DRX_TUNE0b);
 80036b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80036b6:	2202      	movs	r2, #2
 80036b8:	2106      	movs	r1, #6
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fe fcdd 	bl	800207a <writeValueToBytes>
 80036c0:	e00b      	b.n	80036da <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_6800KBPS)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d106      	bne.n	80036da <dwTune+0xa6>
    {
        writeValueToBytes(drxtune0b, 0x0001, LEN_DRX_TUNE0b);
 80036cc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80036d0:	2202      	movs	r2, #2
 80036d2:	2101      	movs	r1, #1
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7fe fcd0 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1a
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d107      	bne.n	80036f4 <dwTune+0xc0>
    {
        writeValueToBytes(drxtune1a, 0x0087, LEN_DRX_TUNE1a);
 80036e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80036e8:	2202      	movs	r2, #2
 80036ea:	2187      	movs	r1, #135	; 0x87
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fe fcc4 	bl	800207a <writeValueToBytes>
 80036f2:	e00b      	b.n	800370c <dwTune+0xd8>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d106      	bne.n	800370c <dwTune+0xd8>
    {
        writeValueToBytes(drxtune1a, 0x008D, LEN_DRX_TUNE1a);
 80036fe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003702:	2202      	movs	r2, #2
 8003704:	218d      	movs	r1, #141	; 0x8d
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe fcb7 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1b
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003712:	2b06      	cmp	r3, #6
 8003714:	d009      	beq.n	800372a <dwTune+0xf6>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800371c:	2b0a      	cmp	r3, #10
 800371e:	d004      	beq.n	800372a <dwTune+0xf6>
        dev->preambleLength == TX_PREAMBLE_LEN_4096)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 8003726:	2b03      	cmp	r3, #3
 8003728:	d10c      	bne.n	8003744 <dwTune+0x110>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003730:	2b00      	cmp	r3, #0
 8003732:	d12a      	bne.n	800378a <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0064, LEN_DRX_TUNE1b);
 8003734:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003738:	2202      	movs	r2, #2
 800373a:	2164      	movs	r1, #100	; 0x64
 800373c:	4618      	mov	r0, r3
 800373e:	f7fe fc9c 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003742:	e022      	b.n	800378a <dwTune+0x156>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->preambleLength != TX_PREAMBLE_LEN_64)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800374a:	2b01      	cmp	r3, #1
 800374c:	d011      	beq.n	8003772 <dwTune+0x13e>
    {
        if (dev->dataRate == TRX_RATE_850KBPS || dev->dataRate == TRX_RATE_6800KBPS)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003754:	2b01      	cmp	r3, #1
 8003756:	d004      	beq.n	8003762 <dwTune+0x12e>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800375e:	2b02      	cmp	r3, #2
 8003760:	d113      	bne.n	800378a <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0020, LEN_DRX_TUNE1b);
 8003762:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003766:	2202      	movs	r2, #2
 8003768:	2120      	movs	r1, #32
 800376a:	4618      	mov	r0, r3
 800376c:	f7fe fc85 	bl	800207a <writeValueToBytes>
 8003770:	e00b      	b.n	800378a <dwTune+0x156>
            // TODO proper error/warning handling
        }
    }
    else
    {
        if (dev->dataRate == TRX_RATE_6800KBPS)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003778:	2b02      	cmp	r3, #2
 800377a:	d106      	bne.n	800378a <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0010, LEN_DRX_TUNE1b);
 800377c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003780:	2202      	movs	r2, #2
 8003782:	2110      	movs	r1, #16
 8003784:	4618      	mov	r0, r3
 8003786:	f7fe fc78 	bl	800207a <writeValueToBytes>
        {
            // TODO proper error/warning handling
        }
    }
    // DRX_TUNE2
    if (dev->pacSize == PAC_SIZE_8)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003790:	2b08      	cmp	r3, #8
 8003792:	d119      	bne.n	80037c8 <dwTune+0x194>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800379a:	2b01      	cmp	r3, #1
 800379c:	d107      	bne.n	80037ae <dwTune+0x17a>
        {
            writeValueToBytes(drxtune2, 0x311A002DL, LEN_DRX_TUNE2);
 800379e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80037a2:	2204      	movs	r2, #4
 80037a4:	496f      	ldr	r1, [pc, #444]	; (8003964 <dwTune+0x330>)
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe fc67 	bl	800207a <writeValueToBytes>
 80037ac:	e068      	b.n	8003880 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d163      	bne.n	8003880 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x313B006BL, LEN_DRX_TUNE2);
 80037b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80037bc:	2204      	movs	r2, #4
 80037be:	496a      	ldr	r1, [pc, #424]	; (8003968 <dwTune+0x334>)
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7fe fc5a 	bl	800207a <writeValueToBytes>
 80037c6:	e05b      	b.n	8003880 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_16)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037ce:	2b10      	cmp	r3, #16
 80037d0:	d119      	bne.n	8003806 <dwTune+0x1d2>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d107      	bne.n	80037ec <dwTune+0x1b8>
        {
            writeValueToBytes(drxtune2, 0x331A0052L, LEN_DRX_TUNE2);
 80037dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80037e0:	2204      	movs	r2, #4
 80037e2:	4962      	ldr	r1, [pc, #392]	; (800396c <dwTune+0x338>)
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7fe fc48 	bl	800207a <writeValueToBytes>
 80037ea:	e049      	b.n	8003880 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d144      	bne.n	8003880 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x333B00BEL, LEN_DRX_TUNE2);
 80037f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80037fa:	2204      	movs	r2, #4
 80037fc:	495c      	ldr	r1, [pc, #368]	; (8003970 <dwTune+0x33c>)
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fe fc3b 	bl	800207a <writeValueToBytes>
 8003804:	e03c      	b.n	8003880 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_32)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800380c:	2b20      	cmp	r3, #32
 800380e:	d119      	bne.n	8003844 <dwTune+0x210>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003816:	2b01      	cmp	r3, #1
 8003818:	d107      	bne.n	800382a <dwTune+0x1f6>
        {
            writeValueToBytes(drxtune2, 0x351A009AL, LEN_DRX_TUNE2);
 800381a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800381e:	2204      	movs	r2, #4
 8003820:	4954      	ldr	r1, [pc, #336]	; (8003974 <dwTune+0x340>)
 8003822:	4618      	mov	r0, r3
 8003824:	f7fe fc29 	bl	800207a <writeValueToBytes>
 8003828:	e02a      	b.n	8003880 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003830:	2b02      	cmp	r3, #2
 8003832:	d125      	bne.n	8003880 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x353B015EL, LEN_DRX_TUNE2);
 8003834:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003838:	2204      	movs	r2, #4
 800383a:	494f      	ldr	r1, [pc, #316]	; (8003978 <dwTune+0x344>)
 800383c:	4618      	mov	r0, r3
 800383e:	f7fe fc1c 	bl	800207a <writeValueToBytes>
 8003842:	e01d      	b.n	8003880 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_64)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800384a:	2b40      	cmp	r3, #64	; 0x40
 800384c:	d118      	bne.n	8003880 <dwTune+0x24c>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003854:	2b01      	cmp	r3, #1
 8003856:	d107      	bne.n	8003868 <dwTune+0x234>
        {
            writeValueToBytes(drxtune2, 0x371A011DL, LEN_DRX_TUNE2);
 8003858:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800385c:	2204      	movs	r2, #4
 800385e:	4947      	ldr	r1, [pc, #284]	; (800397c <dwTune+0x348>)
 8003860:	4618      	mov	r0, r3
 8003862:	f7fe fc0a 	bl	800207a <writeValueToBytes>
 8003866:	e00b      	b.n	8003880 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800386e:	2b02      	cmp	r3, #2
 8003870:	d106      	bne.n	8003880 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x373B0296L, LEN_DRX_TUNE2);
 8003872:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003876:	2204      	movs	r2, #4
 8003878:	4941      	ldr	r1, [pc, #260]	; (8003980 <dwTune+0x34c>)
 800387a:	4618      	mov	r0, r3
 800387c:	f7fe fbfd 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE4H
    if (dev->preambleLength == TX_PREAMBLE_LEN_64)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003886:	2b01      	cmp	r3, #1
 8003888:	d107      	bne.n	800389a <dwTune+0x266>
    {
        writeValueToBytes(drxtune4H, 0x0010, LEN_DRX_TUNE4H);
 800388a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800388e:	2202      	movs	r2, #2
 8003890:	2110      	movs	r1, #16
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe fbf1 	bl	800207a <writeValueToBytes>
 8003898:	e006      	b.n	80038a8 <dwTune+0x274>
    }
    else
    {
        writeValueToBytes(drxtune4H, 0x0028, LEN_DRX_TUNE4H);
 800389a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800389e:	2202      	movs	r2, #2
 80038a0:	2128      	movs	r1, #40	; 0x28
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fe fbe9 	bl	800207a <writeValueToBytes>
    }
    // RF_RXCTRLH
    if (dev->channel != CHANNEL_4 && dev->channel != CHANNEL_7)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d00c      	beq.n	80038cc <dwTune+0x298>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80038b8:	2b07      	cmp	r3, #7
 80038ba:	d007      	beq.n	80038cc <dwTune+0x298>
    {
        writeValueToBytes(rfrxctrlh, 0xD8, LEN_RF_RXCTRLH);
 80038bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038c0:	2201      	movs	r2, #1
 80038c2:	21d8      	movs	r1, #216	; 0xd8
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fe fbd8 	bl	800207a <writeValueToBytes>
 80038ca:	e006      	b.n	80038da <dwTune+0x2a6>
    }
    else
    {
        writeValueToBytes(rfrxctrlh, 0xBC, LEN_RF_RXCTRLH);
 80038cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038d0:	2201      	movs	r2, #1
 80038d2:	21bc      	movs	r1, #188	; 0xbc
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fe fbd0 	bl	800207a <writeValueToBytes>
    }
    // RX_TXCTRL
    if (dev->channel == CHANNEL_1)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d108      	bne.n	80038f6 <dwTune+0x2c2>
    {
        writeValueToBytes(rftxctrl, 0x00005C40L, LEN_RF_TXCTRL);
 80038e4:	f107 0320 	add.w	r3, r7, #32
 80038e8:	2204      	movs	r2, #4
 80038ea:	f645 4140 	movw	r1, #23616	; 0x5c40
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fe fbc3 	bl	800207a <writeValueToBytes>
 80038f4:	e05a      	b.n	80039ac <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d107      	bne.n	8003910 <dwTune+0x2dc>
    {
        writeValueToBytes(rftxctrl, 0x00045CA0L, LEN_RF_TXCTRL);
 8003900:	f107 0320 	add.w	r3, r7, #32
 8003904:	2204      	movs	r2, #4
 8003906:	491f      	ldr	r1, [pc, #124]	; (8003984 <dwTune+0x350>)
 8003908:	4618      	mov	r0, r3
 800390a:	f7fe fbb6 	bl	800207a <writeValueToBytes>
 800390e:	e04d      	b.n	80039ac <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_3)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003916:	2b03      	cmp	r3, #3
 8003918:	d107      	bne.n	800392a <dwTune+0x2f6>
    {
        writeValueToBytes(rftxctrl, 0x00086CC0L, LEN_RF_TXCTRL);
 800391a:	f107 0320 	add.w	r3, r7, #32
 800391e:	2204      	movs	r2, #4
 8003920:	4919      	ldr	r1, [pc, #100]	; (8003988 <dwTune+0x354>)
 8003922:	4618      	mov	r0, r3
 8003924:	f7fe fba9 	bl	800207a <writeValueToBytes>
 8003928:	e040      	b.n	80039ac <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_4)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003930:	2b04      	cmp	r3, #4
 8003932:	d107      	bne.n	8003944 <dwTune+0x310>
    {
        writeValueToBytes(rftxctrl, 0x00045C80L, LEN_RF_TXCTRL);
 8003934:	f107 0320 	add.w	r3, r7, #32
 8003938:	2204      	movs	r2, #4
 800393a:	4914      	ldr	r1, [pc, #80]	; (800398c <dwTune+0x358>)
 800393c:	4618      	mov	r0, r3
 800393e:	f7fe fb9c 	bl	800207a <writeValueToBytes>
 8003942:	e033      	b.n	80039ac <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_5)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800394a:	2b05      	cmp	r3, #5
 800394c:	d122      	bne.n	8003994 <dwTune+0x360>
    {
        writeValueToBytes(rftxctrl, 0x001E3FE0L, LEN_RF_TXCTRL);
 800394e:	f107 0320 	add.w	r3, r7, #32
 8003952:	2204      	movs	r2, #4
 8003954:	490e      	ldr	r1, [pc, #56]	; (8003990 <dwTune+0x35c>)
 8003956:	4618      	mov	r0, r3
 8003958:	f7fe fb8f 	bl	800207a <writeValueToBytes>
 800395c:	e026      	b.n	80039ac <dwTune+0x378>
 800395e:	bf00      	nop
 8003960:	2502a907 	.word	0x2502a907
 8003964:	311a002d 	.word	0x311a002d
 8003968:	313b006b 	.word	0x313b006b
 800396c:	331a0052 	.word	0x331a0052
 8003970:	333b00be 	.word	0x333b00be
 8003974:	351a009a 	.word	0x351a009a
 8003978:	353b015e 	.word	0x353b015e
 800397c:	371a011d 	.word	0x371a011d
 8003980:	373b0296 	.word	0x373b0296
 8003984:	00045ca0 	.word	0x00045ca0
 8003988:	00086cc0 	.word	0x00086cc0
 800398c:	00045c80 	.word	0x00045c80
 8003990:	001e3fe0 	.word	0x001e3fe0
    }
    else if (dev->channel == CHANNEL_7)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800399a:	2b07      	cmp	r3, #7
 800399c:	d106      	bne.n	80039ac <dwTune+0x378>
    {
        writeValueToBytes(rftxctrl, 0x001E7DE0L, LEN_RF_TXCTRL);
 800399e:	f107 0320 	add.w	r3, r7, #32
 80039a2:	2204      	movs	r2, #4
 80039a4:	49be      	ldr	r1, [pc, #760]	; (8003ca0 <dwTune+0x66c>)
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fe fb67 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TC_PGDELAY
    if (dev->channel == CHANNEL_1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d107      	bne.n	80039c6 <dwTune+0x392>
    {
        writeValueToBytes(tcpgdelay, 0xC9, LEN_TC_PGDELAY);
 80039b6:	f107 031c 	add.w	r3, r7, #28
 80039ba:	2201      	movs	r2, #1
 80039bc:	21c9      	movs	r1, #201	; 0xc9
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fe fb5b 	bl	800207a <writeValueToBytes>
 80039c4:	e03f      	b.n	8003a46 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_2)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d107      	bne.n	80039e0 <dwTune+0x3ac>
    {
        writeValueToBytes(tcpgdelay, 0xC2, LEN_TC_PGDELAY);
 80039d0:	f107 031c 	add.w	r3, r7, #28
 80039d4:	2201      	movs	r2, #1
 80039d6:	21c2      	movs	r1, #194	; 0xc2
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fe fb4e 	bl	800207a <writeValueToBytes>
 80039de:	e032      	b.n	8003a46 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_3)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80039e6:	2b03      	cmp	r3, #3
 80039e8:	d107      	bne.n	80039fa <dwTune+0x3c6>
    {
        writeValueToBytes(tcpgdelay, 0xC5, LEN_TC_PGDELAY);
 80039ea:	f107 031c 	add.w	r3, r7, #28
 80039ee:	2201      	movs	r2, #1
 80039f0:	21c5      	movs	r1, #197	; 0xc5
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7fe fb41 	bl	800207a <writeValueToBytes>
 80039f8:	e025      	b.n	8003a46 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_4)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d107      	bne.n	8003a14 <dwTune+0x3e0>
    {
        writeValueToBytes(tcpgdelay, 0x95, LEN_TC_PGDELAY);
 8003a04:	f107 031c 	add.w	r3, r7, #28
 8003a08:	2201      	movs	r2, #1
 8003a0a:	2195      	movs	r1, #149	; 0x95
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7fe fb34 	bl	800207a <writeValueToBytes>
 8003a12:	e018      	b.n	8003a46 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_5)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a1a:	2b05      	cmp	r3, #5
 8003a1c:	d107      	bne.n	8003a2e <dwTune+0x3fa>
    {
        writeValueToBytes(tcpgdelay, 0xC0, LEN_TC_PGDELAY);
 8003a1e:	f107 031c 	add.w	r3, r7, #28
 8003a22:	2201      	movs	r2, #1
 8003a24:	21c0      	movs	r1, #192	; 0xc0
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fe fb27 	bl	800207a <writeValueToBytes>
 8003a2c:	e00b      	b.n	8003a46 <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_7)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a34:	2b07      	cmp	r3, #7
 8003a36:	d106      	bne.n	8003a46 <dwTune+0x412>
    {
        writeValueToBytes(tcpgdelay, 0x93, LEN_TC_PGDELAY);
 8003a38:	f107 031c 	add.w	r3, r7, #28
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	2193      	movs	r1, #147	; 0x93
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7fe fb1a 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // FS_PLLCFG and FS_PLLTUNE
    if (dev->channel == CHANNEL_1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d10e      	bne.n	8003a6e <dwTune+0x43a>
    {
        writeValueToBytes(fspllcfg, 0x09000407L, LEN_FS_PLLCFG);
 8003a50:	f107 0318 	add.w	r3, r7, #24
 8003a54:	2204      	movs	r2, #4
 8003a56:	4993      	ldr	r1, [pc, #588]	; (8003ca4 <dwTune+0x670>)
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fe fb0e 	bl	800207a <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x1E, LEN_FS_PLLTUNE);
 8003a5e:	f107 0314 	add.w	r3, r7, #20
 8003a62:	2201      	movs	r2, #1
 8003a64:	211e      	movs	r1, #30
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe fb07 	bl	800207a <writeValueToBytes>
 8003a6c:	e044      	b.n	8003af8 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_2 || dev->channel == CHANNEL_4)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d004      	beq.n	8003a82 <dwTune+0x44e>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a7e:	2b04      	cmp	r3, #4
 8003a80:	d10e      	bne.n	8003aa0 <dwTune+0x46c>
    {
        writeValueToBytes(fspllcfg, 0x08400508L, LEN_FS_PLLCFG);
 8003a82:	f107 0318 	add.w	r3, r7, #24
 8003a86:	2204      	movs	r2, #4
 8003a88:	4987      	ldr	r1, [pc, #540]	; (8003ca8 <dwTune+0x674>)
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe faf5 	bl	800207a <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x26, LEN_FS_PLLTUNE);
 8003a90:	f107 0314 	add.w	r3, r7, #20
 8003a94:	2201      	movs	r2, #1
 8003a96:	2126      	movs	r1, #38	; 0x26
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fe faee 	bl	800207a <writeValueToBytes>
 8003a9e:	e02b      	b.n	8003af8 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_3)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	d10e      	bne.n	8003ac8 <dwTune+0x494>
    {
        writeValueToBytes(fspllcfg, 0x08401009L, LEN_FS_PLLCFG);
 8003aaa:	f107 0318 	add.w	r3, r7, #24
 8003aae:	2204      	movs	r2, #4
 8003ab0:	497e      	ldr	r1, [pc, #504]	; (8003cac <dwTune+0x678>)
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fe fae1 	bl	800207a <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x56, LEN_FS_PLLTUNE);
 8003ab8:	f107 0314 	add.w	r3, r7, #20
 8003abc:	2201      	movs	r2, #1
 8003abe:	2156      	movs	r1, #86	; 0x56
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fe fada 	bl	800207a <writeValueToBytes>
 8003ac6:	e017      	b.n	8003af8 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_5 || dev->channel == CHANNEL_7)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003ace:	2b05      	cmp	r3, #5
 8003ad0:	d004      	beq.n	8003adc <dwTune+0x4a8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003ad8:	2b07      	cmp	r3, #7
 8003ada:	d10d      	bne.n	8003af8 <dwTune+0x4c4>
    {
        writeValueToBytes(fspllcfg, 0x0800041DL, LEN_FS_PLLCFG);
 8003adc:	f107 0318 	add.w	r3, r7, #24
 8003ae0:	2204      	movs	r2, #4
 8003ae2:	4973      	ldr	r1, [pc, #460]	; (8003cb0 <dwTune+0x67c>)
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fe fac8 	bl	800207a <writeValueToBytes>
        writeValueToBytes(fsplltune, 0xA6, LEN_FS_PLLTUNE);
 8003aea:	f107 0314 	add.w	r3, r7, #20
 8003aee:	2201      	movs	r2, #1
 8003af0:	21a6      	movs	r1, #166	; 0xa6
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fe fac1 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_CFG1
    writeValueToBytes(ldecfg1, 0xD, LEN_LDE_CFG1);
 8003af8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003afc:	2201      	movs	r2, #1
 8003afe:	210d      	movs	r1, #13
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7fe faba 	bl	800207a <writeValueToBytes>
    // LDE_CFG2
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d108      	bne.n	8003b22 <dwTune+0x4ee>
    {
        writeValueToBytes(ldecfg2, 0x1607, LEN_LDE_CFG2);
 8003b10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003b14:	2202      	movs	r2, #2
 8003b16:	f241 6107 	movw	r1, #5639	; 0x1607
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fe faad 	bl	800207a <writeValueToBytes>
 8003b20:	e00c      	b.n	8003b3c <dwTune+0x508>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d107      	bne.n	8003b3c <dwTune+0x508>
    {
        writeValueToBytes(ldecfg2, 0x0607, LEN_LDE_CFG2);
 8003b2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003b30:	2202      	movs	r2, #2
 8003b32:	f240 6107 	movw	r1, #1543	; 0x607
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fe fa9f 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_REPC
    if (dev->preambleCode == PREAMBLE_CODE_16MHZ_1 || dev->preambleCode == PREAMBLE_CODE_16MHZ_2)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d004      	beq.n	8003b50 <dwTune+0x51c>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d116      	bne.n	8003b7e <dwTune+0x54a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d108      	bne.n	8003b6c <dwTune+0x538>
        {
            writeValueToBytes(lderepc, ((0x5998 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003b5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f640 3133 	movw	r1, #2867	; 0xb33
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7fe fa88 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003b6a:	e154      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x5998, LEN_LDE_REPC);
 8003b6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b70:	2202      	movs	r2, #2
 8003b72:	f645 1198 	movw	r1, #22936	; 0x5998
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fe fa7f 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003b7c:	e14b      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_3 || dev->preambleCode == PREAMBLE_CODE_16MHZ_8)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d004      	beq.n	8003b92 <dwTune+0x55e>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b8e:	2b08      	cmp	r3, #8
 8003b90:	d116      	bne.n	8003bc0 <dwTune+0x58c>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d108      	bne.n	8003bae <dwTune+0x57a>
        {
            writeValueToBytes(lderepc, ((0x51EA >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003b9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	f640 213d 	movw	r1, #2621	; 0xa3d
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fe fa67 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003bac:	e133      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x51EA, LEN_LDE_REPC);
 8003bae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f245 11ea 	movw	r1, #20970	; 0x51ea
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fe fa5e 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003bbe:	e12a      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_4)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d116      	bne.n	8003bf8 <dwTune+0x5c4>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d108      	bne.n	8003be6 <dwTune+0x5b2>
        {
            writeValueToBytes(lderepc, ((0x428E >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003bd4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bd8:	2202      	movs	r2, #2
 8003bda:	f640 0151 	movw	r1, #2129	; 0x851
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fe fa4b 	bl	800207a <writeValueToBytes>
 8003be4:	e117      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x428E, LEN_LDE_REPC);
 8003be6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bea:	2202      	movs	r2, #2
 8003bec:	f244 218e 	movw	r1, #17038	; 0x428e
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7fe fa42 	bl	800207a <writeValueToBytes>
 8003bf6:	e10e      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_5)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bfe:	2b05      	cmp	r3, #5
 8003c00:	d116      	bne.n	8003c30 <dwTune+0x5fc>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d108      	bne.n	8003c1e <dwTune+0x5ea>
        {
            writeValueToBytes(lderepc, ((0x451E >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003c0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c10:	2202      	movs	r2, #2
 8003c12:	f640 01a3 	movw	r1, #2211	; 0x8a3
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fe fa2f 	bl	800207a <writeValueToBytes>
 8003c1c:	e0fb      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x451E, LEN_LDE_REPC);
 8003c1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c22:	2202      	movs	r2, #2
 8003c24:	f244 511e 	movw	r1, #17694	; 0x451e
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fe fa26 	bl	800207a <writeValueToBytes>
 8003c2e:	e0f2      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_6)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c36:	2b06      	cmp	r3, #6
 8003c38:	d116      	bne.n	8003c68 <dwTune+0x634>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d108      	bne.n	8003c56 <dwTune+0x622>
        {
            writeValueToBytes(lderepc, ((0x2E14 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003c44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c48:	2202      	movs	r2, #2
 8003c4a:	f240 51c2 	movw	r1, #1474	; 0x5c2
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fe fa13 	bl	800207a <writeValueToBytes>
 8003c54:	e0df      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x2E14, LEN_LDE_REPC);
 8003c56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f642 6114 	movw	r1, #11796	; 0x2e14
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fe fa0a 	bl	800207a <writeValueToBytes>
 8003c66:	e0d6      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_7)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c6e:	2b07      	cmp	r3, #7
 8003c70:	d120      	bne.n	8003cb4 <dwTune+0x680>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d108      	bne.n	8003c8e <dwTune+0x65a>
        {
            writeValueToBytes(lderepc, ((0x8000 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003c7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c80:	2202      	movs	r2, #2
 8003c82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fe f9f7 	bl	800207a <writeValueToBytes>
 8003c8c:	e0c3      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x8000, LEN_LDE_REPC);
 8003c8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c92:	2202      	movs	r2, #2
 8003c94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7fe f9ee 	bl	800207a <writeValueToBytes>
 8003c9e:	e0ba      	b.n	8003e16 <dwTune+0x7e2>
 8003ca0:	001e7de0 	.word	0x001e7de0
 8003ca4:	09000407 	.word	0x09000407
 8003ca8:	08400508 	.word	0x08400508
 8003cac:	08401009 	.word	0x08401009
 8003cb0:	0800041d 	.word	0x0800041d
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_9)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cba:	2b09      	cmp	r3, #9
 8003cbc:	d116      	bne.n	8003cec <dwTune+0x6b8>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d108      	bne.n	8003cda <dwTune+0x6a6>
        {
            writeValueToBytes(lderepc, ((0x28F4 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ccc:	2202      	movs	r2, #2
 8003cce:	f240 511e 	movw	r1, #1310	; 0x51e
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fe f9d1 	bl	800207a <writeValueToBytes>
 8003cd8:	e09d      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x28F4, LEN_LDE_REPC);
 8003cda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f642 01f4 	movw	r1, #10484	; 0x28f4
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fe f9c8 	bl	800207a <writeValueToBytes>
 8003cea:	e094      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_10 || dev->preambleCode == PREAMBLE_CODE_64MHZ_17)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cf2:	2b0a      	cmp	r3, #10
 8003cf4:	d004      	beq.n	8003d00 <dwTune+0x6cc>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003cfc:	2b11      	cmp	r3, #17
 8003cfe:	d116      	bne.n	8003d2e <dwTune+0x6fa>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d108      	bne.n	8003d1c <dwTune+0x6e8>
        {
            writeValueToBytes(lderepc, ((0x3332 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003d0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d0e:	2202      	movs	r2, #2
 8003d10:	f240 6166 	movw	r1, #1638	; 0x666
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fe f9b0 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003d1a:	e07c      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3332, LEN_LDE_REPC);
 8003d1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d20:	2202      	movs	r2, #2
 8003d22:	f243 3132 	movw	r1, #13106	; 0x3332
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7fe f9a7 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003d2c:	e073      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_11)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d34:	2b0b      	cmp	r3, #11
 8003d36:	d116      	bne.n	8003d66 <dwTune+0x732>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d108      	bne.n	8003d54 <dwTune+0x720>
        {
            writeValueToBytes(lderepc, ((0x3AE0 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003d42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d46:	2202      	movs	r2, #2
 8003d48:	f240 715c 	movw	r1, #1884	; 0x75c
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fe f994 	bl	800207a <writeValueToBytes>
 8003d52:	e060      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3AE0, LEN_LDE_REPC);
 8003d54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d58:	2202      	movs	r2, #2
 8003d5a:	f643 21e0 	movw	r1, #15072	; 0x3ae0
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fe f98b 	bl	800207a <writeValueToBytes>
 8003d64:	e057      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_12)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d6c:	2b0c      	cmp	r3, #12
 8003d6e:	d116      	bne.n	8003d9e <dwTune+0x76a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d108      	bne.n	8003d8c <dwTune+0x758>
        {
            writeValueToBytes(lderepc, ((0x3D70 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003d7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f240 71ae 	movw	r1, #1966	; 0x7ae
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fe f978 	bl	800207a <writeValueToBytes>
 8003d8a:	e044      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3D70, LEN_LDE_REPC);
 8003d8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003d90:	2202      	movs	r2, #2
 8003d92:	f643 5170 	movw	r1, #15728	; 0x3d70
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fe f96f 	bl	800207a <writeValueToBytes>
 8003d9c:	e03b      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_18 || dev->preambleCode == PREAMBLE_CODE_64MHZ_19)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003da4:	2b12      	cmp	r3, #18
 8003da6:	d004      	beq.n	8003db2 <dwTune+0x77e>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dae:	2b13      	cmp	r3, #19
 8003db0:	d116      	bne.n	8003de0 <dwTune+0x7ac>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d108      	bne.n	8003dce <dwTune+0x79a>
        {
            writeValueToBytes(lderepc, ((0x35C2 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003dbc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003dc0:	2202      	movs	r2, #2
 8003dc2:	f44f 61d7 	mov.w	r1, #1720	; 0x6b8
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7fe f957 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003dcc:	e023      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x35C2, LEN_LDE_REPC);
 8003dce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	f243 51c2 	movw	r1, #13762	; 0x35c2
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fe f94e 	bl	800207a <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003dde:	e01a      	b.n	8003e16 <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_20)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003de6:	2b14      	cmp	r3, #20
 8003de8:	d115      	bne.n	8003e16 <dwTune+0x7e2>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d108      	bne.n	8003e06 <dwTune+0x7d2>
        {
            writeValueToBytes(lderepc, ((0x47AE >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003df4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003df8:	2202      	movs	r2, #2
 8003dfa:	f640 01f5 	movw	r1, #2293	; 0x8f5
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7fe f93b 	bl	800207a <writeValueToBytes>
 8003e04:	e007      	b.n	8003e16 <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x47AE, LEN_LDE_REPC);
 8003e06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f244 71ae 	movw	r1, #18350	; 0x47ae
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7fe f932 	bl	800207a <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TX_POWER (enabled smart transmit power control)
    if (dev->forceTxPower)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d009      	beq.n	8003e34 <dwTune+0x800>
    {
        writeValueToBytes(txpower, dev->txPower, LEN_TX_POWER);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e24:	4619      	mov	r1, r3
 8003e26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e2a:	2204      	movs	r2, #4
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7fe f924 	bl	800207a <writeValueToBytes>
 8003e32:	e12f      	b.n	8004094 <dwTune+0xa60>
    }
    else if (dev->channel == CHANNEL_1 || dev->channel == CHANNEL_2)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d004      	beq.n	8003e48 <dwTune+0x814>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d136      	bne.n	8003eb6 <dwTune+0x882>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d115      	bne.n	8003e7e <dwTune+0x84a>
        {
            if (dev->smartPower)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d007      	beq.n	8003e6c <dwTune+0x838>
            {
                writeValueToBytes(txpower, 0x15355575L, LEN_TX_POWER);
 8003e5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e60:	2204      	movs	r2, #4
 8003e62:	4995      	ldr	r1, [pc, #596]	; (80040b8 <dwTune+0xa84>)
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe f908 	bl	800207a <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003e6a:	e112      	b.n	8004092 <dwTune+0xa5e>
            }
            else
            {
                writeValueToBytes(txpower, 0x75757575L, LEN_TX_POWER);
 8003e6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e70:	2204      	movs	r2, #4
 8003e72:	f04f 3175 	mov.w	r1, #1970632053	; 0x75757575
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fe f8ff 	bl	800207a <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003e7c:	e109      	b.n	8004092 <dwTune+0xa5e>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	f040 8104 	bne.w	8004092 <dwTune+0xa5e>
        {
            if (dev->smartPower)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d007      	beq.n	8003ea4 <dwTune+0x870>
            {
                writeValueToBytes(txpower, 0x07274767L, LEN_TX_POWER);
 8003e94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e98:	2204      	movs	r2, #4
 8003e9a:	4988      	ldr	r1, [pc, #544]	; (80040bc <dwTune+0xa88>)
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fe f8ec 	bl	800207a <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003ea2:	e0f6      	b.n	8004092 <dwTune+0xa5e>
            }
            else
            {
                writeValueToBytes(txpower, 0x67676767L, LEN_TX_POWER);
 8003ea4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ea8:	2204      	movs	r2, #4
 8003eaa:	f04f 3167 	mov.w	r1, #1734829927	; 0x67676767
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fe f8e3 	bl	800207a <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003eb4:	e0ed      	b.n	8004092 <dwTune+0xa5e>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_3)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	d136      	bne.n	8003f2e <dwTune+0x8fa>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d115      	bne.n	8003ef6 <dwTune+0x8c2>
        {
            if (dev->smartPower)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d007      	beq.n	8003ee4 <dwTune+0x8b0>
            {
                writeValueToBytes(txpower, 0x0F2F4F6FL, LEN_TX_POWER);
 8003ed4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ed8:	2204      	movs	r2, #4
 8003eda:	4979      	ldr	r1, [pc, #484]	; (80040c0 <dwTune+0xa8c>)
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7fe f8cc 	bl	800207a <writeValueToBytes>
 8003ee2:	e0d7      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x6F6F6F6FL, LEN_TX_POWER);
 8003ee4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ee8:	2204      	movs	r2, #4
 8003eea:	f04f 316f 	mov.w	r1, #1869573999	; 0x6f6f6f6f
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fe f8c3 	bl	800207a <writeValueToBytes>
 8003ef4:	e0ce      	b.n	8004094 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	f040 80c9 	bne.w	8004094 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d007      	beq.n	8003f1c <dwTune+0x8e8>
            {
                writeValueToBytes(txpower, 0x2B4B6B8BL, LEN_TX_POWER);
 8003f0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f10:	2204      	movs	r2, #4
 8003f12:	496c      	ldr	r1, [pc, #432]	; (80040c4 <dwTune+0xa90>)
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fe f8b0 	bl	800207a <writeValueToBytes>
 8003f1a:	e0bb      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x8B8B8B8BL, LEN_TX_POWER);
 8003f1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f20:	2204      	movs	r2, #4
 8003f22:	f04f 318b 	mov.w	r1, #2341178251	; 0x8b8b8b8b
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fe f8a7 	bl	800207a <writeValueToBytes>
 8003f2c:	e0b2      	b.n	8004094 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_4)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d136      	bne.n	8003fa6 <dwTune+0x972>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d115      	bne.n	8003f6e <dwTune+0x93a>
        {
            if (dev->smartPower)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d007      	beq.n	8003f5c <dwTune+0x928>
            {
                writeValueToBytes(txpower, 0x1F1F3F5FL, LEN_TX_POWER);
 8003f4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f50:	2204      	movs	r2, #4
 8003f52:	495d      	ldr	r1, [pc, #372]	; (80040c8 <dwTune+0xa94>)
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fe f890 	bl	800207a <writeValueToBytes>
 8003f5a:	e09b      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x5F5F5F5FL, LEN_TX_POWER);
 8003f5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f60:	2204      	movs	r2, #4
 8003f62:	f04f 315f 	mov.w	r1, #1600085855	; 0x5f5f5f5f
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7fe f887 	bl	800207a <writeValueToBytes>
 8003f6c:	e092      	b.n	8004094 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	f040 808d 	bne.w	8004094 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d007      	beq.n	8003f94 <dwTune+0x960>
            {
                writeValueToBytes(txpower, 0x3A5A7A9AL, LEN_TX_POWER);
 8003f84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f88:	2204      	movs	r2, #4
 8003f8a:	4950      	ldr	r1, [pc, #320]	; (80040cc <dwTune+0xa98>)
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7fe f874 	bl	800207a <writeValueToBytes>
 8003f92:	e07f      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x9A9A9A9AL, LEN_TX_POWER);
 8003f94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f98:	2204      	movs	r2, #4
 8003f9a:	f04f 319a 	mov.w	r1, #2593823386	; 0x9a9a9a9a
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7fe f86b 	bl	800207a <writeValueToBytes>
 8003fa4:	e076      	b.n	8004094 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_5)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003fac:	2b05      	cmp	r3, #5
 8003fae:	d135      	bne.n	800401c <dwTune+0x9e8>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d115      	bne.n	8003fe6 <dwTune+0x9b2>
        {
            if (dev->smartPower)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d007      	beq.n	8003fd4 <dwTune+0x9a0>
            {
                writeValueToBytes(txpower, 0x0E082848L, LEN_TX_POWER);
 8003fc4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fc8:	2204      	movs	r2, #4
 8003fca:	4941      	ldr	r1, [pc, #260]	; (80040d0 <dwTune+0xa9c>)
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7fe f854 	bl	800207a <writeValueToBytes>
 8003fd2:	e05f      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x48484848L, LEN_TX_POWER);
 8003fd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fd8:	2204      	movs	r2, #4
 8003fda:	f04f 3148 	mov.w	r1, #1212696648	; 0x48484848
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fe f84b 	bl	800207a <writeValueToBytes>
 8003fe4:	e056      	b.n	8004094 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d151      	bne.n	8004094 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <dwTune+0x9d6>
            {
                writeValueToBytes(txpower, 0x25456585L, LEN_TX_POWER);
 8003ffa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ffe:	2204      	movs	r2, #4
 8004000:	4934      	ldr	r1, [pc, #208]	; (80040d4 <dwTune+0xaa0>)
 8004002:	4618      	mov	r0, r3
 8004004:	f7fe f839 	bl	800207a <writeValueToBytes>
 8004008:	e044      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x85858585L, LEN_TX_POWER);
 800400a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800400e:	2204      	movs	r2, #4
 8004010:	f04f 3185 	mov.w	r1, #2240120197	; 0x85858585
 8004014:	4618      	mov	r0, r3
 8004016:	f7fe f830 	bl	800207a <writeValueToBytes>
 800401a:	e03b      	b.n	8004094 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_7)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004022:	2b07      	cmp	r3, #7
 8004024:	d136      	bne.n	8004094 <dwTune+0xa60>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800402c:	2b01      	cmp	r3, #1
 800402e:	d115      	bne.n	800405c <dwTune+0xa28>
        {
            if (dev->smartPower)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004036:	2b00      	cmp	r3, #0
 8004038:	d007      	beq.n	800404a <dwTune+0xa16>
            {
                writeValueToBytes(txpower, 0x32527292L, LEN_TX_POWER);
 800403a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800403e:	2204      	movs	r2, #4
 8004040:	4925      	ldr	r1, [pc, #148]	; (80040d8 <dwTune+0xaa4>)
 8004042:	4618      	mov	r0, r3
 8004044:	f7fe f819 	bl	800207a <writeValueToBytes>
 8004048:	e024      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x92929292L, LEN_TX_POWER);
 800404a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800404e:	2204      	movs	r2, #4
 8004050:	f04f 3192 	mov.w	r1, #2459079314	; 0x92929292
 8004054:	4618      	mov	r0, r3
 8004056:	f7fe f810 	bl	800207a <writeValueToBytes>
 800405a:	e01b      	b.n	8004094 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004062:	2b02      	cmp	r3, #2
 8004064:	d116      	bne.n	8004094 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800406c:	2b00      	cmp	r3, #0
 800406e:	d007      	beq.n	8004080 <dwTune+0xa4c>
            {
                writeValueToBytes(txpower, 0x5171B1D1L, LEN_TX_POWER);
 8004070:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004074:	2204      	movs	r2, #4
 8004076:	4919      	ldr	r1, [pc, #100]	; (80040dc <dwTune+0xaa8>)
 8004078:	4618      	mov	r0, r3
 800407a:	f7fd fffe 	bl	800207a <writeValueToBytes>
 800407e:	e009      	b.n	8004094 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0xD1D1D1D1L, LEN_TX_POWER);
 8004080:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004084:	2204      	movs	r2, #4
 8004086:	f04f 31d1 	mov.w	r1, #3520188881	; 0xd1d1d1d1
 800408a:	4618      	mov	r0, r3
 800408c:	f7fd fff5 	bl	800207a <writeValueToBytes>
 8004090:	e000      	b.n	8004094 <dwTune+0xa60>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004092:	bf00      	nop
    {
        // TODO proper error/warning handling
    }
    // Crystal calibration from OTP (if available)
    uint8_t buf_otp[4];
    readBytesOTP(dev, 0x01E, buf_otp);
 8004094:	f107 030c 	add.w	r3, r7, #12
 8004098:	461a      	mov	r2, r3
 800409a:	211e      	movs	r1, #30
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f7fe f80c 	bl	80020ba <readBytesOTP>
    if (buf_otp[0] == 0)
 80040a2:	7b3b      	ldrb	r3, [r7, #12]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d11b      	bne.n	80040e0 <dwTune+0xaac>
    {
        // No trim value available from OTP, use midrange value of 0x10
        writeValueToBytes(fsxtalt, ((0x10 & 0x1F) | 0x60), LEN_FS_XTALT);
 80040a8:	f107 0310 	add.w	r3, r7, #16
 80040ac:	2201      	movs	r2, #1
 80040ae:	2170      	movs	r1, #112	; 0x70
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fd ffe2 	bl	800207a <writeValueToBytes>
 80040b6:	e01e      	b.n	80040f6 <dwTune+0xac2>
 80040b8:	15355575 	.word	0x15355575
 80040bc:	07274767 	.word	0x07274767
 80040c0:	0f2f4f6f 	.word	0x0f2f4f6f
 80040c4:	2b4b6b8b 	.word	0x2b4b6b8b
 80040c8:	1f1f3f5f 	.word	0x1f1f3f5f
 80040cc:	3a5a7a9a 	.word	0x3a5a7a9a
 80040d0:	0e082848 	.word	0x0e082848
 80040d4:	25456585 	.word	0x25456585
 80040d8:	32527292 	.word	0x32527292
 80040dc:	5171b1d1 	.word	0x5171b1d1
    }
    else
    {
        writeValueToBytes(fsxtalt, ((buf_otp[0] & 0x1F) | 0x60), LEN_FS_XTALT);
 80040e0:	7b3b      	ldrb	r3, [r7, #12]
 80040e2:	f003 031f 	and.w	r3, r3, #31
 80040e6:	f043 0160 	orr.w	r1, r3, #96	; 0x60
 80040ea:	f107 0310 	add.w	r3, r7, #16
 80040ee:	2201      	movs	r2, #1
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7fd ffc2 	bl	800207a <writeValueToBytes>
    }
    // write configuration back to chip
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE1_SUB, agctune1, LEN_AGC_TUNE1);
 80040f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80040fa:	2202      	movs	r2, #2
 80040fc:	9200      	str	r2, [sp, #0]
 80040fe:	2204      	movs	r2, #4
 8004100:	2123      	movs	r1, #35	; 0x23
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f9b4 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE2_SUB, agctune2, LEN_AGC_TUNE2);
 8004108:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800410c:	2204      	movs	r2, #4
 800410e:	9200      	str	r2, [sp, #0]
 8004110:	220c      	movs	r2, #12
 8004112:	2123      	movs	r1, #35	; 0x23
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 f9ab 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE3_SUB, agctune3, LEN_AGC_TUNE3);
 800411a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800411e:	2202      	movs	r2, #2
 8004120:	9200      	str	r2, [sp, #0]
 8004122:	2212      	movs	r2, #18
 8004124:	2123      	movs	r1, #35	; 0x23
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f9a2 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE0b_SUB, drxtune0b, LEN_DRX_TUNE0b);
 800412c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004130:	2202      	movs	r2, #2
 8004132:	9200      	str	r2, [sp, #0]
 8004134:	2202      	movs	r2, #2
 8004136:	2127      	movs	r1, #39	; 0x27
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f999 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1a_SUB, drxtune1a, LEN_DRX_TUNE1a);
 800413e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004142:	2202      	movs	r2, #2
 8004144:	9200      	str	r2, [sp, #0]
 8004146:	2204      	movs	r2, #4
 8004148:	2127      	movs	r1, #39	; 0x27
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f990 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1b_SUB, drxtune1b, LEN_DRX_TUNE1b);
 8004150:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004154:	2202      	movs	r2, #2
 8004156:	9200      	str	r2, [sp, #0]
 8004158:	2206      	movs	r2, #6
 800415a:	2127      	movs	r1, #39	; 0x27
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 f987 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE2_SUB, drxtune2, LEN_DRX_TUNE2);
 8004162:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004166:	2204      	movs	r2, #4
 8004168:	9200      	str	r2, [sp, #0]
 800416a:	2208      	movs	r2, #8
 800416c:	2127      	movs	r1, #39	; 0x27
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f97e 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE4H_SUB, drxtune4H, LEN_DRX_TUNE4H);
 8004174:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004178:	2202      	movs	r2, #2
 800417a:	9200      	str	r2, [sp, #0]
 800417c:	2226      	movs	r2, #38	; 0x26
 800417e:	2127      	movs	r1, #39	; 0x27
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f975 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG1_SUB, ldecfg1, LEN_LDE_CFG1);
 8004186:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800418a:	2201      	movs	r2, #1
 800418c:	9200      	str	r2, [sp, #0]
 800418e:	f640 0206 	movw	r2, #2054	; 0x806
 8004192:	212e      	movs	r1, #46	; 0x2e
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 f96b 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG2_SUB, ldecfg2, LEN_LDE_CFG2);
 800419a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800419e:	2202      	movs	r2, #2
 80041a0:	9200      	str	r2, [sp, #0]
 80041a2:	f641 0206 	movw	r2, #6150	; 0x1806
 80041a6:	212e      	movs	r1, #46	; 0x2e
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 f961 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_REPC_SUB, lderepc, LEN_LDE_REPC);
 80041ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041b2:	2202      	movs	r2, #2
 80041b4:	9200      	str	r2, [sp, #0]
 80041b6:	f642 0204 	movw	r2, #10244	; 0x2804
 80041ba:	212e      	movs	r1, #46	; 0x2e
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f957 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, TX_POWER, NO_SUB, txpower, LEN_TX_POWER);
 80041c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80041c6:	2204      	movs	r2, #4
 80041c8:	9200      	str	r2, [sp, #0]
 80041ca:	2200      	movs	r2, #0
 80041cc:	211e      	movs	r1, #30
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f94e 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_RXCTRLH_SUB, rfrxctrlh, LEN_RF_RXCTRLH);
 80041d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041d8:	2201      	movs	r2, #1
 80041da:	9200      	str	r2, [sp, #0]
 80041dc:	220b      	movs	r2, #11
 80041de:	2128      	movs	r1, #40	; 0x28
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f945 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_TXCTRL_SUB, rftxctrl, LEN_RF_TXCTRL);
 80041e6:	f107 0320 	add.w	r3, r7, #32
 80041ea:	2204      	movs	r2, #4
 80041ec:	9200      	str	r2, [sp, #0]
 80041ee:	220c      	movs	r2, #12
 80041f0:	2128      	movs	r1, #40	; 0x28
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f93c 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, TX_CAL, TC_PGDELAY_SUB, tcpgdelay, LEN_TC_PGDELAY);
 80041f8:	f107 031c 	add.w	r3, r7, #28
 80041fc:	2201      	movs	r2, #1
 80041fe:	9200      	str	r2, [sp, #0]
 8004200:	220b      	movs	r2, #11
 8004202:	212a      	movs	r1, #42	; 0x2a
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f933 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLTUNE_SUB, fsplltune, LEN_FS_PLLTUNE);
 800420a:	f107 0314 	add.w	r3, r7, #20
 800420e:	2201      	movs	r2, #1
 8004210:	9200      	str	r2, [sp, #0]
 8004212:	220b      	movs	r2, #11
 8004214:	212b      	movs	r1, #43	; 0x2b
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 f92a 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLCFG_SUB, fspllcfg, LEN_FS_PLLCFG);
 800421c:	f107 0318 	add.w	r3, r7, #24
 8004220:	2204      	movs	r2, #4
 8004222:	9200      	str	r2, [sp, #0]
 8004224:	2207      	movs	r2, #7
 8004226:	212b      	movs	r1, #43	; 0x2b
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f921 	bl	8004470 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_XTALT_SUB, fsxtalt, LEN_FS_XTALT);
 800422e:	f107 0310 	add.w	r3, r7, #16
 8004232:	2201      	movs	r2, #1
 8004234:	9200      	str	r2, [sp, #0]
 8004236:	220e      	movs	r2, #14
 8004238:	212b      	movs	r1, #43	; 0x2b
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f918 	bl	8004470 <dwSpiWrite>
}
 8004240:	bf00      	nop
 8004242:	3758      	adds	r7, #88	; 0x58
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <spiWrite>:

uint16_t buffer[64];

static void spiWrite(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                     const void *data, size_t dataLength)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8004256:	2200      	movs	r2, #0
 8004258:	2110      	movs	r1, #16
 800425a:	4813      	ldr	r0, [pc, #76]	; (80042a8 <spiWrite+0x60>)
 800425c:	f000 fd40 	bl	8004ce0 <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	68b9      	ldr	r1, [r7, #8]
 8004264:	4811      	ldr	r0, [pc, #68]	; (80042ac <spiWrite+0x64>)
 8004266:	f002 fe4d 	bl	8006f04 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	b29a      	uxth	r2, r3
 800426e:	f04f 33ff 	mov.w	r3, #4294967295
 8004272:	490e      	ldr	r1, [pc, #56]	; (80042ac <spiWrite+0x64>)
 8004274:	480e      	ldr	r0, [pc, #56]	; (80042b0 <spiWrite+0x68>)
 8004276:	f001 f9df 	bl	8005638 <HAL_SPI_Transmit>
    memcpy(buffer, data, dataLength);
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	6839      	ldr	r1, [r7, #0]
 800427e:	480b      	ldr	r0, [pc, #44]	; (80042ac <spiWrite+0x64>)
 8004280:	f002 fe40 	bl	8006f04 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	b29a      	uxth	r2, r3
 8004288:	f04f 33ff 	mov.w	r3, #4294967295
 800428c:	4907      	ldr	r1, [pc, #28]	; (80042ac <spiWrite+0x64>)
 800428e:	4808      	ldr	r0, [pc, #32]	; (80042b0 <spiWrite+0x68>)
 8004290:	f001 f9d2 	bl	8005638 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8004294:	2201      	movs	r2, #1
 8004296:	2110      	movs	r1, #16
 8004298:	4803      	ldr	r0, [pc, #12]	; (80042a8 <spiWrite+0x60>)
 800429a:	f000 fd21 	bl	8004ce0 <HAL_GPIO_WritePin>
}
 800429e:	bf00      	nop
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40010800 	.word	0x40010800
 80042ac:	2000046c 	.word	0x2000046c
 80042b0:	200003c8 	.word	0x200003c8

080042b4 <spiRead>:

static void spiRead(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                    void *data, size_t dataLength)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
 80042c0:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80042c2:	2200      	movs	r2, #0
 80042c4:	2110      	movs	r1, #16
 80042c6:	4813      	ldr	r0, [pc, #76]	; (8004314 <spiRead+0x60>)
 80042c8:	f000 fd0a 	bl	8004ce0 <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	68b9      	ldr	r1, [r7, #8]
 80042d0:	4811      	ldr	r0, [pc, #68]	; (8004318 <spiRead+0x64>)
 80042d2:	f002 fe17 	bl	8006f04 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	b29a      	uxth	r2, r3
 80042da:	f04f 33ff 	mov.w	r3, #4294967295
 80042de:	490e      	ldr	r1, [pc, #56]	; (8004318 <spiRead+0x64>)
 80042e0:	480e      	ldr	r0, [pc, #56]	; (800431c <spiRead+0x68>)
 80042e2:	f001 f9a9 	bl	8005638 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	f04f 33ff 	mov.w	r3, #4294967295
 80042ee:	490a      	ldr	r1, [pc, #40]	; (8004318 <spiRead+0x64>)
 80042f0:	480a      	ldr	r0, [pc, #40]	; (800431c <spiRead+0x68>)
 80042f2:	f001 fae4 	bl	80058be <HAL_SPI_Receive>
    memcpy(data, buffer, dataLength);
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	4907      	ldr	r1, [pc, #28]	; (8004318 <spiRead+0x64>)
 80042fa:	6838      	ldr	r0, [r7, #0]
 80042fc:	f002 fe02 	bl	8006f04 <memcpy>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8004300:	2201      	movs	r2, #1
 8004302:	2110      	movs	r1, #16
 8004304:	4803      	ldr	r0, [pc, #12]	; (8004314 <spiRead+0x60>)
 8004306:	f000 fceb 	bl	8004ce0 <HAL_GPIO_WritePin>
}
 800430a:	bf00      	nop
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40010800 	.word	0x40010800
 8004318:	2000046c 	.word	0x2000046c
 800431c:	200003c8 	.word	0x200003c8

08004320 <spiSetSpeed>:

static void spiSetSpeed(dwDeviceTypes_t *dev, dwSpiSpeed_t speed)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	70fb      	strb	r3, [r7, #3]
    if (speed == dwSpiSpeedLow)
 800432c:	78fb      	ldrb	r3, [r7, #3]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d106      	bne.n	8004340 <spiSetSpeed+0x20>
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004332:	4b08      	ldr	r3, [pc, #32]	; (8004354 <spiSetSpeed+0x34>)
 8004334:	2220      	movs	r2, #32
 8004336:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 8004338:	4806      	ldr	r0, [pc, #24]	; (8004354 <spiSetSpeed+0x34>)
 800433a:	f001 f8f9 	bl	8005530 <HAL_SPI_Init>
    else
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
        HAL_SPI_Init(&hspi1);
    }
}
 800433e:	e005      	b.n	800434c <spiSetSpeed+0x2c>
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004340:	4b04      	ldr	r3, [pc, #16]	; (8004354 <spiSetSpeed+0x34>)
 8004342:	2208      	movs	r2, #8
 8004344:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 8004346:	4803      	ldr	r0, [pc, #12]	; (8004354 <spiSetSpeed+0x34>)
 8004348:	f001 f8f2 	bl	8005530 <HAL_SPI_Init>
}
 800434c:	bf00      	nop
 800434e:	3708      	adds	r7, #8
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	200003c8 	.word	0x200003c8

08004358 <reset>:

static void reset(dwDeviceTypes_t *dev)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8004360:	2200      	movs	r2, #0
 8004362:	2102      	movs	r1, #2
 8004364:	4807      	ldr	r0, [pc, #28]	; (8004384 <reset+0x2c>)
 8004366:	f000 fcbb 	bl	8004ce0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800436a:	200a      	movs	r0, #10
 800436c:	f000 f950 	bl	8004610 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8004370:	2201      	movs	r2, #1
 8004372:	2102      	movs	r1, #2
 8004374:	4803      	ldr	r0, [pc, #12]	; (8004384 <reset+0x2c>)
 8004376:	f000 fcb3 	bl	8004ce0 <HAL_GPIO_WritePin>
}
 800437a:	bf00      	nop
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40010c00 	.word	0x40010c00

08004388 <delayms>:
    HAL_Delay(2);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
}

static void delayms(dwDeviceTypes_t *dev, unsigned int delay)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
    HAL_Delay(delay);
 8004392:	6838      	ldr	r0, [r7, #0]
 8004394:	f000 f93c 	bl	8004610 <HAL_Delay>
}
 8004398:	bf00      	nop
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <dwSpiRead>:
#include "dw_spi.h"

void dwSpiRead(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, void *data, size_t length)
{
 80043a0:	b590      	push	{r4, r7, lr}
 80043a2:	b089      	sub	sp, #36	; 0x24
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	607a      	str	r2, [r7, #4]
 80043aa:	603b      	str	r3, [r7, #0]
 80043ac:	460b      	mov	r3, r1
 80043ae:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 80043b0:	2301      	movs	r3, #1
 80043b2:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 80043b4:	7afb      	ldrb	r3, [r7, #11]
 80043b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d01c      	beq.n	80043fe <dwSpiRead+0x5e>
    {
        header[0] |= 0x40;
 80043c4:	7c3b      	ldrb	r3, [r7, #16]
 80043c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	09db      	lsrs	r3, r3, #7
 80043de:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 80043e0:	2302      	movs	r3, #2
 80043e2:	617b      	str	r3, [r7, #20]
        if (address != 0)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <dwSpiRead+0x5e>
        {
            header[1] |= 0x80;
 80043ea:	7c7b      	ldrb	r3, [r7, #17]
 80043ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 80043fa:	2303      	movs	r3, #3
 80043fc:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiRead(dev, header, headerLength, data, length);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681c      	ldr	r4, [r3, #0]
 8004404:	f107 0110 	add.w	r1, r7, #16
 8004408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	47a0      	blx	r4
}
 8004414:	bf00      	nop
 8004416:	371c      	adds	r7, #28
 8004418:	46bd      	mov	sp, r7
 800441a:	bd90      	pop	{r4, r7, pc}

0800441c <dwSpiRead16>:

uint16_t dwSpiRead16(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b088      	sub	sp, #32
 8004420:	af02      	add	r7, sp, #8
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	460b      	mov	r3, r1
 8004426:	607a      	str	r2, [r7, #4]
 8004428:	72fb      	strb	r3, [r7, #11]
    uint16_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 800442a:	f107 0316 	add.w	r3, r7, #22
 800442e:	7af9      	ldrb	r1, [r7, #11]
 8004430:	2202      	movs	r2, #2
 8004432:	9200      	str	r2, [sp, #0]
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f7ff ffb2 	bl	80043a0 <dwSpiRead>
    return data;
 800443c:	8afb      	ldrh	r3, [r7, #22]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3718      	adds	r7, #24
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <dwSpiRead32>:

uint32_t dwSpiRead32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b088      	sub	sp, #32
 800444a:	af02      	add	r7, sp, #8
 800444c:	60f8      	str	r0, [r7, #12]
 800444e:	460b      	mov	r3, r1
 8004450:	607a      	str	r2, [r7, #4]
 8004452:	72fb      	strb	r3, [r7, #11]
    uint32_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 8004454:	f107 0314 	add.w	r3, r7, #20
 8004458:	7af9      	ldrb	r1, [r7, #11]
 800445a:	2204      	movs	r2, #4
 800445c:	9200      	str	r2, [sp, #0]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f7ff ff9d 	bl	80043a0 <dwSpiRead>
    return data;
 8004466:	697b      	ldr	r3, [r7, #20]
}
 8004468:	4618      	mov	r0, r3
 800446a:	3718      	adds	r7, #24
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <dwSpiWrite>:

void dwSpiWrite(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, const void *data, size_t length)
{
 8004470:	b590      	push	{r4, r7, lr}
 8004472:	b089      	sub	sp, #36	; 0x24
 8004474:	af02      	add	r7, sp, #8
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	607a      	str	r2, [r7, #4]
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	460b      	mov	r3, r1
 800447e:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 8004480:	2301      	movs	r3, #1
 8004482:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 8004484:	7afb      	ldrb	r3, [r7, #11]
 8004486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800448a:	b2db      	uxtb	r3, r3
 800448c:	743b      	strb	r3, [r7, #16]
    header[0] |= 0x80;
 800448e:	7c3b      	ldrb	r3, [r7, #16]
 8004490:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004494:	b2db      	uxtb	r3, r3
 8004496:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d01c      	beq.n	80044d8 <dwSpiWrite+0x68>
    {
        header[0] |= 0x40;
 800449e:	7c3b      	ldrb	r3, [r7, #16]
 80044a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	09db      	lsrs	r3, r3, #7
 80044b8:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 80044ba:	2302      	movs	r3, #2
 80044bc:	617b      	str	r3, [r7, #20]
        if (address != 0)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d009      	beq.n	80044d8 <dwSpiWrite+0x68>
        {
            header[1] |= 0x80;
 80044c4:	7c7b      	ldrb	r3, [r7, #17]
 80044c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 80044d4:	2303      	movs	r3, #3
 80044d6:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiWrite(dev, header, headerLength, data, length);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	685c      	ldr	r4, [r3, #4]
 80044de:	f107 0110 	add.w	r1, r7, #16
 80044e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e4:	9300      	str	r3, [sp, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	47a0      	blx	r4
}
 80044ee:	bf00      	nop
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd90      	pop	{r4, r7, pc}

080044f6 <dwSpiWrite8>:

void dwSpiWrite8(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint8_t data)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b086      	sub	sp, #24
 80044fa:	af02      	add	r7, sp, #8
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	607a      	str	r2, [r7, #4]
 8004500:	461a      	mov	r2, r3
 8004502:	460b      	mov	r3, r1
 8004504:	72fb      	strb	r3, [r7, #11]
 8004506:	4613      	mov	r3, r2
 8004508:	72bb      	strb	r3, [r7, #10]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 800450a:	f107 030a 	add.w	r3, r7, #10
 800450e:	7af9      	ldrb	r1, [r7, #11]
 8004510:	2201      	movs	r2, #1
 8004512:	9200      	str	r2, [sp, #0]
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f7ff ffaa 	bl	8004470 <dwSpiWrite>
}
 800451c:	bf00      	nop
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <dwSpiWrite32>:

void dwSpiWrite32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint32_t data)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af02      	add	r7, sp, #8
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	607a      	str	r2, [r7, #4]
 800452e:	603b      	str	r3, [r7, #0]
 8004530:	460b      	mov	r3, r1
 8004532:	72fb      	strb	r3, [r7, #11]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 8004534:	463b      	mov	r3, r7
 8004536:	7af9      	ldrb	r1, [r7, #11]
 8004538:	2204      	movs	r2, #4
 800453a:	9200      	str	r2, [sp, #0]
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f7ff ff96 	bl	8004470 <dwSpiWrite>
}
 8004544:	bf00      	nop
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004550:	4b08      	ldr	r3, [pc, #32]	; (8004574 <HAL_Init+0x28>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a07      	ldr	r2, [pc, #28]	; (8004574 <HAL_Init+0x28>)
 8004556:	f043 0310 	orr.w	r3, r3, #16
 800455a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800455c:	2003      	movs	r0, #3
 800455e:	f000 f947 	bl	80047f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004562:	200f      	movs	r0, #15
 8004564:	f000 f808 	bl	8004578 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004568:	f7fd fb4c 	bl	8001c04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	40022000 	.word	0x40022000

08004578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004580:	4b12      	ldr	r3, [pc, #72]	; (80045cc <HAL_InitTick+0x54>)
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	4b12      	ldr	r3, [pc, #72]	; (80045d0 <HAL_InitTick+0x58>)
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	4619      	mov	r1, r3
 800458a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800458e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004592:	fbb2 f3f3 	udiv	r3, r2, r3
 8004596:	4618      	mov	r0, r3
 8004598:	f000 f95f 	bl	800485a <HAL_SYSTICK_Config>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e00e      	b.n	80045c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b0f      	cmp	r3, #15
 80045aa:	d80a      	bhi.n	80045c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045ac:	2200      	movs	r2, #0
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	f04f 30ff 	mov.w	r0, #4294967295
 80045b4:	f000 f927 	bl	8004806 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045b8:	4a06      	ldr	r2, [pc, #24]	; (80045d4 <HAL_InitTick+0x5c>)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045be:	2300      	movs	r3, #0
 80045c0:	e000      	b.n	80045c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	20000068 	.word	0x20000068
 80045d0:	20000084 	.word	0x20000084
 80045d4:	20000080 	.word	0x20000080

080045d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045dc:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <HAL_IncTick+0x1c>)
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	461a      	mov	r2, r3
 80045e2:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <HAL_IncTick+0x20>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4413      	add	r3, r2
 80045e8:	4a03      	ldr	r2, [pc, #12]	; (80045f8 <HAL_IncTick+0x20>)
 80045ea:	6013      	str	r3, [r2, #0]
}
 80045ec:	bf00      	nop
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr
 80045f4:	20000084 	.word	0x20000084
 80045f8:	200004ec 	.word	0x200004ec

080045fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
  return uwTick;
 8004600:	4b02      	ldr	r3, [pc, #8]	; (800460c <HAL_GetTick+0x10>)
 8004602:	681b      	ldr	r3, [r3, #0]
}
 8004604:	4618      	mov	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr
 800460c:	200004ec 	.word	0x200004ec

08004610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004618:	f7ff fff0 	bl	80045fc <HAL_GetTick>
 800461c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004628:	d005      	beq.n	8004636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800462a:	4b0a      	ldr	r3, [pc, #40]	; (8004654 <HAL_Delay+0x44>)
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4413      	add	r3, r2
 8004634:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004636:	bf00      	nop
 8004638:	f7ff ffe0 	bl	80045fc <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	429a      	cmp	r2, r3
 8004646:	d8f7      	bhi.n	8004638 <HAL_Delay+0x28>
  {
  }
}
 8004648:	bf00      	nop
 800464a:	bf00      	nop
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	20000084 	.word	0x20000084

08004658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f003 0307 	and.w	r3, r3, #7
 8004666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004668:	4b0c      	ldr	r3, [pc, #48]	; (800469c <__NVIC_SetPriorityGrouping+0x44>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004674:	4013      	ands	r3, r2
 8004676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004680:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800468a:	4a04      	ldr	r2, [pc, #16]	; (800469c <__NVIC_SetPriorityGrouping+0x44>)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	60d3      	str	r3, [r2, #12]
}
 8004690:	bf00      	nop
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	bc80      	pop	{r7}
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	e000ed00 	.word	0xe000ed00

080046a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046a4:	4b04      	ldr	r3, [pc, #16]	; (80046b8 <__NVIC_GetPriorityGrouping+0x18>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	0a1b      	lsrs	r3, r3, #8
 80046aa:	f003 0307 	and.w	r3, r3, #7
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bc80      	pop	{r7}
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	e000ed00 	.word	0xe000ed00

080046bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	db0b      	blt.n	80046e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046ce:	79fb      	ldrb	r3, [r7, #7]
 80046d0:	f003 021f 	and.w	r2, r3, #31
 80046d4:	4906      	ldr	r1, [pc, #24]	; (80046f0 <__NVIC_EnableIRQ+0x34>)
 80046d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046da:	095b      	lsrs	r3, r3, #5
 80046dc:	2001      	movs	r0, #1
 80046de:	fa00 f202 	lsl.w	r2, r0, r2
 80046e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046e6:	bf00      	nop
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr
 80046f0:	e000e100 	.word	0xe000e100

080046f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	4603      	mov	r3, r0
 80046fc:	6039      	str	r1, [r7, #0]
 80046fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004704:	2b00      	cmp	r3, #0
 8004706:	db0a      	blt.n	800471e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	b2da      	uxtb	r2, r3
 800470c:	490c      	ldr	r1, [pc, #48]	; (8004740 <__NVIC_SetPriority+0x4c>)
 800470e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004712:	0112      	lsls	r2, r2, #4
 8004714:	b2d2      	uxtb	r2, r2
 8004716:	440b      	add	r3, r1
 8004718:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800471c:	e00a      	b.n	8004734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	b2da      	uxtb	r2, r3
 8004722:	4908      	ldr	r1, [pc, #32]	; (8004744 <__NVIC_SetPriority+0x50>)
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	3b04      	subs	r3, #4
 800472c:	0112      	lsls	r2, r2, #4
 800472e:	b2d2      	uxtb	r2, r2
 8004730:	440b      	add	r3, r1
 8004732:	761a      	strb	r2, [r3, #24]
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	e000e100 	.word	0xe000e100
 8004744:	e000ed00 	.word	0xe000ed00

08004748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004748:	b480      	push	{r7}
 800474a:	b089      	sub	sp, #36	; 0x24
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f003 0307 	and.w	r3, r3, #7
 800475a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	f1c3 0307 	rsb	r3, r3, #7
 8004762:	2b04      	cmp	r3, #4
 8004764:	bf28      	it	cs
 8004766:	2304      	movcs	r3, #4
 8004768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	3304      	adds	r3, #4
 800476e:	2b06      	cmp	r3, #6
 8004770:	d902      	bls.n	8004778 <NVIC_EncodePriority+0x30>
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	3b03      	subs	r3, #3
 8004776:	e000      	b.n	800477a <NVIC_EncodePriority+0x32>
 8004778:	2300      	movs	r3, #0
 800477a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800477c:	f04f 32ff 	mov.w	r2, #4294967295
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	fa02 f303 	lsl.w	r3, r2, r3
 8004786:	43da      	mvns	r2, r3
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	401a      	ands	r2, r3
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004790:	f04f 31ff 	mov.w	r1, #4294967295
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	fa01 f303 	lsl.w	r3, r1, r3
 800479a:	43d9      	mvns	r1, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047a0:	4313      	orrs	r3, r2
         );
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3724      	adds	r7, #36	; 0x24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bc80      	pop	{r7}
 80047aa:	4770      	bx	lr

080047ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047bc:	d301      	bcc.n	80047c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047be:	2301      	movs	r3, #1
 80047c0:	e00f      	b.n	80047e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047c2:	4a0a      	ldr	r2, [pc, #40]	; (80047ec <SysTick_Config+0x40>)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	3b01      	subs	r3, #1
 80047c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047ca:	210f      	movs	r1, #15
 80047cc:	f04f 30ff 	mov.w	r0, #4294967295
 80047d0:	f7ff ff90 	bl	80046f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047d4:	4b05      	ldr	r3, [pc, #20]	; (80047ec <SysTick_Config+0x40>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047da:	4b04      	ldr	r3, [pc, #16]	; (80047ec <SysTick_Config+0x40>)
 80047dc:	2207      	movs	r2, #7
 80047de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	e000e010 	.word	0xe000e010

080047f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f7ff ff2d 	bl	8004658 <__NVIC_SetPriorityGrouping>
}
 80047fe:	bf00      	nop
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004806:	b580      	push	{r7, lr}
 8004808:	b086      	sub	sp, #24
 800480a:	af00      	add	r7, sp, #0
 800480c:	4603      	mov	r3, r0
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	607a      	str	r2, [r7, #4]
 8004812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004814:	2300      	movs	r3, #0
 8004816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004818:	f7ff ff42 	bl	80046a0 <__NVIC_GetPriorityGrouping>
 800481c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	68b9      	ldr	r1, [r7, #8]
 8004822:	6978      	ldr	r0, [r7, #20]
 8004824:	f7ff ff90 	bl	8004748 <NVIC_EncodePriority>
 8004828:	4602      	mov	r2, r0
 800482a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800482e:	4611      	mov	r1, r2
 8004830:	4618      	mov	r0, r3
 8004832:	f7ff ff5f 	bl	80046f4 <__NVIC_SetPriority>
}
 8004836:	bf00      	nop
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b082      	sub	sp, #8
 8004842:	af00      	add	r7, sp, #0
 8004844:	4603      	mov	r3, r0
 8004846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484c:	4618      	mov	r0, r3
 800484e:	f7ff ff35 	bl	80046bc <__NVIC_EnableIRQ>
}
 8004852:	bf00      	nop
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b082      	sub	sp, #8
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff ffa2 	bl	80047ac <SysTick_Config>
 8004868:	4603      	mov	r3, r0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004872:	b480      	push	{r7}
 8004874:	b085      	sub	sp, #20
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d008      	beq.n	800489c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2204      	movs	r2, #4
 800488e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e020      	b.n	80048de <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f022 020e 	bic.w	r2, r2, #14
 80048aa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 0201 	bic.w	r2, r2, #1
 80048ba:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c4:	2101      	movs	r1, #1
 80048c6:	fa01 f202 	lsl.w	r2, r1, r2
 80048ca:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3714      	adds	r7, #20
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bc80      	pop	{r7}
 80048e6:	4770      	bx	lr

080048e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d005      	beq.n	800490c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2204      	movs	r2, #4
 8004904:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	73fb      	strb	r3, [r7, #15]
 800490a:	e051      	b.n	80049b0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 020e 	bic.w	r2, r2, #14
 800491a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f022 0201 	bic.w	r2, r2, #1
 800492a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a22      	ldr	r2, [pc, #136]	; (80049bc <HAL_DMA_Abort_IT+0xd4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d029      	beq.n	800498a <HAL_DMA_Abort_IT+0xa2>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a21      	ldr	r2, [pc, #132]	; (80049c0 <HAL_DMA_Abort_IT+0xd8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d022      	beq.n	8004986 <HAL_DMA_Abort_IT+0x9e>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a1f      	ldr	r2, [pc, #124]	; (80049c4 <HAL_DMA_Abort_IT+0xdc>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d01a      	beq.n	8004980 <HAL_DMA_Abort_IT+0x98>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a1e      	ldr	r2, [pc, #120]	; (80049c8 <HAL_DMA_Abort_IT+0xe0>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d012      	beq.n	800497a <HAL_DMA_Abort_IT+0x92>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a1c      	ldr	r2, [pc, #112]	; (80049cc <HAL_DMA_Abort_IT+0xe4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00a      	beq.n	8004974 <HAL_DMA_Abort_IT+0x8c>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a1b      	ldr	r2, [pc, #108]	; (80049d0 <HAL_DMA_Abort_IT+0xe8>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d102      	bne.n	800496e <HAL_DMA_Abort_IT+0x86>
 8004968:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800496c:	e00e      	b.n	800498c <HAL_DMA_Abort_IT+0xa4>
 800496e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004972:	e00b      	b.n	800498c <HAL_DMA_Abort_IT+0xa4>
 8004974:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004978:	e008      	b.n	800498c <HAL_DMA_Abort_IT+0xa4>
 800497a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800497e:	e005      	b.n	800498c <HAL_DMA_Abort_IT+0xa4>
 8004980:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004984:	e002      	b.n	800498c <HAL_DMA_Abort_IT+0xa4>
 8004986:	2310      	movs	r3, #16
 8004988:	e000      	b.n	800498c <HAL_DMA_Abort_IT+0xa4>
 800498a:	2301      	movs	r3, #1
 800498c:	4a11      	ldr	r2, [pc, #68]	; (80049d4 <HAL_DMA_Abort_IT+0xec>)
 800498e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d003      	beq.n	80049b0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	4798      	blx	r3
    } 
  }
  return status;
 80049b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	40020008 	.word	0x40020008
 80049c0:	4002001c 	.word	0x4002001c
 80049c4:	40020030 	.word	0x40020030
 80049c8:	40020044 	.word	0x40020044
 80049cc:	40020058 	.word	0x40020058
 80049d0:	4002006c 	.word	0x4002006c
 80049d4:	40020000 	.word	0x40020000

080049d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049d8:	b480      	push	{r7}
 80049da:	b08b      	sub	sp, #44	; 0x2c
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049e2:	2300      	movs	r3, #0
 80049e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80049e6:	2300      	movs	r3, #0
 80049e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049ea:	e169      	b.n	8004cc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80049ec:	2201      	movs	r2, #1
 80049ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f0:	fa02 f303 	lsl.w	r3, r2, r3
 80049f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	4013      	ands	r3, r2
 80049fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	f040 8158 	bne.w	8004cba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	4a9a      	ldr	r2, [pc, #616]	; (8004c78 <HAL_GPIO_Init+0x2a0>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d05e      	beq.n	8004ad2 <HAL_GPIO_Init+0xfa>
 8004a14:	4a98      	ldr	r2, [pc, #608]	; (8004c78 <HAL_GPIO_Init+0x2a0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d875      	bhi.n	8004b06 <HAL_GPIO_Init+0x12e>
 8004a1a:	4a98      	ldr	r2, [pc, #608]	; (8004c7c <HAL_GPIO_Init+0x2a4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d058      	beq.n	8004ad2 <HAL_GPIO_Init+0xfa>
 8004a20:	4a96      	ldr	r2, [pc, #600]	; (8004c7c <HAL_GPIO_Init+0x2a4>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d86f      	bhi.n	8004b06 <HAL_GPIO_Init+0x12e>
 8004a26:	4a96      	ldr	r2, [pc, #600]	; (8004c80 <HAL_GPIO_Init+0x2a8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d052      	beq.n	8004ad2 <HAL_GPIO_Init+0xfa>
 8004a2c:	4a94      	ldr	r2, [pc, #592]	; (8004c80 <HAL_GPIO_Init+0x2a8>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d869      	bhi.n	8004b06 <HAL_GPIO_Init+0x12e>
 8004a32:	4a94      	ldr	r2, [pc, #592]	; (8004c84 <HAL_GPIO_Init+0x2ac>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d04c      	beq.n	8004ad2 <HAL_GPIO_Init+0xfa>
 8004a38:	4a92      	ldr	r2, [pc, #584]	; (8004c84 <HAL_GPIO_Init+0x2ac>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d863      	bhi.n	8004b06 <HAL_GPIO_Init+0x12e>
 8004a3e:	4a92      	ldr	r2, [pc, #584]	; (8004c88 <HAL_GPIO_Init+0x2b0>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d046      	beq.n	8004ad2 <HAL_GPIO_Init+0xfa>
 8004a44:	4a90      	ldr	r2, [pc, #576]	; (8004c88 <HAL_GPIO_Init+0x2b0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d85d      	bhi.n	8004b06 <HAL_GPIO_Init+0x12e>
 8004a4a:	2b12      	cmp	r3, #18
 8004a4c:	d82a      	bhi.n	8004aa4 <HAL_GPIO_Init+0xcc>
 8004a4e:	2b12      	cmp	r3, #18
 8004a50:	d859      	bhi.n	8004b06 <HAL_GPIO_Init+0x12e>
 8004a52:	a201      	add	r2, pc, #4	; (adr r2, 8004a58 <HAL_GPIO_Init+0x80>)
 8004a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a58:	08004ad3 	.word	0x08004ad3
 8004a5c:	08004aad 	.word	0x08004aad
 8004a60:	08004abf 	.word	0x08004abf
 8004a64:	08004b01 	.word	0x08004b01
 8004a68:	08004b07 	.word	0x08004b07
 8004a6c:	08004b07 	.word	0x08004b07
 8004a70:	08004b07 	.word	0x08004b07
 8004a74:	08004b07 	.word	0x08004b07
 8004a78:	08004b07 	.word	0x08004b07
 8004a7c:	08004b07 	.word	0x08004b07
 8004a80:	08004b07 	.word	0x08004b07
 8004a84:	08004b07 	.word	0x08004b07
 8004a88:	08004b07 	.word	0x08004b07
 8004a8c:	08004b07 	.word	0x08004b07
 8004a90:	08004b07 	.word	0x08004b07
 8004a94:	08004b07 	.word	0x08004b07
 8004a98:	08004b07 	.word	0x08004b07
 8004a9c:	08004ab5 	.word	0x08004ab5
 8004aa0:	08004ac9 	.word	0x08004ac9
 8004aa4:	4a79      	ldr	r2, [pc, #484]	; (8004c8c <HAL_GPIO_Init+0x2b4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d013      	beq.n	8004ad2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004aaa:	e02c      	b.n	8004b06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	623b      	str	r3, [r7, #32]
          break;
 8004ab2:	e029      	b.n	8004b08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	3304      	adds	r3, #4
 8004aba:	623b      	str	r3, [r7, #32]
          break;
 8004abc:	e024      	b.n	8004b08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	3308      	adds	r3, #8
 8004ac4:	623b      	str	r3, [r7, #32]
          break;
 8004ac6:	e01f      	b.n	8004b08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	330c      	adds	r3, #12
 8004ace:	623b      	str	r3, [r7, #32]
          break;
 8004ad0:	e01a      	b.n	8004b08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d102      	bne.n	8004ae0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004ada:	2304      	movs	r3, #4
 8004adc:	623b      	str	r3, [r7, #32]
          break;
 8004ade:	e013      	b.n	8004b08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d105      	bne.n	8004af4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004ae8:	2308      	movs	r3, #8
 8004aea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	69fa      	ldr	r2, [r7, #28]
 8004af0:	611a      	str	r2, [r3, #16]
          break;
 8004af2:	e009      	b.n	8004b08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004af4:	2308      	movs	r3, #8
 8004af6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	615a      	str	r2, [r3, #20]
          break;
 8004afe:	e003      	b.n	8004b08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b00:	2300      	movs	r3, #0
 8004b02:	623b      	str	r3, [r7, #32]
          break;
 8004b04:	e000      	b.n	8004b08 <HAL_GPIO_Init+0x130>
          break;
 8004b06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	2bff      	cmp	r3, #255	; 0xff
 8004b0c:	d801      	bhi.n	8004b12 <HAL_GPIO_Init+0x13a>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	e001      	b.n	8004b16 <HAL_GPIO_Init+0x13e>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	3304      	adds	r3, #4
 8004b16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	2bff      	cmp	r3, #255	; 0xff
 8004b1c:	d802      	bhi.n	8004b24 <HAL_GPIO_Init+0x14c>
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	e002      	b.n	8004b2a <HAL_GPIO_Init+0x152>
 8004b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b26:	3b08      	subs	r3, #8
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	210f      	movs	r1, #15
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	fa01 f303 	lsl.w	r3, r1, r3
 8004b38:	43db      	mvns	r3, r3
 8004b3a:	401a      	ands	r2, r3
 8004b3c:	6a39      	ldr	r1, [r7, #32]
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	fa01 f303 	lsl.w	r3, r1, r3
 8004b44:	431a      	orrs	r2, r3
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 80b1 	beq.w	8004cba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004b58:	4b4d      	ldr	r3, [pc, #308]	; (8004c90 <HAL_GPIO_Init+0x2b8>)
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	4a4c      	ldr	r2, [pc, #304]	; (8004c90 <HAL_GPIO_Init+0x2b8>)
 8004b5e:	f043 0301 	orr.w	r3, r3, #1
 8004b62:	6193      	str	r3, [r2, #24]
 8004b64:	4b4a      	ldr	r3, [pc, #296]	; (8004c90 <HAL_GPIO_Init+0x2b8>)
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	60bb      	str	r3, [r7, #8]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004b70:	4a48      	ldr	r2, [pc, #288]	; (8004c94 <HAL_GPIO_Init+0x2bc>)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	089b      	lsrs	r3, r3, #2
 8004b76:	3302      	adds	r3, #2
 8004b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b80:	f003 0303 	and.w	r3, r3, #3
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	220f      	movs	r2, #15
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	4013      	ands	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a40      	ldr	r2, [pc, #256]	; (8004c98 <HAL_GPIO_Init+0x2c0>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d013      	beq.n	8004bc4 <HAL_GPIO_Init+0x1ec>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a3f      	ldr	r2, [pc, #252]	; (8004c9c <HAL_GPIO_Init+0x2c4>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00d      	beq.n	8004bc0 <HAL_GPIO_Init+0x1e8>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a3e      	ldr	r2, [pc, #248]	; (8004ca0 <HAL_GPIO_Init+0x2c8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d007      	beq.n	8004bbc <HAL_GPIO_Init+0x1e4>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a3d      	ldr	r2, [pc, #244]	; (8004ca4 <HAL_GPIO_Init+0x2cc>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d101      	bne.n	8004bb8 <HAL_GPIO_Init+0x1e0>
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e006      	b.n	8004bc6 <HAL_GPIO_Init+0x1ee>
 8004bb8:	2304      	movs	r3, #4
 8004bba:	e004      	b.n	8004bc6 <HAL_GPIO_Init+0x1ee>
 8004bbc:	2302      	movs	r3, #2
 8004bbe:	e002      	b.n	8004bc6 <HAL_GPIO_Init+0x1ee>
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e000      	b.n	8004bc6 <HAL_GPIO_Init+0x1ee>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bc8:	f002 0203 	and.w	r2, r2, #3
 8004bcc:	0092      	lsls	r2, r2, #2
 8004bce:	4093      	lsls	r3, r2
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004bd6:	492f      	ldr	r1, [pc, #188]	; (8004c94 <HAL_GPIO_Init+0x2bc>)
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bda:	089b      	lsrs	r3, r3, #2
 8004bdc:	3302      	adds	r3, #2
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d006      	beq.n	8004bfe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004bf0:	4b2d      	ldr	r3, [pc, #180]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	492c      	ldr	r1, [pc, #176]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	608b      	str	r3, [r1, #8]
 8004bfc:	e006      	b.n	8004c0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004bfe:	4b2a      	ldr	r3, [pc, #168]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c00:	689a      	ldr	r2, [r3, #8]
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	43db      	mvns	r3, r3
 8004c06:	4928      	ldr	r1, [pc, #160]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c08:	4013      	ands	r3, r2
 8004c0a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d006      	beq.n	8004c26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004c18:	4b23      	ldr	r3, [pc, #140]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c1a:	68da      	ldr	r2, [r3, #12]
 8004c1c:	4922      	ldr	r1, [pc, #136]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60cb      	str	r3, [r1, #12]
 8004c24:	e006      	b.n	8004c34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004c26:	4b20      	ldr	r3, [pc, #128]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c28:	68da      	ldr	r2, [r3, #12]
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	491e      	ldr	r1, [pc, #120]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c30:	4013      	ands	r3, r2
 8004c32:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d006      	beq.n	8004c4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004c40:	4b19      	ldr	r3, [pc, #100]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	4918      	ldr	r1, [pc, #96]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	604b      	str	r3, [r1, #4]
 8004c4c:	e006      	b.n	8004c5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004c4e:	4b16      	ldr	r3, [pc, #88]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	43db      	mvns	r3, r3
 8004c56:	4914      	ldr	r1, [pc, #80]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c58:	4013      	ands	r3, r2
 8004c5a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d021      	beq.n	8004cac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004c68:	4b0f      	ldr	r3, [pc, #60]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	490e      	ldr	r1, [pc, #56]	; (8004ca8 <HAL_GPIO_Init+0x2d0>)
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	600b      	str	r3, [r1, #0]
 8004c74:	e021      	b.n	8004cba <HAL_GPIO_Init+0x2e2>
 8004c76:	bf00      	nop
 8004c78:	10320000 	.word	0x10320000
 8004c7c:	10310000 	.word	0x10310000
 8004c80:	10220000 	.word	0x10220000
 8004c84:	10210000 	.word	0x10210000
 8004c88:	10120000 	.word	0x10120000
 8004c8c:	10110000 	.word	0x10110000
 8004c90:	40021000 	.word	0x40021000
 8004c94:	40010000 	.word	0x40010000
 8004c98:	40010800 	.word	0x40010800
 8004c9c:	40010c00 	.word	0x40010c00
 8004ca0:	40011000 	.word	0x40011000
 8004ca4:	40011400 	.word	0x40011400
 8004ca8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004cac:	4b0b      	ldr	r3, [pc, #44]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	4909      	ldr	r1, [pc, #36]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f47f ae8e 	bne.w	80049ec <HAL_GPIO_Init+0x14>
  }
}
 8004cd0:	bf00      	nop
 8004cd2:	bf00      	nop
 8004cd4:	372c      	adds	r7, #44	; 0x2c
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bc80      	pop	{r7}
 8004cda:	4770      	bx	lr
 8004cdc:	40010400 	.word	0x40010400

08004ce0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	807b      	strh	r3, [r7, #2]
 8004cec:	4613      	mov	r3, r2
 8004cee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cf0:	787b      	ldrb	r3, [r7, #1]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d003      	beq.n	8004cfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cf6:	887a      	ldrh	r2, [r7, #2]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004cfc:	e003      	b.n	8004d06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004cfe:	887b      	ldrh	r3, [r7, #2]
 8004d00:	041a      	lsls	r2, r3, #16
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	611a      	str	r2, [r3, #16]
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr

08004d10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e272      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 8087 	beq.w	8004e3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d30:	4b92      	ldr	r3, [pc, #584]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	d00c      	beq.n	8004d56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d3c:	4b8f      	ldr	r3, [pc, #572]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f003 030c 	and.w	r3, r3, #12
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d112      	bne.n	8004d6e <HAL_RCC_OscConfig+0x5e>
 8004d48:	4b8c      	ldr	r3, [pc, #560]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d54:	d10b      	bne.n	8004d6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d56:	4b89      	ldr	r3, [pc, #548]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d06c      	beq.n	8004e3c <HAL_RCC_OscConfig+0x12c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d168      	bne.n	8004e3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e24c      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d76:	d106      	bne.n	8004d86 <HAL_RCC_OscConfig+0x76>
 8004d78:	4b80      	ldr	r3, [pc, #512]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a7f      	ldr	r2, [pc, #508]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d82:	6013      	str	r3, [r2, #0]
 8004d84:	e02e      	b.n	8004de4 <HAL_RCC_OscConfig+0xd4>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10c      	bne.n	8004da8 <HAL_RCC_OscConfig+0x98>
 8004d8e:	4b7b      	ldr	r3, [pc, #492]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a7a      	ldr	r2, [pc, #488]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	4b78      	ldr	r3, [pc, #480]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a77      	ldr	r2, [pc, #476]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004da0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	e01d      	b.n	8004de4 <HAL_RCC_OscConfig+0xd4>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004db0:	d10c      	bne.n	8004dcc <HAL_RCC_OscConfig+0xbc>
 8004db2:	4b72      	ldr	r3, [pc, #456]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a71      	ldr	r2, [pc, #452]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	4b6f      	ldr	r3, [pc, #444]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a6e      	ldr	r2, [pc, #440]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dc8:	6013      	str	r3, [r2, #0]
 8004dca:	e00b      	b.n	8004de4 <HAL_RCC_OscConfig+0xd4>
 8004dcc:	4b6b      	ldr	r3, [pc, #428]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a6a      	ldr	r2, [pc, #424]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	4b68      	ldr	r3, [pc, #416]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a67      	ldr	r2, [pc, #412]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004de2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d013      	beq.n	8004e14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dec:	f7ff fc06 	bl	80045fc <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004df4:	f7ff fc02 	bl	80045fc <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b64      	cmp	r3, #100	; 0x64
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e200      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e06:	4b5d      	ldr	r3, [pc, #372]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0f0      	beq.n	8004df4 <HAL_RCC_OscConfig+0xe4>
 8004e12:	e014      	b.n	8004e3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e14:	f7ff fbf2 	bl	80045fc <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e1c:	f7ff fbee 	bl	80045fc <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b64      	cmp	r3, #100	; 0x64
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e1ec      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e2e:	4b53      	ldr	r3, [pc, #332]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <HAL_RCC_OscConfig+0x10c>
 8004e3a:	e000      	b.n	8004e3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d063      	beq.n	8004f12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e4a:	4b4c      	ldr	r3, [pc, #304]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f003 030c 	and.w	r3, r3, #12
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00b      	beq.n	8004e6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e56:	4b49      	ldr	r3, [pc, #292]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f003 030c 	and.w	r3, r3, #12
 8004e5e:	2b08      	cmp	r3, #8
 8004e60:	d11c      	bne.n	8004e9c <HAL_RCC_OscConfig+0x18c>
 8004e62:	4b46      	ldr	r3, [pc, #280]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d116      	bne.n	8004e9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e6e:	4b43      	ldr	r3, [pc, #268]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d005      	beq.n	8004e86 <HAL_RCC_OscConfig+0x176>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d001      	beq.n	8004e86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e1c0      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e86:	4b3d      	ldr	r3, [pc, #244]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4939      	ldr	r1, [pc, #228]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e9a:	e03a      	b.n	8004f12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d020      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ea4:	4b36      	ldr	r3, [pc, #216]	; (8004f80 <HAL_RCC_OscConfig+0x270>)
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eaa:	f7ff fba7 	bl	80045fc <HAL_GetTick>
 8004eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eb0:	e008      	b.n	8004ec4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eb2:	f7ff fba3 	bl	80045fc <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e1a1      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec4:	4b2d      	ldr	r3, [pc, #180]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0f0      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed0:	4b2a      	ldr	r3, [pc, #168]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	4927      	ldr	r1, [pc, #156]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	600b      	str	r3, [r1, #0]
 8004ee4:	e015      	b.n	8004f12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ee6:	4b26      	ldr	r3, [pc, #152]	; (8004f80 <HAL_RCC_OscConfig+0x270>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eec:	f7ff fb86 	bl	80045fc <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ef4:	f7ff fb82 	bl	80045fc <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e180      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f06:	4b1d      	ldr	r3, [pc, #116]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f0      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0308 	and.w	r3, r3, #8
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d03a      	beq.n	8004f94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d019      	beq.n	8004f5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f26:	4b17      	ldr	r3, [pc, #92]	; (8004f84 <HAL_RCC_OscConfig+0x274>)
 8004f28:	2201      	movs	r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f2c:	f7ff fb66 	bl	80045fc <HAL_GetTick>
 8004f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f32:	e008      	b.n	8004f46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f34:	f7ff fb62 	bl	80045fc <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e160      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f46:	4b0d      	ldr	r3, [pc, #52]	; (8004f7c <HAL_RCC_OscConfig+0x26c>)
 8004f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0f0      	beq.n	8004f34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f52:	2001      	movs	r0, #1
 8004f54:	f000 face 	bl	80054f4 <RCC_Delay>
 8004f58:	e01c      	b.n	8004f94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f5a:	4b0a      	ldr	r3, [pc, #40]	; (8004f84 <HAL_RCC_OscConfig+0x274>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f60:	f7ff fb4c 	bl	80045fc <HAL_GetTick>
 8004f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f66:	e00f      	b.n	8004f88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f68:	f7ff fb48 	bl	80045fc <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d908      	bls.n	8004f88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e146      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
 8004f7a:	bf00      	nop
 8004f7c:	40021000 	.word	0x40021000
 8004f80:	42420000 	.word	0x42420000
 8004f84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f88:	4b92      	ldr	r3, [pc, #584]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	f003 0302 	and.w	r3, r3, #2
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e9      	bne.n	8004f68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0304 	and.w	r3, r3, #4
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 80a6 	beq.w	80050ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fa6:	4b8b      	ldr	r3, [pc, #556]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10d      	bne.n	8004fce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fb2:	4b88      	ldr	r3, [pc, #544]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	4a87      	ldr	r2, [pc, #540]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8004fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fbc:	61d3      	str	r3, [r2, #28]
 8004fbe:	4b85      	ldr	r3, [pc, #532]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc6:	60bb      	str	r3, [r7, #8]
 8004fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fce:	4b82      	ldr	r3, [pc, #520]	; (80051d8 <HAL_RCC_OscConfig+0x4c8>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d118      	bne.n	800500c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fda:	4b7f      	ldr	r3, [pc, #508]	; (80051d8 <HAL_RCC_OscConfig+0x4c8>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a7e      	ldr	r2, [pc, #504]	; (80051d8 <HAL_RCC_OscConfig+0x4c8>)
 8004fe0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fe6:	f7ff fb09 	bl	80045fc <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fec:	e008      	b.n	8005000 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fee:	f7ff fb05 	bl	80045fc <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b64      	cmp	r3, #100	; 0x64
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e103      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005000:	4b75      	ldr	r3, [pc, #468]	; (80051d8 <HAL_RCC_OscConfig+0x4c8>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005008:	2b00      	cmp	r3, #0
 800500a:	d0f0      	beq.n	8004fee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d106      	bne.n	8005022 <HAL_RCC_OscConfig+0x312>
 8005014:	4b6f      	ldr	r3, [pc, #444]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005016:	6a1b      	ldr	r3, [r3, #32]
 8005018:	4a6e      	ldr	r2, [pc, #440]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800501a:	f043 0301 	orr.w	r3, r3, #1
 800501e:	6213      	str	r3, [r2, #32]
 8005020:	e02d      	b.n	800507e <HAL_RCC_OscConfig+0x36e>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10c      	bne.n	8005044 <HAL_RCC_OscConfig+0x334>
 800502a:	4b6a      	ldr	r3, [pc, #424]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	4a69      	ldr	r2, [pc, #420]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005030:	f023 0301 	bic.w	r3, r3, #1
 8005034:	6213      	str	r3, [r2, #32]
 8005036:	4b67      	ldr	r3, [pc, #412]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	4a66      	ldr	r2, [pc, #408]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800503c:	f023 0304 	bic.w	r3, r3, #4
 8005040:	6213      	str	r3, [r2, #32]
 8005042:	e01c      	b.n	800507e <HAL_RCC_OscConfig+0x36e>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	2b05      	cmp	r3, #5
 800504a:	d10c      	bne.n	8005066 <HAL_RCC_OscConfig+0x356>
 800504c:	4b61      	ldr	r3, [pc, #388]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	4a60      	ldr	r2, [pc, #384]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005052:	f043 0304 	orr.w	r3, r3, #4
 8005056:	6213      	str	r3, [r2, #32]
 8005058:	4b5e      	ldr	r3, [pc, #376]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	4a5d      	ldr	r2, [pc, #372]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800505e:	f043 0301 	orr.w	r3, r3, #1
 8005062:	6213      	str	r3, [r2, #32]
 8005064:	e00b      	b.n	800507e <HAL_RCC_OscConfig+0x36e>
 8005066:	4b5b      	ldr	r3, [pc, #364]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	4a5a      	ldr	r2, [pc, #360]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800506c:	f023 0301 	bic.w	r3, r3, #1
 8005070:	6213      	str	r3, [r2, #32]
 8005072:	4b58      	ldr	r3, [pc, #352]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	4a57      	ldr	r2, [pc, #348]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005078:	f023 0304 	bic.w	r3, r3, #4
 800507c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d015      	beq.n	80050b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005086:	f7ff fab9 	bl	80045fc <HAL_GetTick>
 800508a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800508c:	e00a      	b.n	80050a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800508e:	f7ff fab5 	bl	80045fc <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	f241 3288 	movw	r2, #5000	; 0x1388
 800509c:	4293      	cmp	r3, r2
 800509e:	d901      	bls.n	80050a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e0b1      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a4:	4b4b      	ldr	r3, [pc, #300]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 80050a6:	6a1b      	ldr	r3, [r3, #32]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d0ee      	beq.n	800508e <HAL_RCC_OscConfig+0x37e>
 80050b0:	e014      	b.n	80050dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050b2:	f7ff faa3 	bl	80045fc <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050b8:	e00a      	b.n	80050d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ba:	f7ff fa9f 	bl	80045fc <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d901      	bls.n	80050d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e09b      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050d0:	4b40      	ldr	r3, [pc, #256]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 80050d2:	6a1b      	ldr	r3, [r3, #32]
 80050d4:	f003 0302 	and.w	r3, r3, #2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1ee      	bne.n	80050ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050dc:	7dfb      	ldrb	r3, [r7, #23]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d105      	bne.n	80050ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050e2:	4b3c      	ldr	r3, [pc, #240]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	4a3b      	ldr	r2, [pc, #236]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 80050e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	f000 8087 	beq.w	8005206 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050f8:	4b36      	ldr	r3, [pc, #216]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f003 030c 	and.w	r3, r3, #12
 8005100:	2b08      	cmp	r3, #8
 8005102:	d061      	beq.n	80051c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	2b02      	cmp	r3, #2
 800510a:	d146      	bne.n	800519a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800510c:	4b33      	ldr	r3, [pc, #204]	; (80051dc <HAL_RCC_OscConfig+0x4cc>)
 800510e:	2200      	movs	r2, #0
 8005110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005112:	f7ff fa73 	bl	80045fc <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511a:	f7ff fa6f 	bl	80045fc <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e06d      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800512c:	4b29      	ldr	r3, [pc, #164]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1f0      	bne.n	800511a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005140:	d108      	bne.n	8005154 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005142:	4b24      	ldr	r3, [pc, #144]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	4921      	ldr	r1, [pc, #132]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005150:	4313      	orrs	r3, r2
 8005152:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005154:	4b1f      	ldr	r3, [pc, #124]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a19      	ldr	r1, [r3, #32]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	430b      	orrs	r3, r1
 8005166:	491b      	ldr	r1, [pc, #108]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 8005168:	4313      	orrs	r3, r2
 800516a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800516c:	4b1b      	ldr	r3, [pc, #108]	; (80051dc <HAL_RCC_OscConfig+0x4cc>)
 800516e:	2201      	movs	r2, #1
 8005170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005172:	f7ff fa43 	bl	80045fc <HAL_GetTick>
 8005176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005178:	e008      	b.n	800518c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800517a:	f7ff fa3f 	bl	80045fc <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b02      	cmp	r3, #2
 8005186:	d901      	bls.n	800518c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e03d      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800518c:	4b11      	ldr	r3, [pc, #68]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d0f0      	beq.n	800517a <HAL_RCC_OscConfig+0x46a>
 8005198:	e035      	b.n	8005206 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800519a:	4b10      	ldr	r3, [pc, #64]	; (80051dc <HAL_RCC_OscConfig+0x4cc>)
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a0:	f7ff fa2c 	bl	80045fc <HAL_GetTick>
 80051a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051a6:	e008      	b.n	80051ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a8:	f7ff fa28 	bl	80045fc <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e026      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051ba:	4b06      	ldr	r3, [pc, #24]	; (80051d4 <HAL_RCC_OscConfig+0x4c4>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1f0      	bne.n	80051a8 <HAL_RCC_OscConfig+0x498>
 80051c6:	e01e      	b.n	8005206 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	69db      	ldr	r3, [r3, #28]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d107      	bne.n	80051e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e019      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
 80051d4:	40021000 	.word	0x40021000
 80051d8:	40007000 	.word	0x40007000
 80051dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051e0:	4b0b      	ldr	r3, [pc, #44]	; (8005210 <HAL_RCC_OscConfig+0x500>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d106      	bne.n	8005202 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051fe:	429a      	cmp	r2, r3
 8005200:	d001      	beq.n	8005206 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e000      	b.n	8005208 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	40021000 	.word	0x40021000

08005214 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d101      	bne.n	8005228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e0d0      	b.n	80053ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005228:	4b6a      	ldr	r3, [pc, #424]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	683a      	ldr	r2, [r7, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	d910      	bls.n	8005258 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005236:	4b67      	ldr	r3, [pc, #412]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f023 0207 	bic.w	r2, r3, #7
 800523e:	4965      	ldr	r1, [pc, #404]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	4313      	orrs	r3, r2
 8005244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005246:	4b63      	ldr	r3, [pc, #396]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	429a      	cmp	r2, r3
 8005252:	d001      	beq.n	8005258 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e0b8      	b.n	80053ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d020      	beq.n	80052a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0304 	and.w	r3, r3, #4
 800526c:	2b00      	cmp	r3, #0
 800526e:	d005      	beq.n	800527c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005270:	4b59      	ldr	r3, [pc, #356]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	4a58      	ldr	r2, [pc, #352]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005276:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800527a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0308 	and.w	r3, r3, #8
 8005284:	2b00      	cmp	r3, #0
 8005286:	d005      	beq.n	8005294 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005288:	4b53      	ldr	r3, [pc, #332]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	4a52      	ldr	r2, [pc, #328]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 800528e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005292:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005294:	4b50      	ldr	r3, [pc, #320]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	494d      	ldr	r1, [pc, #308]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0301 	and.w	r3, r3, #1
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d040      	beq.n	8005334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d107      	bne.n	80052ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ba:	4b47      	ldr	r3, [pc, #284]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d115      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e07f      	b.n	80053ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d107      	bne.n	80052e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052d2:	4b41      	ldr	r3, [pc, #260]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d109      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e073      	b.n	80053ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052e2:	4b3d      	ldr	r3, [pc, #244]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e06b      	b.n	80053ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052f2:	4b39      	ldr	r3, [pc, #228]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f023 0203 	bic.w	r2, r3, #3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	4936      	ldr	r1, [pc, #216]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005300:	4313      	orrs	r3, r2
 8005302:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005304:	f7ff f97a 	bl	80045fc <HAL_GetTick>
 8005308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800530a:	e00a      	b.n	8005322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800530c:	f7ff f976 	bl	80045fc <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	f241 3288 	movw	r2, #5000	; 0x1388
 800531a:	4293      	cmp	r3, r2
 800531c:	d901      	bls.n	8005322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e053      	b.n	80053ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005322:	4b2d      	ldr	r3, [pc, #180]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f003 020c 	and.w	r2, r3, #12
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	429a      	cmp	r2, r3
 8005332:	d1eb      	bne.n	800530c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005334:	4b27      	ldr	r3, [pc, #156]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0307 	and.w	r3, r3, #7
 800533c:	683a      	ldr	r2, [r7, #0]
 800533e:	429a      	cmp	r2, r3
 8005340:	d210      	bcs.n	8005364 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005342:	4b24      	ldr	r3, [pc, #144]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f023 0207 	bic.w	r2, r3, #7
 800534a:	4922      	ldr	r1, [pc, #136]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	4313      	orrs	r3, r2
 8005350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005352:	4b20      	ldr	r3, [pc, #128]	; (80053d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	429a      	cmp	r2, r3
 800535e:	d001      	beq.n	8005364 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e032      	b.n	80053ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0304 	and.w	r3, r3, #4
 800536c:	2b00      	cmp	r3, #0
 800536e:	d008      	beq.n	8005382 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005370:	4b19      	ldr	r3, [pc, #100]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	4916      	ldr	r1, [pc, #88]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 800537e:	4313      	orrs	r3, r2
 8005380:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0308 	and.w	r3, r3, #8
 800538a:	2b00      	cmp	r3, #0
 800538c:	d009      	beq.n	80053a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800538e:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	00db      	lsls	r3, r3, #3
 800539c:	490e      	ldr	r1, [pc, #56]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053a2:	f000 f821 	bl	80053e8 <HAL_RCC_GetSysClockFreq>
 80053a6:	4602      	mov	r2, r0
 80053a8:	4b0b      	ldr	r3, [pc, #44]	; (80053d8 <HAL_RCC_ClockConfig+0x1c4>)
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	091b      	lsrs	r3, r3, #4
 80053ae:	f003 030f 	and.w	r3, r3, #15
 80053b2:	490a      	ldr	r1, [pc, #40]	; (80053dc <HAL_RCC_ClockConfig+0x1c8>)
 80053b4:	5ccb      	ldrb	r3, [r1, r3]
 80053b6:	fa22 f303 	lsr.w	r3, r2, r3
 80053ba:	4a09      	ldr	r2, [pc, #36]	; (80053e0 <HAL_RCC_ClockConfig+0x1cc>)
 80053bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053be:	4b09      	ldr	r3, [pc, #36]	; (80053e4 <HAL_RCC_ClockConfig+0x1d0>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4618      	mov	r0, r3
 80053c4:	f7ff f8d8 	bl	8004578 <HAL_InitTick>

  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	40022000 	.word	0x40022000
 80053d8:	40021000 	.word	0x40021000
 80053dc:	0800bb30 	.word	0x0800bb30
 80053e0:	20000068 	.word	0x20000068
 80053e4:	20000080 	.word	0x20000080

080053e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
 80053f2:	2300      	movs	r3, #0
 80053f4:	60bb      	str	r3, [r7, #8]
 80053f6:	2300      	movs	r3, #0
 80053f8:	617b      	str	r3, [r7, #20]
 80053fa:	2300      	movs	r3, #0
 80053fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005402:	4b1e      	ldr	r3, [pc, #120]	; (800547c <HAL_RCC_GetSysClockFreq+0x94>)
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f003 030c 	and.w	r3, r3, #12
 800540e:	2b04      	cmp	r3, #4
 8005410:	d002      	beq.n	8005418 <HAL_RCC_GetSysClockFreq+0x30>
 8005412:	2b08      	cmp	r3, #8
 8005414:	d003      	beq.n	800541e <HAL_RCC_GetSysClockFreq+0x36>
 8005416:	e027      	b.n	8005468 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005418:	4b19      	ldr	r3, [pc, #100]	; (8005480 <HAL_RCC_GetSysClockFreq+0x98>)
 800541a:	613b      	str	r3, [r7, #16]
      break;
 800541c:	e027      	b.n	800546e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	0c9b      	lsrs	r3, r3, #18
 8005422:	f003 030f 	and.w	r3, r3, #15
 8005426:	4a17      	ldr	r2, [pc, #92]	; (8005484 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005428:	5cd3      	ldrb	r3, [r2, r3]
 800542a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d010      	beq.n	8005458 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005436:	4b11      	ldr	r3, [pc, #68]	; (800547c <HAL_RCC_GetSysClockFreq+0x94>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	0c5b      	lsrs	r3, r3, #17
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	4a11      	ldr	r2, [pc, #68]	; (8005488 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005442:	5cd3      	ldrb	r3, [r2, r3]
 8005444:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a0d      	ldr	r2, [pc, #52]	; (8005480 <HAL_RCC_GetSysClockFreq+0x98>)
 800544a:	fb03 f202 	mul.w	r2, r3, r2
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	fbb2 f3f3 	udiv	r3, r2, r3
 8005454:	617b      	str	r3, [r7, #20]
 8005456:	e004      	b.n	8005462 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a0c      	ldr	r2, [pc, #48]	; (800548c <HAL_RCC_GetSysClockFreq+0xa4>)
 800545c:	fb02 f303 	mul.w	r3, r2, r3
 8005460:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	613b      	str	r3, [r7, #16]
      break;
 8005466:	e002      	b.n	800546e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005468:	4b05      	ldr	r3, [pc, #20]	; (8005480 <HAL_RCC_GetSysClockFreq+0x98>)
 800546a:	613b      	str	r3, [r7, #16]
      break;
 800546c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800546e:	693b      	ldr	r3, [r7, #16]
}
 8005470:	4618      	mov	r0, r3
 8005472:	371c      	adds	r7, #28
 8005474:	46bd      	mov	sp, r7
 8005476:	bc80      	pop	{r7}
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	40021000 	.word	0x40021000
 8005480:	007a1200 	.word	0x007a1200
 8005484:	0800bb98 	.word	0x0800bb98
 8005488:	0800bba8 	.word	0x0800bba8
 800548c:	003d0900 	.word	0x003d0900

08005490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005490:	b480      	push	{r7}
 8005492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005494:	4b02      	ldr	r3, [pc, #8]	; (80054a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005496:	681b      	ldr	r3, [r3, #0]
}
 8005498:	4618      	mov	r0, r3
 800549a:	46bd      	mov	sp, r7
 800549c:	bc80      	pop	{r7}
 800549e:	4770      	bx	lr
 80054a0:	20000068 	.word	0x20000068

080054a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054a8:	f7ff fff2 	bl	8005490 <HAL_RCC_GetHCLKFreq>
 80054ac:	4602      	mov	r2, r0
 80054ae:	4b05      	ldr	r3, [pc, #20]	; (80054c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	0a1b      	lsrs	r3, r3, #8
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	4903      	ldr	r1, [pc, #12]	; (80054c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054ba:	5ccb      	ldrb	r3, [r1, r3]
 80054bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40021000 	.word	0x40021000
 80054c8:	0800bb40 	.word	0x0800bb40

080054cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054d0:	f7ff ffde 	bl	8005490 <HAL_RCC_GetHCLKFreq>
 80054d4:	4602      	mov	r2, r0
 80054d6:	4b05      	ldr	r3, [pc, #20]	; (80054ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	0adb      	lsrs	r3, r3, #11
 80054dc:	f003 0307 	and.w	r3, r3, #7
 80054e0:	4903      	ldr	r1, [pc, #12]	; (80054f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054e2:	5ccb      	ldrb	r3, [r1, r3]
 80054e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	40021000 	.word	0x40021000
 80054f0:	0800bb40 	.word	0x0800bb40

080054f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80054fc:	4b0a      	ldr	r3, [pc, #40]	; (8005528 <RCC_Delay+0x34>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a0a      	ldr	r2, [pc, #40]	; (800552c <RCC_Delay+0x38>)
 8005502:	fba2 2303 	umull	r2, r3, r2, r3
 8005506:	0a5b      	lsrs	r3, r3, #9
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	fb02 f303 	mul.w	r3, r2, r3
 800550e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005510:	bf00      	nop
  }
  while (Delay --);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	1e5a      	subs	r2, r3, #1
 8005516:	60fa      	str	r2, [r7, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1f9      	bne.n	8005510 <RCC_Delay+0x1c>
}
 800551c:	bf00      	nop
 800551e:	bf00      	nop
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	bc80      	pop	{r7}
 8005526:	4770      	bx	lr
 8005528:	20000068 	.word	0x20000068
 800552c:	10624dd3 	.word	0x10624dd3

08005530 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e076      	b.n	8005630 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	2b00      	cmp	r3, #0
 8005548:	d108      	bne.n	800555c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005552:	d009      	beq.n	8005568 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	61da      	str	r2, [r3, #28]
 800555a:	e005      	b.n	8005568 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	d106      	bne.n	8005588 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f7fc faec 	bl	8001b60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800559e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ba:	431a      	orrs	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	691b      	ldr	r3, [r3, #16]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	431a      	orrs	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055d8:	431a      	orrs	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055e2:	431a      	orrs	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ec:	ea42 0103 	orr.w	r1, r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	430a      	orrs	r2, r1
 80055fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	0c1a      	lsrs	r2, r3, #16
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f002 0204 	and.w	r2, r2, #4
 800560e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	69da      	ldr	r2, [r3, #28]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800561e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af00      	add	r7, sp, #0
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	603b      	str	r3, [r7, #0]
 8005644:	4613      	mov	r3, r2
 8005646:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005648:	2300      	movs	r3, #0
 800564a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005652:	2b01      	cmp	r3, #1
 8005654:	d101      	bne.n	800565a <HAL_SPI_Transmit+0x22>
 8005656:	2302      	movs	r3, #2
 8005658:	e12d      	b.n	80058b6 <HAL_SPI_Transmit+0x27e>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005662:	f7fe ffcb 	bl	80045fc <HAL_GetTick>
 8005666:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005668:	88fb      	ldrh	r3, [r7, #6]
 800566a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2b01      	cmp	r3, #1
 8005676:	d002      	beq.n	800567e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005678:	2302      	movs	r3, #2
 800567a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800567c:	e116      	b.n	80058ac <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d002      	beq.n	800568a <HAL_SPI_Transmit+0x52>
 8005684:	88fb      	ldrh	r3, [r7, #6]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800568e:	e10d      	b.n	80058ac <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2203      	movs	r2, #3
 8005694:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	68ba      	ldr	r2, [r7, #8]
 80056a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	88fa      	ldrh	r2, [r7, #6]
 80056a8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	88fa      	ldrh	r2, [r7, #6]
 80056ae:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056d6:	d10f      	bne.n	80056f8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056f6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005702:	2b40      	cmp	r3, #64	; 0x40
 8005704:	d007      	beq.n	8005716 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005714:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800571e:	d14f      	bne.n	80057c0 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d002      	beq.n	800572e <HAL_SPI_Transmit+0xf6>
 8005728:	8afb      	ldrh	r3, [r7, #22]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d142      	bne.n	80057b4 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005732:	881a      	ldrh	r2, [r3, #0]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573e:	1c9a      	adds	r2, r3, #2
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005748:	b29b      	uxth	r3, r3
 800574a:	3b01      	subs	r3, #1
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005752:	e02f      	b.n	80057b4 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	2b02      	cmp	r3, #2
 8005760:	d112      	bne.n	8005788 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005766:	881a      	ldrh	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005772:	1c9a      	adds	r2, r3, #2
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800577c:	b29b      	uxth	r3, r3
 800577e:	3b01      	subs	r3, #1
 8005780:	b29a      	uxth	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	86da      	strh	r2, [r3, #54]	; 0x36
 8005786:	e015      	b.n	80057b4 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005788:	f7fe ff38 	bl	80045fc <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	429a      	cmp	r2, r3
 8005796:	d803      	bhi.n	80057a0 <HAL_SPI_Transmit+0x168>
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579e:	d102      	bne.n	80057a6 <HAL_SPI_Transmit+0x16e>
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d106      	bne.n	80057b4 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80057b2:	e07b      	b.n	80058ac <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1ca      	bne.n	8005754 <HAL_SPI_Transmit+0x11c>
 80057be:	e050      	b.n	8005862 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d002      	beq.n	80057ce <HAL_SPI_Transmit+0x196>
 80057c8:	8afb      	ldrh	r3, [r7, #22]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d144      	bne.n	8005858 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	330c      	adds	r3, #12
 80057d8:	7812      	ldrb	r2, [r2, #0]
 80057da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e0:	1c5a      	adds	r2, r3, #1
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80057f4:	e030      	b.n	8005858 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b02      	cmp	r3, #2
 8005802:	d113      	bne.n	800582c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	330c      	adds	r3, #12
 800580e:	7812      	ldrb	r2, [r2, #0]
 8005810:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005816:	1c5a      	adds	r2, r3, #1
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005820:	b29b      	uxth	r3, r3
 8005822:	3b01      	subs	r3, #1
 8005824:	b29a      	uxth	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	86da      	strh	r2, [r3, #54]	; 0x36
 800582a:	e015      	b.n	8005858 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800582c:	f7fe fee6 	bl	80045fc <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	683a      	ldr	r2, [r7, #0]
 8005838:	429a      	cmp	r2, r3
 800583a:	d803      	bhi.n	8005844 <HAL_SPI_Transmit+0x20c>
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005842:	d102      	bne.n	800584a <HAL_SPI_Transmit+0x212>
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005856:	e029      	b.n	80058ac <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1c9      	bne.n	80057f6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005862:	69ba      	ldr	r2, [r7, #24]
 8005864:	6839      	ldr	r1, [r7, #0]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 fcd0 	bl	800620c <SPI_EndRxTxTransaction>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d002      	beq.n	8005878 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2220      	movs	r2, #32
 8005876:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10a      	bne.n	8005896 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005880:	2300      	movs	r3, #0
 8005882:	613b      	str	r3, [r7, #16]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	613b      	str	r3, [r7, #16]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	613b      	str	r3, [r7, #16]
 8005894:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800589a:	2b00      	cmp	r3, #0
 800589c:	d002      	beq.n	80058a4 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	77fb      	strb	r3, [r7, #31]
 80058a2:	e003      	b.n	80058ac <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80058b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3720      	adds	r7, #32
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058be:	b580      	push	{r7, lr}
 80058c0:	b088      	sub	sp, #32
 80058c2:	af02      	add	r7, sp, #8
 80058c4:	60f8      	str	r0, [r7, #12]
 80058c6:	60b9      	str	r1, [r7, #8]
 80058c8:	603b      	str	r3, [r7, #0]
 80058ca:	4613      	mov	r3, r2
 80058cc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d002      	beq.n	80058e4 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80058de:	2302      	movs	r3, #2
 80058e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058e2:	e0fb      	b.n	8005adc <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058ec:	d112      	bne.n	8005914 <HAL_SPI_Receive+0x56>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10e      	bne.n	8005914 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2204      	movs	r2, #4
 80058fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80058fe:	88fa      	ldrh	r2, [r7, #6]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	9300      	str	r3, [sp, #0]
 8005904:	4613      	mov	r3, r2
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f000 f8ef 	bl	8005aee <HAL_SPI_TransmitReceive>
 8005910:	4603      	mov	r3, r0
 8005912:	e0e8      	b.n	8005ae6 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_SPI_Receive+0x64>
 800591e:	2302      	movs	r3, #2
 8005920:	e0e1      	b.n	8005ae6 <HAL_SPI_Receive+0x228>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800592a:	f7fe fe67 	bl	80045fc <HAL_GetTick>
 800592e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_SPI_Receive+0x7e>
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d102      	bne.n	8005942 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005940:	e0cc      	b.n	8005adc <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2204      	movs	r2, #4
 8005946:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	88fa      	ldrh	r2, [r7, #6]
 800595a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	88fa      	ldrh	r2, [r7, #6]
 8005960:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005988:	d10f      	bne.n	80059aa <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005998:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80059a8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b4:	2b40      	cmp	r3, #64	; 0x40
 80059b6:	d007      	beq.n	80059c8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059c6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d16a      	bne.n	8005aa6 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80059d0:	e032      	b.n	8005a38 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f003 0301 	and.w	r3, r3, #1
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d115      	bne.n	8005a0c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f103 020c 	add.w	r2, r3, #12
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ec:	7812      	ldrb	r2, [r2, #0]
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f6:	1c5a      	adds	r2, r3, #1
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	3b01      	subs	r3, #1
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a0a:	e015      	b.n	8005a38 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a0c:	f7fe fdf6 	bl	80045fc <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	683a      	ldr	r2, [r7, #0]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d803      	bhi.n	8005a24 <HAL_SPI_Receive+0x166>
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a22:	d102      	bne.n	8005a2a <HAL_SPI_Receive+0x16c>
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d106      	bne.n	8005a38 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005a36:	e051      	b.n	8005adc <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1c7      	bne.n	80059d2 <HAL_SPI_Receive+0x114>
 8005a42:	e035      	b.n	8005ab0 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d113      	bne.n	8005a7a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68da      	ldr	r2, [r3, #12]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5c:	b292      	uxth	r2, r2
 8005a5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a64:	1c9a      	adds	r2, r3, #2
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a78:	e015      	b.n	8005aa6 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a7a:	f7fe fdbf 	bl	80045fc <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d803      	bhi.n	8005a92 <HAL_SPI_Receive+0x1d4>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d102      	bne.n	8005a98 <HAL_SPI_Receive+0x1da>
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d106      	bne.n	8005aa6 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005aa4:	e01a      	b.n	8005adc <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d1c9      	bne.n	8005a44 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	6839      	ldr	r1, [r7, #0]
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f000 fb57 	bl	8006168 <SPI_EndRxTransaction>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d002      	beq.n	8005ac6 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	75fb      	strb	r3, [r7, #23]
 8005ad2:	e003      	b.n	8005adc <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3718      	adds	r7, #24
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b08c      	sub	sp, #48	; 0x30
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	60b9      	str	r1, [r7, #8]
 8005af8:	607a      	str	r2, [r7, #4]
 8005afa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005afc:	2301      	movs	r3, #1
 8005afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d101      	bne.n	8005b14 <HAL_SPI_TransmitReceive+0x26>
 8005b10:	2302      	movs	r3, #2
 8005b12:	e198      	b.n	8005e46 <HAL_SPI_TransmitReceive+0x358>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b1c:	f7fe fd6e 	bl	80045fc <HAL_GetTick>
 8005b20:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b32:	887b      	ldrh	r3, [r7, #2]
 8005b34:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d00f      	beq.n	8005b5e <HAL_SPI_TransmitReceive+0x70>
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b44:	d107      	bne.n	8005b56 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d103      	bne.n	8005b56 <HAL_SPI_TransmitReceive+0x68>
 8005b4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b52:	2b04      	cmp	r3, #4
 8005b54:	d003      	beq.n	8005b5e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005b56:	2302      	movs	r3, #2
 8005b58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b5c:	e16d      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <HAL_SPI_TransmitReceive+0x82>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <HAL_SPI_TransmitReceive+0x82>
 8005b6a:	887b      	ldrh	r3, [r7, #2]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d103      	bne.n	8005b78 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b76:	e160      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d003      	beq.n	8005b8c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2205      	movs	r2, #5
 8005b88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	887a      	ldrh	r2, [r7, #2]
 8005b9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	887a      	ldrh	r2, [r7, #2]
 8005ba2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	887a      	ldrh	r2, [r7, #2]
 8005bae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	887a      	ldrh	r2, [r7, #2]
 8005bb4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bcc:	2b40      	cmp	r3, #64	; 0x40
 8005bce:	d007      	beq.n	8005be0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005be8:	d17c      	bne.n	8005ce4 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <HAL_SPI_TransmitReceive+0x10a>
 8005bf2:	8b7b      	ldrh	r3, [r7, #26]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d16a      	bne.n	8005cce <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfc:	881a      	ldrh	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c08:	1c9a      	adds	r2, r3, #2
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	3b01      	subs	r3, #1
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c1c:	e057      	b.n	8005cce <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d11b      	bne.n	8005c64 <HAL_SPI_TransmitReceive+0x176>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d016      	beq.n	8005c64 <HAL_SPI_TransmitReceive+0x176>
 8005c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d113      	bne.n	8005c64 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c40:	881a      	ldrh	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c4c:	1c9a      	adds	r2, r3, #2
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d119      	bne.n	8005ca6 <HAL_SPI_TransmitReceive+0x1b8>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d014      	beq.n	8005ca6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c86:	b292      	uxth	r2, r2
 8005c88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c8e:	1c9a      	adds	r2, r3, #2
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ca6:	f7fe fca9 	bl	80045fc <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d80b      	bhi.n	8005cce <HAL_SPI_TransmitReceive+0x1e0>
 8005cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cbc:	d007      	beq.n	8005cce <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005ccc:	e0b5      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1a2      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x130>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d19d      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x130>
 8005ce2:	e080      	b.n	8005de6 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <HAL_SPI_TransmitReceive+0x204>
 8005cec:	8b7b      	ldrh	r3, [r7, #26]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d16f      	bne.n	8005dd2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	330c      	adds	r3, #12
 8005cfc:	7812      	ldrb	r2, [r2, #0]
 8005cfe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	3b01      	subs	r3, #1
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d18:	e05b      	b.n	8005dd2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	d11c      	bne.n	8005d62 <HAL_SPI_TransmitReceive+0x274>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d017      	beq.n	8005d62 <HAL_SPI_TransmitReceive+0x274>
 8005d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d114      	bne.n	8005d62 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	330c      	adds	r3, #12
 8005d42:	7812      	ldrb	r2, [r2, #0]
 8005d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f003 0301 	and.w	r3, r3, #1
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d119      	bne.n	8005da4 <HAL_SPI_TransmitReceive+0x2b6>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d014      	beq.n	8005da4 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68da      	ldr	r2, [r3, #12]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d84:	b2d2      	uxtb	r2, r2
 8005d86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005da0:	2301      	movs	r3, #1
 8005da2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005da4:	f7fe fc2a 	bl	80045fc <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d803      	bhi.n	8005dbc <HAL_SPI_TransmitReceive+0x2ce>
 8005db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dba:	d102      	bne.n	8005dc2 <HAL_SPI_TransmitReceive+0x2d4>
 8005dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d107      	bne.n	8005dd2 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005dd0:	e033      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d19e      	bne.n	8005d1a <HAL_SPI_TransmitReceive+0x22c>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d199      	bne.n	8005d1a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 fa0e 	bl	800620c <SPI_EndRxTxTransaction>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d006      	beq.n	8005e04 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005e02:	e01a      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10a      	bne.n	8005e22 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	617b      	str	r3, [r7, #20]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	617b      	str	r3, [r7, #20]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	617b      	str	r3, [r7, #20]
 8005e20:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e30:	e003      	b.n	8005e3a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3730      	adds	r7, #48	; 0x30
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
	...

08005e50 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	099b      	lsrs	r3, r3, #6
 8005e6c:	f003 0301 	and.w	r3, r3, #1
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10f      	bne.n	8005e94 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00a      	beq.n	8005e94 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	099b      	lsrs	r3, r3, #6
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d004      	beq.n	8005e94 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	4798      	blx	r3
    return;
 8005e92:	e0be      	b.n	8006012 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	085b      	lsrs	r3, r3, #1
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00a      	beq.n	8005eb6 <HAL_SPI_IRQHandler+0x66>
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	09db      	lsrs	r3, r3, #7
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d004      	beq.n	8005eb6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	4798      	blx	r3
    return;
 8005eb4:	e0ad      	b.n	8006012 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	095b      	lsrs	r3, r3, #5
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d106      	bne.n	8005ed0 <HAL_SPI_IRQHandler+0x80>
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	099b      	lsrs	r3, r3, #6
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f000 80a1 	beq.w	8006012 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	095b      	lsrs	r3, r3, #5
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 809a 	beq.w	8006012 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	099b      	lsrs	r3, r3, #6
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d023      	beq.n	8005f32 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d011      	beq.n	8005f1a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005efa:	f043 0204 	orr.w	r2, r3, #4
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f02:	2300      	movs	r3, #0
 8005f04:	617b      	str	r3, [r7, #20]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	617b      	str	r3, [r7, #20]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	617b      	str	r3, [r7, #20]
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	e00b      	b.n	8005f32 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	613b      	str	r3, [r7, #16]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	613b      	str	r3, [r7, #16]
 8005f2e:	693b      	ldr	r3, [r7, #16]
        return;
 8005f30:	e06f      	b.n	8006012 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	095b      	lsrs	r3, r3, #5
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d014      	beq.n	8005f68 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f42:	f043 0201 	orr.w	r2, r3, #1
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	60fb      	str	r3, [r7, #12]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f64:	601a      	str	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d04f      	beq.n	8006010 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f7e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	f003 0302 	and.w	r3, r3, #2
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d104      	bne.n	8005f9c <HAL_SPI_IRQHandler+0x14c>
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d034      	beq.n	8006006 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0203 	bic.w	r2, r2, #3
 8005faa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d011      	beq.n	8005fd8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fb8:	4a17      	ldr	r2, [pc, #92]	; (8006018 <HAL_SPI_IRQHandler+0x1c8>)
 8005fba:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7fe fc91 	bl	80048e8 <HAL_DMA_Abort_IT>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d005      	beq.n	8005fd8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d016      	beq.n	800600e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fe4:	4a0c      	ldr	r2, [pc, #48]	; (8006018 <HAL_SPI_IRQHandler+0x1c8>)
 8005fe6:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7fe fc7b 	bl	80048e8 <HAL_DMA_Abort_IT>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00a      	beq.n	800600e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ffc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006004:	e003      	b.n	800600e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 f808 	bl	800601c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800600c:	e000      	b.n	8006010 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800600e:	bf00      	nop
    return;
 8006010:	bf00      	nop
  }
}
 8006012:	3720      	adds	r7, #32
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	0800602f 	.word	0x0800602f

0800601c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006024:	bf00      	nop
 8006026:	370c      	adds	r7, #12
 8006028:	46bd      	mov	sp, r7
 800602a:	bc80      	pop	{r7}
 800602c:	4770      	bx	lr

0800602e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b084      	sub	sp, #16
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f7ff ffe7 	bl	800601c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800604e:	bf00      	nop
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
	...

08006058 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b088      	sub	sp, #32
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	603b      	str	r3, [r7, #0]
 8006064:	4613      	mov	r3, r2
 8006066:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006068:	f7fe fac8 	bl	80045fc <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006070:	1a9b      	subs	r3, r3, r2
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	4413      	add	r3, r2
 8006076:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006078:	f7fe fac0 	bl	80045fc <HAL_GetTick>
 800607c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800607e:	4b39      	ldr	r3, [pc, #228]	; (8006164 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	015b      	lsls	r3, r3, #5
 8006084:	0d1b      	lsrs	r3, r3, #20
 8006086:	69fa      	ldr	r2, [r7, #28]
 8006088:	fb02 f303 	mul.w	r3, r2, r3
 800608c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800608e:	e054      	b.n	800613a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006096:	d050      	beq.n	800613a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006098:	f7fe fab0 	bl	80045fc <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	69fa      	ldr	r2, [r7, #28]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d902      	bls.n	80060ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d13d      	bne.n	800612a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060c6:	d111      	bne.n	80060ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060d0:	d004      	beq.n	80060dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060da:	d107      	bne.n	80060ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060f4:	d10f      	bne.n	8006116 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006114:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e017      	b.n	800615a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006130:	2300      	movs	r3, #0
 8006132:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	3b01      	subs	r3, #1
 8006138:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	4013      	ands	r3, r2
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	429a      	cmp	r2, r3
 8006148:	bf0c      	ite	eq
 800614a:	2301      	moveq	r3, #1
 800614c:	2300      	movne	r3, #0
 800614e:	b2db      	uxtb	r3, r3
 8006150:	461a      	mov	r2, r3
 8006152:	79fb      	ldrb	r3, [r7, #7]
 8006154:	429a      	cmp	r2, r3
 8006156:	d19b      	bne.n	8006090 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3720      	adds	r7, #32
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	20000068 	.word	0x20000068

08006168 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af02      	add	r7, sp, #8
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800617c:	d111      	bne.n	80061a2 <SPI_EndRxTransaction+0x3a>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006186:	d004      	beq.n	8006192 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006190:	d107      	bne.n	80061a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061a0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061aa:	d117      	bne.n	80061dc <SPI_EndRxTransaction+0x74>
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061b4:	d112      	bne.n	80061dc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	9300      	str	r3, [sp, #0]
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2200      	movs	r2, #0
 80061be:	2101      	movs	r1, #1
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f7ff ff49 	bl	8006058 <SPI_WaitFlagStateUntilTimeout>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01a      	beq.n	8006202 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061d0:	f043 0220 	orr.w	r2, r3, #32
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e013      	b.n	8006204 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	2200      	movs	r2, #0
 80061e4:	2180      	movs	r1, #128	; 0x80
 80061e6:	68f8      	ldr	r0, [r7, #12]
 80061e8:	f7ff ff36 	bl	8006058 <SPI_WaitFlagStateUntilTimeout>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d007      	beq.n	8006202 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061f6:	f043 0220 	orr.w	r2, r3, #32
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e000      	b.n	8006204 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b086      	sub	sp, #24
 8006210:	af02      	add	r7, sp, #8
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	9300      	str	r3, [sp, #0]
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	2200      	movs	r2, #0
 8006220:	2180      	movs	r1, #128	; 0x80
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f7ff ff18 	bl	8006058 <SPI_WaitFlagStateUntilTimeout>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d007      	beq.n	800623e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006232:	f043 0220 	orr.w	r2, r3, #32
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e000      	b.n	8006240 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e042      	b.n	80062e0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d106      	bne.n	8006274 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7fb fe26 	bl	8001ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2224      	movs	r2, #36	; 0x24
 8006278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800628a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 fd71 	bl	8006d74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	691a      	ldr	r2, [r3, #16]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80062a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	695a      	ldr	r2, [r3, #20]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80062b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68da      	ldr	r2, [r3, #12]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2220      	movs	r2, #32
 80062cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3708      	adds	r7, #8
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08a      	sub	sp, #40	; 0x28
 80062ec:	af02      	add	r7, sp, #8
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	603b      	str	r3, [r7, #0]
 80062f4:	4613      	mov	r3, r2
 80062f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006302:	b2db      	uxtb	r3, r3
 8006304:	2b20      	cmp	r3, #32
 8006306:	d16d      	bne.n	80063e4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <HAL_UART_Transmit+0x2c>
 800630e:	88fb      	ldrh	r3, [r7, #6]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e066      	b.n	80063e6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2221      	movs	r2, #33	; 0x21
 8006322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006326:	f7fe f969 	bl	80045fc <HAL_GetTick>
 800632a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	88fa      	ldrh	r2, [r7, #6]
 8006330:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	88fa      	ldrh	r2, [r7, #6]
 8006336:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006340:	d108      	bne.n	8006354 <HAL_UART_Transmit+0x6c>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d104      	bne.n	8006354 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800634a:	2300      	movs	r3, #0
 800634c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	61bb      	str	r3, [r7, #24]
 8006352:	e003      	b.n	800635c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006358:	2300      	movs	r3, #0
 800635a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800635c:	e02a      	b.n	80063b4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	2200      	movs	r2, #0
 8006366:	2180      	movs	r1, #128	; 0x80
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 faf9 	bl	8006960 <UART_WaitOnFlagUntilTimeout>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e036      	b.n	80063e6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10b      	bne.n	8006396 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	881b      	ldrh	r3, [r3, #0]
 8006382:	461a      	mov	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800638c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	3302      	adds	r3, #2
 8006392:	61bb      	str	r3, [r7, #24]
 8006394:	e007      	b.n	80063a6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	781a      	ldrb	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	3301      	adds	r3, #1
 80063a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	3b01      	subs	r3, #1
 80063ae:	b29a      	uxth	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1cf      	bne.n	800635e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	2200      	movs	r2, #0
 80063c6:	2140      	movs	r1, #64	; 0x40
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 fac9 	bl	8006960 <UART_WaitOnFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e006      	b.n	80063e6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2220      	movs	r2, #32
 80063dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80063e0:	2300      	movs	r3, #0
 80063e2:	e000      	b.n	80063e6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80063e4:	2302      	movs	r3, #2
  }
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3720      	adds	r7, #32
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
	...

080063f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b0ba      	sub	sp, #232	; 0xe8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006416:	2300      	movs	r3, #0
 8006418:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800641c:	2300      	movs	r3, #0
 800641e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006426:	f003 030f 	and.w	r3, r3, #15
 800642a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800642e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10f      	bne.n	8006456 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800643a:	f003 0320 	and.w	r3, r3, #32
 800643e:	2b00      	cmp	r3, #0
 8006440:	d009      	beq.n	8006456 <HAL_UART_IRQHandler+0x66>
 8006442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fbd1 	bl	8006bf6 <UART_Receive_IT>
      return;
 8006454:	e25b      	b.n	800690e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006456:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 80de 	beq.w	800661c <HAL_UART_IRQHandler+0x22c>
 8006460:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006464:	f003 0301 	and.w	r3, r3, #1
 8006468:	2b00      	cmp	r3, #0
 800646a:	d106      	bne.n	800647a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800646c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006470:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006474:	2b00      	cmp	r3, #0
 8006476:	f000 80d1 	beq.w	800661c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800647a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00b      	beq.n	800649e <HAL_UART_IRQHandler+0xae>
 8006486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800648a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800648e:	2b00      	cmp	r3, #0
 8006490:	d005      	beq.n	800649e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006496:	f043 0201 	orr.w	r2, r3, #1
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800649e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064a2:	f003 0304 	and.w	r3, r3, #4
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00b      	beq.n	80064c2 <HAL_UART_IRQHandler+0xd2>
 80064aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ae:	f003 0301 	and.w	r3, r3, #1
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d005      	beq.n	80064c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ba:	f043 0202 	orr.w	r2, r3, #2
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00b      	beq.n	80064e6 <HAL_UART_IRQHandler+0xf6>
 80064ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064d2:	f003 0301 	and.w	r3, r3, #1
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d005      	beq.n	80064e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064de:	f043 0204 	orr.w	r2, r3, #4
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ea:	f003 0308 	and.w	r3, r3, #8
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d011      	beq.n	8006516 <HAL_UART_IRQHandler+0x126>
 80064f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064f6:	f003 0320 	and.w	r3, r3, #32
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d105      	bne.n	800650a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80064fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	2b00      	cmp	r3, #0
 8006508:	d005      	beq.n	8006516 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800650e:	f043 0208 	orr.w	r2, r3, #8
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800651a:	2b00      	cmp	r3, #0
 800651c:	f000 81f2 	beq.w	8006904 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006524:	f003 0320 	and.w	r3, r3, #32
 8006528:	2b00      	cmp	r3, #0
 800652a:	d008      	beq.n	800653e <HAL_UART_IRQHandler+0x14e>
 800652c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006530:	f003 0320 	and.w	r3, r3, #32
 8006534:	2b00      	cmp	r3, #0
 8006536:	d002      	beq.n	800653e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fb5c 	bl	8006bf6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006548:	2b00      	cmp	r3, #0
 800654a:	bf14      	ite	ne
 800654c:	2301      	movne	r3, #1
 800654e:	2300      	moveq	r3, #0
 8006550:	b2db      	uxtb	r3, r3
 8006552:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800655a:	f003 0308 	and.w	r3, r3, #8
 800655e:	2b00      	cmp	r3, #0
 8006560:	d103      	bne.n	800656a <HAL_UART_IRQHandler+0x17a>
 8006562:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006566:	2b00      	cmp	r3, #0
 8006568:	d04f      	beq.n	800660a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 fa66 	bl	8006a3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800657a:	2b00      	cmp	r3, #0
 800657c:	d041      	beq.n	8006602 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	3314      	adds	r3, #20
 8006584:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006588:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006594:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800659c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	3314      	adds	r3, #20
 80065a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80065aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80065ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80065b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80065c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1d9      	bne.n	800657e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d013      	beq.n	80065fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065d6:	4a7e      	ldr	r2, [pc, #504]	; (80067d0 <HAL_UART_IRQHandler+0x3e0>)
 80065d8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065de:	4618      	mov	r0, r3
 80065e0:	f7fe f982 	bl	80048e8 <HAL_DMA_Abort_IT>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d016      	beq.n	8006618 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80065f4:	4610      	mov	r0, r2
 80065f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065f8:	e00e      	b.n	8006618 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f99c 	bl	8006938 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006600:	e00a      	b.n	8006618 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 f998 	bl	8006938 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006608:	e006      	b.n	8006618 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f994 	bl	8006938 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006616:	e175      	b.n	8006904 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006618:	bf00      	nop
    return;
 800661a:	e173      	b.n	8006904 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006620:	2b01      	cmp	r3, #1
 8006622:	f040 814f 	bne.w	80068c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800662a:	f003 0310 	and.w	r3, r3, #16
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 8148 	beq.w	80068c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006638:	f003 0310 	and.w	r3, r3, #16
 800663c:	2b00      	cmp	r3, #0
 800663e:	f000 8141 	beq.w	80068c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006642:	2300      	movs	r3, #0
 8006644:	60bb      	str	r3, [r7, #8]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	60bb      	str	r3, [r7, #8]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	60bb      	str	r3, [r7, #8]
 8006656:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006662:	2b00      	cmp	r3, #0
 8006664:	f000 80b6 	beq.w	80067d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006674:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006678:	2b00      	cmp	r3, #0
 800667a:	f000 8145 	beq.w	8006908 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006682:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006686:	429a      	cmp	r2, r3
 8006688:	f080 813e 	bcs.w	8006908 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006692:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006698:	699b      	ldr	r3, [r3, #24]
 800669a:	2b20      	cmp	r3, #32
 800669c:	f000 8088 	beq.w	80067b0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	330c      	adds	r3, #12
 80066a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80066ae:	e853 3f00 	ldrex	r3, [r3]
 80066b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80066b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066be:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	330c      	adds	r3, #12
 80066c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80066cc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80066d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80066d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80066dc:	e841 2300 	strex	r3, r2, [r1]
 80066e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80066e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1d9      	bne.n	80066a0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	3314      	adds	r3, #20
 80066f2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066f6:	e853 3f00 	ldrex	r3, [r3]
 80066fa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80066fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066fe:	f023 0301 	bic.w	r3, r3, #1
 8006702:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3314      	adds	r3, #20
 800670c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006710:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006714:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006716:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006718:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800671c:	e841 2300 	strex	r3, r2, [r1]
 8006720:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006722:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e1      	bne.n	80066ec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	3314      	adds	r3, #20
 800672e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006738:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800673a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800673e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3314      	adds	r3, #20
 8006748:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800674c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800674e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006750:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006752:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006754:	e841 2300 	strex	r3, r2, [r1]
 8006758:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800675a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1e3      	bne.n	8006728 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2220      	movs	r2, #32
 8006764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	330c      	adds	r3, #12
 8006774:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006776:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800677e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006780:	f023 0310 	bic.w	r3, r3, #16
 8006784:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	330c      	adds	r3, #12
 800678e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006792:	65ba      	str	r2, [r7, #88]	; 0x58
 8006794:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006796:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006798:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800679a:	e841 2300 	strex	r3, r2, [r1]
 800679e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1e3      	bne.n	800676e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7fe f861 	bl	8004872 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2202      	movs	r2, #2
 80067b4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067be:	b29b      	uxth	r3, r3
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	4619      	mov	r1, r3
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f8bf 	bl	800694a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067cc:	e09c      	b.n	8006908 <HAL_UART_IRQHandler+0x518>
 80067ce:	bf00      	nop
 80067d0:	08006b01 	.word	0x08006b01
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067dc:	b29b      	uxth	r3, r3
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f000 808e 	beq.w	800690c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80067f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f000 8089 	beq.w	800690c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	330c      	adds	r3, #12
 8006800:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006804:	e853 3f00 	ldrex	r3, [r3]
 8006808:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800680a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800680c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006810:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	330c      	adds	r3, #12
 800681a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800681e:	647a      	str	r2, [r7, #68]	; 0x44
 8006820:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006822:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006824:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006826:	e841 2300 	strex	r3, r2, [r1]
 800682a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800682c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1e3      	bne.n	80067fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3314      	adds	r3, #20
 8006838:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683c:	e853 3f00 	ldrex	r3, [r3]
 8006840:	623b      	str	r3, [r7, #32]
   return(result);
 8006842:	6a3b      	ldr	r3, [r7, #32]
 8006844:	f023 0301 	bic.w	r3, r3, #1
 8006848:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3314      	adds	r3, #20
 8006852:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006856:	633a      	str	r2, [r7, #48]	; 0x30
 8006858:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800685c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800685e:	e841 2300 	strex	r3, r2, [r1]
 8006862:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1e3      	bne.n	8006832 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2220      	movs	r2, #32
 800686e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	330c      	adds	r3, #12
 800687e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	e853 3f00 	ldrex	r3, [r3]
 8006886:	60fb      	str	r3, [r7, #12]
   return(result);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f023 0310 	bic.w	r3, r3, #16
 800688e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	330c      	adds	r3, #12
 8006898:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800689c:	61fa      	str	r2, [r7, #28]
 800689e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a0:	69b9      	ldr	r1, [r7, #24]
 80068a2:	69fa      	ldr	r2, [r7, #28]
 80068a4:	e841 2300 	strex	r3, r2, [r1]
 80068a8:	617b      	str	r3, [r7, #20]
   return(result);
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1e3      	bne.n	8006878 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068ba:	4619      	mov	r1, r3
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f844 	bl	800694a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068c2:	e023      	b.n	800690c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d009      	beq.n	80068e4 <HAL_UART_IRQHandler+0x4f4>
 80068d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d003      	beq.n	80068e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 f923 	bl	8006b28 <UART_Transmit_IT>
    return;
 80068e2:	e014      	b.n	800690e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00e      	beq.n	800690e <HAL_UART_IRQHandler+0x51e>
 80068f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d008      	beq.n	800690e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 f962 	bl	8006bc6 <UART_EndTransmit_IT>
    return;
 8006902:	e004      	b.n	800690e <HAL_UART_IRQHandler+0x51e>
    return;
 8006904:	bf00      	nop
 8006906:	e002      	b.n	800690e <HAL_UART_IRQHandler+0x51e>
      return;
 8006908:	bf00      	nop
 800690a:	e000      	b.n	800690e <HAL_UART_IRQHandler+0x51e>
      return;
 800690c:	bf00      	nop
  }
}
 800690e:	37e8      	adds	r7, #232	; 0xe8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800691c:	bf00      	nop
 800691e:	370c      	adds	r7, #12
 8006920:	46bd      	mov	sp, r7
 8006922:	bc80      	pop	{r7}
 8006924:	4770      	bx	lr

08006926 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006926:	b480      	push	{r7}
 8006928:	b083      	sub	sp, #12
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	bc80      	pop	{r7}
 8006936:	4770      	bx	lr

08006938 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006940:	bf00      	nop
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	bc80      	pop	{r7}
 8006948:	4770      	bx	lr

0800694a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800694a:	b480      	push	{r7}
 800694c:	b083      	sub	sp, #12
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
 8006952:	460b      	mov	r3, r1
 8006954:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006956:	bf00      	nop
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	bc80      	pop	{r7}
 800695e:	4770      	bx	lr

08006960 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b090      	sub	sp, #64	; 0x40
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	603b      	str	r3, [r7, #0]
 800696c:	4613      	mov	r3, r2
 800696e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006970:	e050      	b.n	8006a14 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006972:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006978:	d04c      	beq.n	8006a14 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800697a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800697c:	2b00      	cmp	r3, #0
 800697e:	d007      	beq.n	8006990 <UART_WaitOnFlagUntilTimeout+0x30>
 8006980:	f7fd fe3c 	bl	80045fc <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800698c:	429a      	cmp	r2, r3
 800698e:	d241      	bcs.n	8006a14 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	330c      	adds	r3, #12
 8006996:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800699a:	e853 3f00 	ldrex	r3, [r3]
 800699e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80069a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	330c      	adds	r3, #12
 80069ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80069b0:	637a      	str	r2, [r7, #52]	; 0x34
 80069b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80069b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069b8:	e841 2300 	strex	r3, r2, [r1]
 80069bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80069be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d1e5      	bne.n	8006990 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	3314      	adds	r3, #20
 80069ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	e853 3f00 	ldrex	r3, [r3]
 80069d2:	613b      	str	r3, [r7, #16]
   return(result);
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f023 0301 	bic.w	r3, r3, #1
 80069da:	63bb      	str	r3, [r7, #56]	; 0x38
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3314      	adds	r3, #20
 80069e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069e4:	623a      	str	r2, [r7, #32]
 80069e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e8:	69f9      	ldr	r1, [r7, #28]
 80069ea:	6a3a      	ldr	r2, [r7, #32]
 80069ec:	e841 2300 	strex	r3, r2, [r1]
 80069f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e5      	bne.n	80069c4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2220      	movs	r2, #32
 80069fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2220      	movs	r2, #32
 8006a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e00f      	b.n	8006a34 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	68ba      	ldr	r2, [r7, #8]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	bf0c      	ite	eq
 8006a24:	2301      	moveq	r3, #1
 8006a26:	2300      	movne	r3, #0
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	79fb      	ldrb	r3, [r7, #7]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d09f      	beq.n	8006972 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3740      	adds	r7, #64	; 0x40
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b095      	sub	sp, #84	; 0x54
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	330c      	adds	r3, #12
 8006a4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a4e:	e853 3f00 	ldrex	r3, [r3]
 8006a52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	330c      	adds	r3, #12
 8006a62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006a64:	643a      	str	r2, [r7, #64]	; 0x40
 8006a66:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a6c:	e841 2300 	strex	r3, r2, [r1]
 8006a70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1e5      	bne.n	8006a44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	3314      	adds	r3, #20
 8006a7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	e853 3f00 	ldrex	r3, [r3]
 8006a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	f023 0301 	bic.w	r3, r3, #1
 8006a8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	3314      	adds	r3, #20
 8006a96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006aa0:	e841 2300 	strex	r3, r2, [r1]
 8006aa4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1e5      	bne.n	8006a78 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d119      	bne.n	8006ae8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	330c      	adds	r3, #12
 8006aba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	e853 3f00 	ldrex	r3, [r3]
 8006ac2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	f023 0310 	bic.w	r3, r3, #16
 8006aca:	647b      	str	r3, [r7, #68]	; 0x44
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	330c      	adds	r3, #12
 8006ad2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ad4:	61ba      	str	r2, [r7, #24]
 8006ad6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad8:	6979      	ldr	r1, [r7, #20]
 8006ada:	69ba      	ldr	r2, [r7, #24]
 8006adc:	e841 2300 	strex	r3, r2, [r1]
 8006ae0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1e5      	bne.n	8006ab4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006af6:	bf00      	nop
 8006af8:	3754      	adds	r7, #84	; 0x54
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bc80      	pop	{r7}
 8006afe:	4770      	bx	lr

08006b00 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f7ff ff0c 	bl	8006938 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b20:	bf00      	nop
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	2b21      	cmp	r3, #33	; 0x21
 8006b3a:	d13e      	bne.n	8006bba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b44:	d114      	bne.n	8006b70 <UART_Transmit_IT+0x48>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d110      	bne.n	8006b70 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	881b      	ldrh	r3, [r3, #0]
 8006b58:	461a      	mov	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b62:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a1b      	ldr	r3, [r3, #32]
 8006b68:	1c9a      	adds	r2, r3, #2
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	621a      	str	r2, [r3, #32]
 8006b6e:	e008      	b.n	8006b82 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	1c59      	adds	r1, r3, #1
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	6211      	str	r1, [r2, #32]
 8006b7a:	781a      	ldrb	r2, [r3, #0]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	4619      	mov	r1, r3
 8006b90:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d10f      	bne.n	8006bb6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68da      	ldr	r2, [r3, #12]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ba4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68da      	ldr	r2, [r3, #12]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bb4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	e000      	b.n	8006bbc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006bba:	2302      	movs	r3, #2
  }
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3714      	adds	r7, #20
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bc80      	pop	{r7}
 8006bc4:	4770      	bx	lr

08006bc6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b082      	sub	sp, #8
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68da      	ldr	r2, [r3, #12]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bdc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2220      	movs	r2, #32
 8006be2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f7ff fe94 	bl	8006914 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006bec:	2300      	movs	r3, #0
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3708      	adds	r7, #8
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}

08006bf6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006bf6:	b580      	push	{r7, lr}
 8006bf8:	b08c      	sub	sp, #48	; 0x30
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b22      	cmp	r3, #34	; 0x22
 8006c08:	f040 80ae 	bne.w	8006d68 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c14:	d117      	bne.n	8006c46 <UART_Receive_IT+0x50>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d113      	bne.n	8006c46 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c26:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c38:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c3e:	1c9a      	adds	r2, r3, #2
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	629a      	str	r2, [r3, #40]	; 0x28
 8006c44:	e026      	b.n	8006c94 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c58:	d007      	beq.n	8006c6a <UART_Receive_IT+0x74>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d10a      	bne.n	8006c78 <UART_Receive_IT+0x82>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d106      	bne.n	8006c78 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	b2da      	uxtb	r2, r3
 8006c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c74:	701a      	strb	r2, [r3, #0]
 8006c76:	e008      	b.n	8006c8a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c84:	b2da      	uxtb	r2, r3
 8006c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c88:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d15d      	bne.n	8006d64 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68da      	ldr	r2, [r3, #12]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f022 0220 	bic.w	r2, r2, #32
 8006cb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68da      	ldr	r2, [r3, #12]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006cc6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	695a      	ldr	r2, [r3, #20]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f022 0201 	bic.w	r2, r2, #1
 8006cd6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2220      	movs	r2, #32
 8006cdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d135      	bne.n	8006d5a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	330c      	adds	r3, #12
 8006cfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	e853 3f00 	ldrex	r3, [r3]
 8006d02:	613b      	str	r3, [r7, #16]
   return(result);
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	f023 0310 	bic.w	r3, r3, #16
 8006d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	330c      	adds	r3, #12
 8006d12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d14:	623a      	str	r2, [r7, #32]
 8006d16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d18:	69f9      	ldr	r1, [r7, #28]
 8006d1a:	6a3a      	ldr	r2, [r7, #32]
 8006d1c:	e841 2300 	strex	r3, r2, [r1]
 8006d20:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1e5      	bne.n	8006cf4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0310 	and.w	r3, r3, #16
 8006d32:	2b10      	cmp	r3, #16
 8006d34:	d10a      	bne.n	8006d4c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d36:	2300      	movs	r3, #0
 8006d38:	60fb      	str	r3, [r7, #12]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	60fb      	str	r3, [r7, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006d50:	4619      	mov	r1, r3
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f7ff fdf9 	bl	800694a <HAL_UARTEx_RxEventCallback>
 8006d58:	e002      	b.n	8006d60 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f7ff fde3 	bl	8006926 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006d60:	2300      	movs	r3, #0
 8006d62:	e002      	b.n	8006d6a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006d64:	2300      	movs	r3, #0
 8006d66:	e000      	b.n	8006d6a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006d68:	2302      	movs	r3, #2
  }
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3730      	adds	r7, #48	; 0x30
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
	...

08006d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68da      	ldr	r2, [r3, #12]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	430a      	orrs	r2, r1
 8006d90:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689a      	ldr	r2, [r3, #8]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	695b      	ldr	r3, [r3, #20]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006dae:	f023 030c 	bic.w	r3, r3, #12
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	6812      	ldr	r2, [r2, #0]
 8006db6:	68b9      	ldr	r1, [r7, #8]
 8006db8:	430b      	orrs	r3, r1
 8006dba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	699a      	ldr	r2, [r3, #24]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a2c      	ldr	r2, [pc, #176]	; (8006e88 <UART_SetConfig+0x114>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d103      	bne.n	8006de4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006ddc:	f7fe fb76 	bl	80054cc <HAL_RCC_GetPCLK2Freq>
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	e002      	b.n	8006dea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006de4:	f7fe fb5e 	bl	80054a4 <HAL_RCC_GetPCLK1Freq>
 8006de8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	4613      	mov	r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4413      	add	r3, r2
 8006df2:	009a      	lsls	r2, r3, #2
 8006df4:	441a      	add	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e00:	4a22      	ldr	r2, [pc, #136]	; (8006e8c <UART_SetConfig+0x118>)
 8006e02:	fba2 2303 	umull	r2, r3, r2, r3
 8006e06:	095b      	lsrs	r3, r3, #5
 8006e08:	0119      	lsls	r1, r3, #4
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	4613      	mov	r3, r2
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	4413      	add	r3, r2
 8006e12:	009a      	lsls	r2, r3, #2
 8006e14:	441a      	add	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e20:	4b1a      	ldr	r3, [pc, #104]	; (8006e8c <UART_SetConfig+0x118>)
 8006e22:	fba3 0302 	umull	r0, r3, r3, r2
 8006e26:	095b      	lsrs	r3, r3, #5
 8006e28:	2064      	movs	r0, #100	; 0x64
 8006e2a:	fb00 f303 	mul.w	r3, r0, r3
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	011b      	lsls	r3, r3, #4
 8006e32:	3332      	adds	r3, #50	; 0x32
 8006e34:	4a15      	ldr	r2, [pc, #84]	; (8006e8c <UART_SetConfig+0x118>)
 8006e36:	fba2 2303 	umull	r2, r3, r2, r3
 8006e3a:	095b      	lsrs	r3, r3, #5
 8006e3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e40:	4419      	add	r1, r3
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	4613      	mov	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	009a      	lsls	r2, r3, #2
 8006e4c:	441a      	add	r2, r3
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e58:	4b0c      	ldr	r3, [pc, #48]	; (8006e8c <UART_SetConfig+0x118>)
 8006e5a:	fba3 0302 	umull	r0, r3, r3, r2
 8006e5e:	095b      	lsrs	r3, r3, #5
 8006e60:	2064      	movs	r0, #100	; 0x64
 8006e62:	fb00 f303 	mul.w	r3, r0, r3
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	011b      	lsls	r3, r3, #4
 8006e6a:	3332      	adds	r3, #50	; 0x32
 8006e6c:	4a07      	ldr	r2, [pc, #28]	; (8006e8c <UART_SetConfig+0x118>)
 8006e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e72:	095b      	lsrs	r3, r3, #5
 8006e74:	f003 020f 	and.w	r2, r3, #15
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	440a      	add	r2, r1
 8006e7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	40013800 	.word	0x40013800
 8006e8c:	51eb851f 	.word	0x51eb851f

08006e90 <__errno>:
 8006e90:	4b01      	ldr	r3, [pc, #4]	; (8006e98 <__errno+0x8>)
 8006e92:	6818      	ldr	r0, [r3, #0]
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	20000088 	.word	0x20000088

08006e9c <__libc_init_array>:
 8006e9c:	b570      	push	{r4, r5, r6, lr}
 8006e9e:	2600      	movs	r6, #0
 8006ea0:	4d0c      	ldr	r5, [pc, #48]	; (8006ed4 <__libc_init_array+0x38>)
 8006ea2:	4c0d      	ldr	r4, [pc, #52]	; (8006ed8 <__libc_init_array+0x3c>)
 8006ea4:	1b64      	subs	r4, r4, r5
 8006ea6:	10a4      	asrs	r4, r4, #2
 8006ea8:	42a6      	cmp	r6, r4
 8006eaa:	d109      	bne.n	8006ec0 <__libc_init_array+0x24>
 8006eac:	f004 fdfe 	bl	800baac <_init>
 8006eb0:	2600      	movs	r6, #0
 8006eb2:	4d0a      	ldr	r5, [pc, #40]	; (8006edc <__libc_init_array+0x40>)
 8006eb4:	4c0a      	ldr	r4, [pc, #40]	; (8006ee0 <__libc_init_array+0x44>)
 8006eb6:	1b64      	subs	r4, r4, r5
 8006eb8:	10a4      	asrs	r4, r4, #2
 8006eba:	42a6      	cmp	r6, r4
 8006ebc:	d105      	bne.n	8006eca <__libc_init_array+0x2e>
 8006ebe:	bd70      	pop	{r4, r5, r6, pc}
 8006ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ec4:	4798      	blx	r3
 8006ec6:	3601      	adds	r6, #1
 8006ec8:	e7ee      	b.n	8006ea8 <__libc_init_array+0xc>
 8006eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ece:	4798      	blx	r3
 8006ed0:	3601      	adds	r6, #1
 8006ed2:	e7f2      	b.n	8006eba <__libc_init_array+0x1e>
 8006ed4:	0800c054 	.word	0x0800c054
 8006ed8:	0800c054 	.word	0x0800c054
 8006edc:	0800c054 	.word	0x0800c054
 8006ee0:	0800c058 	.word	0x0800c058

08006ee4 <memcmp>:
 8006ee4:	b510      	push	{r4, lr}
 8006ee6:	3901      	subs	r1, #1
 8006ee8:	4402      	add	r2, r0
 8006eea:	4290      	cmp	r0, r2
 8006eec:	d101      	bne.n	8006ef2 <memcmp+0xe>
 8006eee:	2000      	movs	r0, #0
 8006ef0:	e005      	b.n	8006efe <memcmp+0x1a>
 8006ef2:	7803      	ldrb	r3, [r0, #0]
 8006ef4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006ef8:	42a3      	cmp	r3, r4
 8006efa:	d001      	beq.n	8006f00 <memcmp+0x1c>
 8006efc:	1b18      	subs	r0, r3, r4
 8006efe:	bd10      	pop	{r4, pc}
 8006f00:	3001      	adds	r0, #1
 8006f02:	e7f2      	b.n	8006eea <memcmp+0x6>

08006f04 <memcpy>:
 8006f04:	440a      	add	r2, r1
 8006f06:	4291      	cmp	r1, r2
 8006f08:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f0c:	d100      	bne.n	8006f10 <memcpy+0xc>
 8006f0e:	4770      	bx	lr
 8006f10:	b510      	push	{r4, lr}
 8006f12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f16:	4291      	cmp	r1, r2
 8006f18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f1c:	d1f9      	bne.n	8006f12 <memcpy+0xe>
 8006f1e:	bd10      	pop	{r4, pc}

08006f20 <memset>:
 8006f20:	4603      	mov	r3, r0
 8006f22:	4402      	add	r2, r0
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d100      	bne.n	8006f2a <memset+0xa>
 8006f28:	4770      	bx	lr
 8006f2a:	f803 1b01 	strb.w	r1, [r3], #1
 8006f2e:	e7f9      	b.n	8006f24 <memset+0x4>

08006f30 <__cvt>:
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f36:	461f      	mov	r7, r3
 8006f38:	bfbb      	ittet	lt
 8006f3a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006f3e:	461f      	movlt	r7, r3
 8006f40:	2300      	movge	r3, #0
 8006f42:	232d      	movlt	r3, #45	; 0x2d
 8006f44:	b088      	sub	sp, #32
 8006f46:	4614      	mov	r4, r2
 8006f48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006f4c:	7013      	strb	r3, [r2, #0]
 8006f4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f50:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006f54:	f023 0820 	bic.w	r8, r3, #32
 8006f58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f5c:	d005      	beq.n	8006f6a <__cvt+0x3a>
 8006f5e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f62:	d100      	bne.n	8006f66 <__cvt+0x36>
 8006f64:	3501      	adds	r5, #1
 8006f66:	2302      	movs	r3, #2
 8006f68:	e000      	b.n	8006f6c <__cvt+0x3c>
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	aa07      	add	r2, sp, #28
 8006f6e:	9204      	str	r2, [sp, #16]
 8006f70:	aa06      	add	r2, sp, #24
 8006f72:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006f76:	e9cd 3500 	strd	r3, r5, [sp]
 8006f7a:	4622      	mov	r2, r4
 8006f7c:	463b      	mov	r3, r7
 8006f7e:	f001 fd83 	bl	8008a88 <_dtoa_r>
 8006f82:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f86:	4606      	mov	r6, r0
 8006f88:	d102      	bne.n	8006f90 <__cvt+0x60>
 8006f8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f8c:	07db      	lsls	r3, r3, #31
 8006f8e:	d522      	bpl.n	8006fd6 <__cvt+0xa6>
 8006f90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f94:	eb06 0905 	add.w	r9, r6, r5
 8006f98:	d110      	bne.n	8006fbc <__cvt+0x8c>
 8006f9a:	7833      	ldrb	r3, [r6, #0]
 8006f9c:	2b30      	cmp	r3, #48	; 0x30
 8006f9e:	d10a      	bne.n	8006fb6 <__cvt+0x86>
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	4639      	mov	r1, r7
 8006fa8:	f7f9 fcfe 	bl	80009a8 <__aeabi_dcmpeq>
 8006fac:	b918      	cbnz	r0, 8006fb6 <__cvt+0x86>
 8006fae:	f1c5 0501 	rsb	r5, r5, #1
 8006fb2:	f8ca 5000 	str.w	r5, [sl]
 8006fb6:	f8da 3000 	ldr.w	r3, [sl]
 8006fba:	4499      	add	r9, r3
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	4639      	mov	r1, r7
 8006fc4:	f7f9 fcf0 	bl	80009a8 <__aeabi_dcmpeq>
 8006fc8:	b108      	cbz	r0, 8006fce <__cvt+0x9e>
 8006fca:	f8cd 901c 	str.w	r9, [sp, #28]
 8006fce:	2230      	movs	r2, #48	; 0x30
 8006fd0:	9b07      	ldr	r3, [sp, #28]
 8006fd2:	454b      	cmp	r3, r9
 8006fd4:	d307      	bcc.n	8006fe6 <__cvt+0xb6>
 8006fd6:	4630      	mov	r0, r6
 8006fd8:	9b07      	ldr	r3, [sp, #28]
 8006fda:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006fdc:	1b9b      	subs	r3, r3, r6
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	b008      	add	sp, #32
 8006fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe6:	1c59      	adds	r1, r3, #1
 8006fe8:	9107      	str	r1, [sp, #28]
 8006fea:	701a      	strb	r2, [r3, #0]
 8006fec:	e7f0      	b.n	8006fd0 <__cvt+0xa0>

08006fee <__exponent>:
 8006fee:	4603      	mov	r3, r0
 8006ff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ff2:	2900      	cmp	r1, #0
 8006ff4:	f803 2b02 	strb.w	r2, [r3], #2
 8006ff8:	bfb6      	itet	lt
 8006ffa:	222d      	movlt	r2, #45	; 0x2d
 8006ffc:	222b      	movge	r2, #43	; 0x2b
 8006ffe:	4249      	neglt	r1, r1
 8007000:	2909      	cmp	r1, #9
 8007002:	7042      	strb	r2, [r0, #1]
 8007004:	dd2b      	ble.n	800705e <__exponent+0x70>
 8007006:	f10d 0407 	add.w	r4, sp, #7
 800700a:	46a4      	mov	ip, r4
 800700c:	270a      	movs	r7, #10
 800700e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007012:	460a      	mov	r2, r1
 8007014:	46a6      	mov	lr, r4
 8007016:	fb07 1516 	mls	r5, r7, r6, r1
 800701a:	2a63      	cmp	r2, #99	; 0x63
 800701c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8007020:	4631      	mov	r1, r6
 8007022:	f104 34ff 	add.w	r4, r4, #4294967295
 8007026:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800702a:	dcf0      	bgt.n	800700e <__exponent+0x20>
 800702c:	3130      	adds	r1, #48	; 0x30
 800702e:	f1ae 0502 	sub.w	r5, lr, #2
 8007032:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007036:	4629      	mov	r1, r5
 8007038:	1c44      	adds	r4, r0, #1
 800703a:	4561      	cmp	r1, ip
 800703c:	d30a      	bcc.n	8007054 <__exponent+0x66>
 800703e:	f10d 0209 	add.w	r2, sp, #9
 8007042:	eba2 020e 	sub.w	r2, r2, lr
 8007046:	4565      	cmp	r5, ip
 8007048:	bf88      	it	hi
 800704a:	2200      	movhi	r2, #0
 800704c:	4413      	add	r3, r2
 800704e:	1a18      	subs	r0, r3, r0
 8007050:	b003      	add	sp, #12
 8007052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007054:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007058:	f804 2f01 	strb.w	r2, [r4, #1]!
 800705c:	e7ed      	b.n	800703a <__exponent+0x4c>
 800705e:	2330      	movs	r3, #48	; 0x30
 8007060:	3130      	adds	r1, #48	; 0x30
 8007062:	7083      	strb	r3, [r0, #2]
 8007064:	70c1      	strb	r1, [r0, #3]
 8007066:	1d03      	adds	r3, r0, #4
 8007068:	e7f1      	b.n	800704e <__exponent+0x60>
	...

0800706c <_printf_float>:
 800706c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007070:	b091      	sub	sp, #68	; 0x44
 8007072:	460c      	mov	r4, r1
 8007074:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007078:	4616      	mov	r6, r2
 800707a:	461f      	mov	r7, r3
 800707c:	4605      	mov	r5, r0
 800707e:	f002 fe57 	bl	8009d30 <_localeconv_r>
 8007082:	6803      	ldr	r3, [r0, #0]
 8007084:	4618      	mov	r0, r3
 8007086:	9309      	str	r3, [sp, #36]	; 0x24
 8007088:	f7f9 f862 	bl	8000150 <strlen>
 800708c:	2300      	movs	r3, #0
 800708e:	930e      	str	r3, [sp, #56]	; 0x38
 8007090:	f8d8 3000 	ldr.w	r3, [r8]
 8007094:	900a      	str	r0, [sp, #40]	; 0x28
 8007096:	3307      	adds	r3, #7
 8007098:	f023 0307 	bic.w	r3, r3, #7
 800709c:	f103 0208 	add.w	r2, r3, #8
 80070a0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80070a4:	f8d4 b000 	ldr.w	fp, [r4]
 80070a8:	f8c8 2000 	str.w	r2, [r8]
 80070ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80070b4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80070b8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80070bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80070be:	f04f 32ff 	mov.w	r2, #4294967295
 80070c2:	4640      	mov	r0, r8
 80070c4:	4b9c      	ldr	r3, [pc, #624]	; (8007338 <_printf_float+0x2cc>)
 80070c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070c8:	f7f9 fca0 	bl	8000a0c <__aeabi_dcmpun>
 80070cc:	bb70      	cbnz	r0, 800712c <_printf_float+0xc0>
 80070ce:	f04f 32ff 	mov.w	r2, #4294967295
 80070d2:	4640      	mov	r0, r8
 80070d4:	4b98      	ldr	r3, [pc, #608]	; (8007338 <_printf_float+0x2cc>)
 80070d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070d8:	f7f9 fc7a 	bl	80009d0 <__aeabi_dcmple>
 80070dc:	bb30      	cbnz	r0, 800712c <_printf_float+0xc0>
 80070de:	2200      	movs	r2, #0
 80070e0:	2300      	movs	r3, #0
 80070e2:	4640      	mov	r0, r8
 80070e4:	4651      	mov	r1, sl
 80070e6:	f7f9 fc69 	bl	80009bc <__aeabi_dcmplt>
 80070ea:	b110      	cbz	r0, 80070f2 <_printf_float+0x86>
 80070ec:	232d      	movs	r3, #45	; 0x2d
 80070ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070f2:	4b92      	ldr	r3, [pc, #584]	; (800733c <_printf_float+0x2d0>)
 80070f4:	4892      	ldr	r0, [pc, #584]	; (8007340 <_printf_float+0x2d4>)
 80070f6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80070fa:	bf94      	ite	ls
 80070fc:	4698      	movls	r8, r3
 80070fe:	4680      	movhi	r8, r0
 8007100:	2303      	movs	r3, #3
 8007102:	f04f 0a00 	mov.w	sl, #0
 8007106:	6123      	str	r3, [r4, #16]
 8007108:	f02b 0304 	bic.w	r3, fp, #4
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	4633      	mov	r3, r6
 8007110:	4621      	mov	r1, r4
 8007112:	4628      	mov	r0, r5
 8007114:	9700      	str	r7, [sp, #0]
 8007116:	aa0f      	add	r2, sp, #60	; 0x3c
 8007118:	f000 f9d4 	bl	80074c4 <_printf_common>
 800711c:	3001      	adds	r0, #1
 800711e:	f040 8090 	bne.w	8007242 <_printf_float+0x1d6>
 8007122:	f04f 30ff 	mov.w	r0, #4294967295
 8007126:	b011      	add	sp, #68	; 0x44
 8007128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800712c:	4642      	mov	r2, r8
 800712e:	4653      	mov	r3, sl
 8007130:	4640      	mov	r0, r8
 8007132:	4651      	mov	r1, sl
 8007134:	f7f9 fc6a 	bl	8000a0c <__aeabi_dcmpun>
 8007138:	b148      	cbz	r0, 800714e <_printf_float+0xe2>
 800713a:	f1ba 0f00 	cmp.w	sl, #0
 800713e:	bfb8      	it	lt
 8007140:	232d      	movlt	r3, #45	; 0x2d
 8007142:	4880      	ldr	r0, [pc, #512]	; (8007344 <_printf_float+0x2d8>)
 8007144:	bfb8      	it	lt
 8007146:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800714a:	4b7f      	ldr	r3, [pc, #508]	; (8007348 <_printf_float+0x2dc>)
 800714c:	e7d3      	b.n	80070f6 <_printf_float+0x8a>
 800714e:	6863      	ldr	r3, [r4, #4]
 8007150:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007154:	1c5a      	adds	r2, r3, #1
 8007156:	d142      	bne.n	80071de <_printf_float+0x172>
 8007158:	2306      	movs	r3, #6
 800715a:	6063      	str	r3, [r4, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	9206      	str	r2, [sp, #24]
 8007160:	aa0e      	add	r2, sp, #56	; 0x38
 8007162:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007166:	aa0d      	add	r2, sp, #52	; 0x34
 8007168:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800716c:	9203      	str	r2, [sp, #12]
 800716e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007172:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007176:	6023      	str	r3, [r4, #0]
 8007178:	6863      	ldr	r3, [r4, #4]
 800717a:	4642      	mov	r2, r8
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	4628      	mov	r0, r5
 8007180:	4653      	mov	r3, sl
 8007182:	910b      	str	r1, [sp, #44]	; 0x2c
 8007184:	f7ff fed4 	bl	8006f30 <__cvt>
 8007188:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800718a:	4680      	mov	r8, r0
 800718c:	2947      	cmp	r1, #71	; 0x47
 800718e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007190:	d108      	bne.n	80071a4 <_printf_float+0x138>
 8007192:	1cc8      	adds	r0, r1, #3
 8007194:	db02      	blt.n	800719c <_printf_float+0x130>
 8007196:	6863      	ldr	r3, [r4, #4]
 8007198:	4299      	cmp	r1, r3
 800719a:	dd40      	ble.n	800721e <_printf_float+0x1b2>
 800719c:	f1a9 0902 	sub.w	r9, r9, #2
 80071a0:	fa5f f989 	uxtb.w	r9, r9
 80071a4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80071a8:	d81f      	bhi.n	80071ea <_printf_float+0x17e>
 80071aa:	464a      	mov	r2, r9
 80071ac:	3901      	subs	r1, #1
 80071ae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80071b2:	910d      	str	r1, [sp, #52]	; 0x34
 80071b4:	f7ff ff1b 	bl	8006fee <__exponent>
 80071b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071ba:	4682      	mov	sl, r0
 80071bc:	1813      	adds	r3, r2, r0
 80071be:	2a01      	cmp	r2, #1
 80071c0:	6123      	str	r3, [r4, #16]
 80071c2:	dc02      	bgt.n	80071ca <_printf_float+0x15e>
 80071c4:	6822      	ldr	r2, [r4, #0]
 80071c6:	07d2      	lsls	r2, r2, #31
 80071c8:	d501      	bpl.n	80071ce <_printf_float+0x162>
 80071ca:	3301      	adds	r3, #1
 80071cc:	6123      	str	r3, [r4, #16]
 80071ce:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d09b      	beq.n	800710e <_printf_float+0xa2>
 80071d6:	232d      	movs	r3, #45	; 0x2d
 80071d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071dc:	e797      	b.n	800710e <_printf_float+0xa2>
 80071de:	2947      	cmp	r1, #71	; 0x47
 80071e0:	d1bc      	bne.n	800715c <_printf_float+0xf0>
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1ba      	bne.n	800715c <_printf_float+0xf0>
 80071e6:	2301      	movs	r3, #1
 80071e8:	e7b7      	b.n	800715a <_printf_float+0xee>
 80071ea:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80071ee:	d118      	bne.n	8007222 <_printf_float+0x1b6>
 80071f0:	2900      	cmp	r1, #0
 80071f2:	6863      	ldr	r3, [r4, #4]
 80071f4:	dd0b      	ble.n	800720e <_printf_float+0x1a2>
 80071f6:	6121      	str	r1, [r4, #16]
 80071f8:	b913      	cbnz	r3, 8007200 <_printf_float+0x194>
 80071fa:	6822      	ldr	r2, [r4, #0]
 80071fc:	07d0      	lsls	r0, r2, #31
 80071fe:	d502      	bpl.n	8007206 <_printf_float+0x19a>
 8007200:	3301      	adds	r3, #1
 8007202:	440b      	add	r3, r1
 8007204:	6123      	str	r3, [r4, #16]
 8007206:	f04f 0a00 	mov.w	sl, #0
 800720a:	65a1      	str	r1, [r4, #88]	; 0x58
 800720c:	e7df      	b.n	80071ce <_printf_float+0x162>
 800720e:	b913      	cbnz	r3, 8007216 <_printf_float+0x1aa>
 8007210:	6822      	ldr	r2, [r4, #0]
 8007212:	07d2      	lsls	r2, r2, #31
 8007214:	d501      	bpl.n	800721a <_printf_float+0x1ae>
 8007216:	3302      	adds	r3, #2
 8007218:	e7f4      	b.n	8007204 <_printf_float+0x198>
 800721a:	2301      	movs	r3, #1
 800721c:	e7f2      	b.n	8007204 <_printf_float+0x198>
 800721e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007222:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007224:	4299      	cmp	r1, r3
 8007226:	db05      	blt.n	8007234 <_printf_float+0x1c8>
 8007228:	6823      	ldr	r3, [r4, #0]
 800722a:	6121      	str	r1, [r4, #16]
 800722c:	07d8      	lsls	r0, r3, #31
 800722e:	d5ea      	bpl.n	8007206 <_printf_float+0x19a>
 8007230:	1c4b      	adds	r3, r1, #1
 8007232:	e7e7      	b.n	8007204 <_printf_float+0x198>
 8007234:	2900      	cmp	r1, #0
 8007236:	bfcc      	ite	gt
 8007238:	2201      	movgt	r2, #1
 800723a:	f1c1 0202 	rsble	r2, r1, #2
 800723e:	4413      	add	r3, r2
 8007240:	e7e0      	b.n	8007204 <_printf_float+0x198>
 8007242:	6823      	ldr	r3, [r4, #0]
 8007244:	055a      	lsls	r2, r3, #21
 8007246:	d407      	bmi.n	8007258 <_printf_float+0x1ec>
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	4642      	mov	r2, r8
 800724c:	4631      	mov	r1, r6
 800724e:	4628      	mov	r0, r5
 8007250:	47b8      	blx	r7
 8007252:	3001      	adds	r0, #1
 8007254:	d12b      	bne.n	80072ae <_printf_float+0x242>
 8007256:	e764      	b.n	8007122 <_printf_float+0xb6>
 8007258:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800725c:	f240 80dd 	bls.w	800741a <_printf_float+0x3ae>
 8007260:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007264:	2200      	movs	r2, #0
 8007266:	2300      	movs	r3, #0
 8007268:	f7f9 fb9e 	bl	80009a8 <__aeabi_dcmpeq>
 800726c:	2800      	cmp	r0, #0
 800726e:	d033      	beq.n	80072d8 <_printf_float+0x26c>
 8007270:	2301      	movs	r3, #1
 8007272:	4631      	mov	r1, r6
 8007274:	4628      	mov	r0, r5
 8007276:	4a35      	ldr	r2, [pc, #212]	; (800734c <_printf_float+0x2e0>)
 8007278:	47b8      	blx	r7
 800727a:	3001      	adds	r0, #1
 800727c:	f43f af51 	beq.w	8007122 <_printf_float+0xb6>
 8007280:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007284:	429a      	cmp	r2, r3
 8007286:	db02      	blt.n	800728e <_printf_float+0x222>
 8007288:	6823      	ldr	r3, [r4, #0]
 800728a:	07d8      	lsls	r0, r3, #31
 800728c:	d50f      	bpl.n	80072ae <_printf_float+0x242>
 800728e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007292:	4631      	mov	r1, r6
 8007294:	4628      	mov	r0, r5
 8007296:	47b8      	blx	r7
 8007298:	3001      	adds	r0, #1
 800729a:	f43f af42 	beq.w	8007122 <_printf_float+0xb6>
 800729e:	f04f 0800 	mov.w	r8, #0
 80072a2:	f104 091a 	add.w	r9, r4, #26
 80072a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072a8:	3b01      	subs	r3, #1
 80072aa:	4543      	cmp	r3, r8
 80072ac:	dc09      	bgt.n	80072c2 <_printf_float+0x256>
 80072ae:	6823      	ldr	r3, [r4, #0]
 80072b0:	079b      	lsls	r3, r3, #30
 80072b2:	f100 8102 	bmi.w	80074ba <_printf_float+0x44e>
 80072b6:	68e0      	ldr	r0, [r4, #12]
 80072b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072ba:	4298      	cmp	r0, r3
 80072bc:	bfb8      	it	lt
 80072be:	4618      	movlt	r0, r3
 80072c0:	e731      	b.n	8007126 <_printf_float+0xba>
 80072c2:	2301      	movs	r3, #1
 80072c4:	464a      	mov	r2, r9
 80072c6:	4631      	mov	r1, r6
 80072c8:	4628      	mov	r0, r5
 80072ca:	47b8      	blx	r7
 80072cc:	3001      	adds	r0, #1
 80072ce:	f43f af28 	beq.w	8007122 <_printf_float+0xb6>
 80072d2:	f108 0801 	add.w	r8, r8, #1
 80072d6:	e7e6      	b.n	80072a6 <_printf_float+0x23a>
 80072d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072da:	2b00      	cmp	r3, #0
 80072dc:	dc38      	bgt.n	8007350 <_printf_float+0x2e4>
 80072de:	2301      	movs	r3, #1
 80072e0:	4631      	mov	r1, r6
 80072e2:	4628      	mov	r0, r5
 80072e4:	4a19      	ldr	r2, [pc, #100]	; (800734c <_printf_float+0x2e0>)
 80072e6:	47b8      	blx	r7
 80072e8:	3001      	adds	r0, #1
 80072ea:	f43f af1a 	beq.w	8007122 <_printf_float+0xb6>
 80072ee:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80072f2:	4313      	orrs	r3, r2
 80072f4:	d102      	bne.n	80072fc <_printf_float+0x290>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	07d9      	lsls	r1, r3, #31
 80072fa:	d5d8      	bpl.n	80072ae <_printf_float+0x242>
 80072fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007300:	4631      	mov	r1, r6
 8007302:	4628      	mov	r0, r5
 8007304:	47b8      	blx	r7
 8007306:	3001      	adds	r0, #1
 8007308:	f43f af0b 	beq.w	8007122 <_printf_float+0xb6>
 800730c:	f04f 0900 	mov.w	r9, #0
 8007310:	f104 0a1a 	add.w	sl, r4, #26
 8007314:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007316:	425b      	negs	r3, r3
 8007318:	454b      	cmp	r3, r9
 800731a:	dc01      	bgt.n	8007320 <_printf_float+0x2b4>
 800731c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800731e:	e794      	b.n	800724a <_printf_float+0x1de>
 8007320:	2301      	movs	r3, #1
 8007322:	4652      	mov	r2, sl
 8007324:	4631      	mov	r1, r6
 8007326:	4628      	mov	r0, r5
 8007328:	47b8      	blx	r7
 800732a:	3001      	adds	r0, #1
 800732c:	f43f aef9 	beq.w	8007122 <_printf_float+0xb6>
 8007330:	f109 0901 	add.w	r9, r9, #1
 8007334:	e7ee      	b.n	8007314 <_printf_float+0x2a8>
 8007336:	bf00      	nop
 8007338:	7fefffff 	.word	0x7fefffff
 800733c:	0800bbb0 	.word	0x0800bbb0
 8007340:	0800bbb4 	.word	0x0800bbb4
 8007344:	0800bbbc 	.word	0x0800bbbc
 8007348:	0800bbb8 	.word	0x0800bbb8
 800734c:	0800bbc0 	.word	0x0800bbc0
 8007350:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007352:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007354:	429a      	cmp	r2, r3
 8007356:	bfa8      	it	ge
 8007358:	461a      	movge	r2, r3
 800735a:	2a00      	cmp	r2, #0
 800735c:	4691      	mov	r9, r2
 800735e:	dc37      	bgt.n	80073d0 <_printf_float+0x364>
 8007360:	f04f 0b00 	mov.w	fp, #0
 8007364:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007368:	f104 021a 	add.w	r2, r4, #26
 800736c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007370:	ebaa 0309 	sub.w	r3, sl, r9
 8007374:	455b      	cmp	r3, fp
 8007376:	dc33      	bgt.n	80073e0 <_printf_float+0x374>
 8007378:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800737c:	429a      	cmp	r2, r3
 800737e:	db3b      	blt.n	80073f8 <_printf_float+0x38c>
 8007380:	6823      	ldr	r3, [r4, #0]
 8007382:	07da      	lsls	r2, r3, #31
 8007384:	d438      	bmi.n	80073f8 <_printf_float+0x38c>
 8007386:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007388:	990d      	ldr	r1, [sp, #52]	; 0x34
 800738a:	eba3 020a 	sub.w	r2, r3, sl
 800738e:	eba3 0901 	sub.w	r9, r3, r1
 8007392:	4591      	cmp	r9, r2
 8007394:	bfa8      	it	ge
 8007396:	4691      	movge	r9, r2
 8007398:	f1b9 0f00 	cmp.w	r9, #0
 800739c:	dc34      	bgt.n	8007408 <_printf_float+0x39c>
 800739e:	f04f 0800 	mov.w	r8, #0
 80073a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073a6:	f104 0a1a 	add.w	sl, r4, #26
 80073aa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80073ae:	1a9b      	subs	r3, r3, r2
 80073b0:	eba3 0309 	sub.w	r3, r3, r9
 80073b4:	4543      	cmp	r3, r8
 80073b6:	f77f af7a 	ble.w	80072ae <_printf_float+0x242>
 80073ba:	2301      	movs	r3, #1
 80073bc:	4652      	mov	r2, sl
 80073be:	4631      	mov	r1, r6
 80073c0:	4628      	mov	r0, r5
 80073c2:	47b8      	blx	r7
 80073c4:	3001      	adds	r0, #1
 80073c6:	f43f aeac 	beq.w	8007122 <_printf_float+0xb6>
 80073ca:	f108 0801 	add.w	r8, r8, #1
 80073ce:	e7ec      	b.n	80073aa <_printf_float+0x33e>
 80073d0:	4613      	mov	r3, r2
 80073d2:	4631      	mov	r1, r6
 80073d4:	4642      	mov	r2, r8
 80073d6:	4628      	mov	r0, r5
 80073d8:	47b8      	blx	r7
 80073da:	3001      	adds	r0, #1
 80073dc:	d1c0      	bne.n	8007360 <_printf_float+0x2f4>
 80073de:	e6a0      	b.n	8007122 <_printf_float+0xb6>
 80073e0:	2301      	movs	r3, #1
 80073e2:	4631      	mov	r1, r6
 80073e4:	4628      	mov	r0, r5
 80073e6:	920b      	str	r2, [sp, #44]	; 0x2c
 80073e8:	47b8      	blx	r7
 80073ea:	3001      	adds	r0, #1
 80073ec:	f43f ae99 	beq.w	8007122 <_printf_float+0xb6>
 80073f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073f2:	f10b 0b01 	add.w	fp, fp, #1
 80073f6:	e7b9      	b.n	800736c <_printf_float+0x300>
 80073f8:	4631      	mov	r1, r6
 80073fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073fe:	4628      	mov	r0, r5
 8007400:	47b8      	blx	r7
 8007402:	3001      	adds	r0, #1
 8007404:	d1bf      	bne.n	8007386 <_printf_float+0x31a>
 8007406:	e68c      	b.n	8007122 <_printf_float+0xb6>
 8007408:	464b      	mov	r3, r9
 800740a:	4631      	mov	r1, r6
 800740c:	4628      	mov	r0, r5
 800740e:	eb08 020a 	add.w	r2, r8, sl
 8007412:	47b8      	blx	r7
 8007414:	3001      	adds	r0, #1
 8007416:	d1c2      	bne.n	800739e <_printf_float+0x332>
 8007418:	e683      	b.n	8007122 <_printf_float+0xb6>
 800741a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800741c:	2a01      	cmp	r2, #1
 800741e:	dc01      	bgt.n	8007424 <_printf_float+0x3b8>
 8007420:	07db      	lsls	r3, r3, #31
 8007422:	d537      	bpl.n	8007494 <_printf_float+0x428>
 8007424:	2301      	movs	r3, #1
 8007426:	4642      	mov	r2, r8
 8007428:	4631      	mov	r1, r6
 800742a:	4628      	mov	r0, r5
 800742c:	47b8      	blx	r7
 800742e:	3001      	adds	r0, #1
 8007430:	f43f ae77 	beq.w	8007122 <_printf_float+0xb6>
 8007434:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007438:	4631      	mov	r1, r6
 800743a:	4628      	mov	r0, r5
 800743c:	47b8      	blx	r7
 800743e:	3001      	adds	r0, #1
 8007440:	f43f ae6f 	beq.w	8007122 <_printf_float+0xb6>
 8007444:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007448:	2200      	movs	r2, #0
 800744a:	2300      	movs	r3, #0
 800744c:	f7f9 faac 	bl	80009a8 <__aeabi_dcmpeq>
 8007450:	b9d8      	cbnz	r0, 800748a <_printf_float+0x41e>
 8007452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007454:	f108 0201 	add.w	r2, r8, #1
 8007458:	3b01      	subs	r3, #1
 800745a:	4631      	mov	r1, r6
 800745c:	4628      	mov	r0, r5
 800745e:	47b8      	blx	r7
 8007460:	3001      	adds	r0, #1
 8007462:	d10e      	bne.n	8007482 <_printf_float+0x416>
 8007464:	e65d      	b.n	8007122 <_printf_float+0xb6>
 8007466:	2301      	movs	r3, #1
 8007468:	464a      	mov	r2, r9
 800746a:	4631      	mov	r1, r6
 800746c:	4628      	mov	r0, r5
 800746e:	47b8      	blx	r7
 8007470:	3001      	adds	r0, #1
 8007472:	f43f ae56 	beq.w	8007122 <_printf_float+0xb6>
 8007476:	f108 0801 	add.w	r8, r8, #1
 800747a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800747c:	3b01      	subs	r3, #1
 800747e:	4543      	cmp	r3, r8
 8007480:	dcf1      	bgt.n	8007466 <_printf_float+0x3fa>
 8007482:	4653      	mov	r3, sl
 8007484:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007488:	e6e0      	b.n	800724c <_printf_float+0x1e0>
 800748a:	f04f 0800 	mov.w	r8, #0
 800748e:	f104 091a 	add.w	r9, r4, #26
 8007492:	e7f2      	b.n	800747a <_printf_float+0x40e>
 8007494:	2301      	movs	r3, #1
 8007496:	4642      	mov	r2, r8
 8007498:	e7df      	b.n	800745a <_printf_float+0x3ee>
 800749a:	2301      	movs	r3, #1
 800749c:	464a      	mov	r2, r9
 800749e:	4631      	mov	r1, r6
 80074a0:	4628      	mov	r0, r5
 80074a2:	47b8      	blx	r7
 80074a4:	3001      	adds	r0, #1
 80074a6:	f43f ae3c 	beq.w	8007122 <_printf_float+0xb6>
 80074aa:	f108 0801 	add.w	r8, r8, #1
 80074ae:	68e3      	ldr	r3, [r4, #12]
 80074b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80074b2:	1a5b      	subs	r3, r3, r1
 80074b4:	4543      	cmp	r3, r8
 80074b6:	dcf0      	bgt.n	800749a <_printf_float+0x42e>
 80074b8:	e6fd      	b.n	80072b6 <_printf_float+0x24a>
 80074ba:	f04f 0800 	mov.w	r8, #0
 80074be:	f104 0919 	add.w	r9, r4, #25
 80074c2:	e7f4      	b.n	80074ae <_printf_float+0x442>

080074c4 <_printf_common>:
 80074c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074c8:	4616      	mov	r6, r2
 80074ca:	4699      	mov	r9, r3
 80074cc:	688a      	ldr	r2, [r1, #8]
 80074ce:	690b      	ldr	r3, [r1, #16]
 80074d0:	4607      	mov	r7, r0
 80074d2:	4293      	cmp	r3, r2
 80074d4:	bfb8      	it	lt
 80074d6:	4613      	movlt	r3, r2
 80074d8:	6033      	str	r3, [r6, #0]
 80074da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074de:	460c      	mov	r4, r1
 80074e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074e4:	b10a      	cbz	r2, 80074ea <_printf_common+0x26>
 80074e6:	3301      	adds	r3, #1
 80074e8:	6033      	str	r3, [r6, #0]
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	0699      	lsls	r1, r3, #26
 80074ee:	bf42      	ittt	mi
 80074f0:	6833      	ldrmi	r3, [r6, #0]
 80074f2:	3302      	addmi	r3, #2
 80074f4:	6033      	strmi	r3, [r6, #0]
 80074f6:	6825      	ldr	r5, [r4, #0]
 80074f8:	f015 0506 	ands.w	r5, r5, #6
 80074fc:	d106      	bne.n	800750c <_printf_common+0x48>
 80074fe:	f104 0a19 	add.w	sl, r4, #25
 8007502:	68e3      	ldr	r3, [r4, #12]
 8007504:	6832      	ldr	r2, [r6, #0]
 8007506:	1a9b      	subs	r3, r3, r2
 8007508:	42ab      	cmp	r3, r5
 800750a:	dc28      	bgt.n	800755e <_printf_common+0x9a>
 800750c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007510:	1e13      	subs	r3, r2, #0
 8007512:	6822      	ldr	r2, [r4, #0]
 8007514:	bf18      	it	ne
 8007516:	2301      	movne	r3, #1
 8007518:	0692      	lsls	r2, r2, #26
 800751a:	d42d      	bmi.n	8007578 <_printf_common+0xb4>
 800751c:	4649      	mov	r1, r9
 800751e:	4638      	mov	r0, r7
 8007520:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007524:	47c0      	blx	r8
 8007526:	3001      	adds	r0, #1
 8007528:	d020      	beq.n	800756c <_printf_common+0xa8>
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	68e5      	ldr	r5, [r4, #12]
 800752e:	f003 0306 	and.w	r3, r3, #6
 8007532:	2b04      	cmp	r3, #4
 8007534:	bf18      	it	ne
 8007536:	2500      	movne	r5, #0
 8007538:	6832      	ldr	r2, [r6, #0]
 800753a:	f04f 0600 	mov.w	r6, #0
 800753e:	68a3      	ldr	r3, [r4, #8]
 8007540:	bf08      	it	eq
 8007542:	1aad      	subeq	r5, r5, r2
 8007544:	6922      	ldr	r2, [r4, #16]
 8007546:	bf08      	it	eq
 8007548:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800754c:	4293      	cmp	r3, r2
 800754e:	bfc4      	itt	gt
 8007550:	1a9b      	subgt	r3, r3, r2
 8007552:	18ed      	addgt	r5, r5, r3
 8007554:	341a      	adds	r4, #26
 8007556:	42b5      	cmp	r5, r6
 8007558:	d11a      	bne.n	8007590 <_printf_common+0xcc>
 800755a:	2000      	movs	r0, #0
 800755c:	e008      	b.n	8007570 <_printf_common+0xac>
 800755e:	2301      	movs	r3, #1
 8007560:	4652      	mov	r2, sl
 8007562:	4649      	mov	r1, r9
 8007564:	4638      	mov	r0, r7
 8007566:	47c0      	blx	r8
 8007568:	3001      	adds	r0, #1
 800756a:	d103      	bne.n	8007574 <_printf_common+0xb0>
 800756c:	f04f 30ff 	mov.w	r0, #4294967295
 8007570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007574:	3501      	adds	r5, #1
 8007576:	e7c4      	b.n	8007502 <_printf_common+0x3e>
 8007578:	2030      	movs	r0, #48	; 0x30
 800757a:	18e1      	adds	r1, r4, r3
 800757c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007580:	1c5a      	adds	r2, r3, #1
 8007582:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007586:	4422      	add	r2, r4
 8007588:	3302      	adds	r3, #2
 800758a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800758e:	e7c5      	b.n	800751c <_printf_common+0x58>
 8007590:	2301      	movs	r3, #1
 8007592:	4622      	mov	r2, r4
 8007594:	4649      	mov	r1, r9
 8007596:	4638      	mov	r0, r7
 8007598:	47c0      	blx	r8
 800759a:	3001      	adds	r0, #1
 800759c:	d0e6      	beq.n	800756c <_printf_common+0xa8>
 800759e:	3601      	adds	r6, #1
 80075a0:	e7d9      	b.n	8007556 <_printf_common+0x92>
	...

080075a4 <_printf_i>:
 80075a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075a8:	7e0f      	ldrb	r7, [r1, #24]
 80075aa:	4691      	mov	r9, r2
 80075ac:	2f78      	cmp	r7, #120	; 0x78
 80075ae:	4680      	mov	r8, r0
 80075b0:	460c      	mov	r4, r1
 80075b2:	469a      	mov	sl, r3
 80075b4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80075b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80075ba:	d807      	bhi.n	80075cc <_printf_i+0x28>
 80075bc:	2f62      	cmp	r7, #98	; 0x62
 80075be:	d80a      	bhi.n	80075d6 <_printf_i+0x32>
 80075c0:	2f00      	cmp	r7, #0
 80075c2:	f000 80d9 	beq.w	8007778 <_printf_i+0x1d4>
 80075c6:	2f58      	cmp	r7, #88	; 0x58
 80075c8:	f000 80a4 	beq.w	8007714 <_printf_i+0x170>
 80075cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075d4:	e03a      	b.n	800764c <_printf_i+0xa8>
 80075d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075da:	2b15      	cmp	r3, #21
 80075dc:	d8f6      	bhi.n	80075cc <_printf_i+0x28>
 80075de:	a101      	add	r1, pc, #4	; (adr r1, 80075e4 <_printf_i+0x40>)
 80075e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075e4:	0800763d 	.word	0x0800763d
 80075e8:	08007651 	.word	0x08007651
 80075ec:	080075cd 	.word	0x080075cd
 80075f0:	080075cd 	.word	0x080075cd
 80075f4:	080075cd 	.word	0x080075cd
 80075f8:	080075cd 	.word	0x080075cd
 80075fc:	08007651 	.word	0x08007651
 8007600:	080075cd 	.word	0x080075cd
 8007604:	080075cd 	.word	0x080075cd
 8007608:	080075cd 	.word	0x080075cd
 800760c:	080075cd 	.word	0x080075cd
 8007610:	0800775f 	.word	0x0800775f
 8007614:	08007681 	.word	0x08007681
 8007618:	08007741 	.word	0x08007741
 800761c:	080075cd 	.word	0x080075cd
 8007620:	080075cd 	.word	0x080075cd
 8007624:	08007781 	.word	0x08007781
 8007628:	080075cd 	.word	0x080075cd
 800762c:	08007681 	.word	0x08007681
 8007630:	080075cd 	.word	0x080075cd
 8007634:	080075cd 	.word	0x080075cd
 8007638:	08007749 	.word	0x08007749
 800763c:	682b      	ldr	r3, [r5, #0]
 800763e:	1d1a      	adds	r2, r3, #4
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	602a      	str	r2, [r5, #0]
 8007644:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007648:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800764c:	2301      	movs	r3, #1
 800764e:	e0a4      	b.n	800779a <_printf_i+0x1f6>
 8007650:	6820      	ldr	r0, [r4, #0]
 8007652:	6829      	ldr	r1, [r5, #0]
 8007654:	0606      	lsls	r6, r0, #24
 8007656:	f101 0304 	add.w	r3, r1, #4
 800765a:	d50a      	bpl.n	8007672 <_printf_i+0xce>
 800765c:	680e      	ldr	r6, [r1, #0]
 800765e:	602b      	str	r3, [r5, #0]
 8007660:	2e00      	cmp	r6, #0
 8007662:	da03      	bge.n	800766c <_printf_i+0xc8>
 8007664:	232d      	movs	r3, #45	; 0x2d
 8007666:	4276      	negs	r6, r6
 8007668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800766c:	230a      	movs	r3, #10
 800766e:	485e      	ldr	r0, [pc, #376]	; (80077e8 <_printf_i+0x244>)
 8007670:	e019      	b.n	80076a6 <_printf_i+0x102>
 8007672:	680e      	ldr	r6, [r1, #0]
 8007674:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007678:	602b      	str	r3, [r5, #0]
 800767a:	bf18      	it	ne
 800767c:	b236      	sxthne	r6, r6
 800767e:	e7ef      	b.n	8007660 <_printf_i+0xbc>
 8007680:	682b      	ldr	r3, [r5, #0]
 8007682:	6820      	ldr	r0, [r4, #0]
 8007684:	1d19      	adds	r1, r3, #4
 8007686:	6029      	str	r1, [r5, #0]
 8007688:	0601      	lsls	r1, r0, #24
 800768a:	d501      	bpl.n	8007690 <_printf_i+0xec>
 800768c:	681e      	ldr	r6, [r3, #0]
 800768e:	e002      	b.n	8007696 <_printf_i+0xf2>
 8007690:	0646      	lsls	r6, r0, #25
 8007692:	d5fb      	bpl.n	800768c <_printf_i+0xe8>
 8007694:	881e      	ldrh	r6, [r3, #0]
 8007696:	2f6f      	cmp	r7, #111	; 0x6f
 8007698:	bf0c      	ite	eq
 800769a:	2308      	moveq	r3, #8
 800769c:	230a      	movne	r3, #10
 800769e:	4852      	ldr	r0, [pc, #328]	; (80077e8 <_printf_i+0x244>)
 80076a0:	2100      	movs	r1, #0
 80076a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80076a6:	6865      	ldr	r5, [r4, #4]
 80076a8:	2d00      	cmp	r5, #0
 80076aa:	bfa8      	it	ge
 80076ac:	6821      	ldrge	r1, [r4, #0]
 80076ae:	60a5      	str	r5, [r4, #8]
 80076b0:	bfa4      	itt	ge
 80076b2:	f021 0104 	bicge.w	r1, r1, #4
 80076b6:	6021      	strge	r1, [r4, #0]
 80076b8:	b90e      	cbnz	r6, 80076be <_printf_i+0x11a>
 80076ba:	2d00      	cmp	r5, #0
 80076bc:	d04d      	beq.n	800775a <_printf_i+0x1b6>
 80076be:	4615      	mov	r5, r2
 80076c0:	fbb6 f1f3 	udiv	r1, r6, r3
 80076c4:	fb03 6711 	mls	r7, r3, r1, r6
 80076c8:	5dc7      	ldrb	r7, [r0, r7]
 80076ca:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80076ce:	4637      	mov	r7, r6
 80076d0:	42bb      	cmp	r3, r7
 80076d2:	460e      	mov	r6, r1
 80076d4:	d9f4      	bls.n	80076c0 <_printf_i+0x11c>
 80076d6:	2b08      	cmp	r3, #8
 80076d8:	d10b      	bne.n	80076f2 <_printf_i+0x14e>
 80076da:	6823      	ldr	r3, [r4, #0]
 80076dc:	07de      	lsls	r6, r3, #31
 80076de:	d508      	bpl.n	80076f2 <_printf_i+0x14e>
 80076e0:	6923      	ldr	r3, [r4, #16]
 80076e2:	6861      	ldr	r1, [r4, #4]
 80076e4:	4299      	cmp	r1, r3
 80076e6:	bfde      	ittt	le
 80076e8:	2330      	movle	r3, #48	; 0x30
 80076ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076f2:	1b52      	subs	r2, r2, r5
 80076f4:	6122      	str	r2, [r4, #16]
 80076f6:	464b      	mov	r3, r9
 80076f8:	4621      	mov	r1, r4
 80076fa:	4640      	mov	r0, r8
 80076fc:	f8cd a000 	str.w	sl, [sp]
 8007700:	aa03      	add	r2, sp, #12
 8007702:	f7ff fedf 	bl	80074c4 <_printf_common>
 8007706:	3001      	adds	r0, #1
 8007708:	d14c      	bne.n	80077a4 <_printf_i+0x200>
 800770a:	f04f 30ff 	mov.w	r0, #4294967295
 800770e:	b004      	add	sp, #16
 8007710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007714:	4834      	ldr	r0, [pc, #208]	; (80077e8 <_printf_i+0x244>)
 8007716:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800771a:	6829      	ldr	r1, [r5, #0]
 800771c:	6823      	ldr	r3, [r4, #0]
 800771e:	f851 6b04 	ldr.w	r6, [r1], #4
 8007722:	6029      	str	r1, [r5, #0]
 8007724:	061d      	lsls	r5, r3, #24
 8007726:	d514      	bpl.n	8007752 <_printf_i+0x1ae>
 8007728:	07df      	lsls	r7, r3, #31
 800772a:	bf44      	itt	mi
 800772c:	f043 0320 	orrmi.w	r3, r3, #32
 8007730:	6023      	strmi	r3, [r4, #0]
 8007732:	b91e      	cbnz	r6, 800773c <_printf_i+0x198>
 8007734:	6823      	ldr	r3, [r4, #0]
 8007736:	f023 0320 	bic.w	r3, r3, #32
 800773a:	6023      	str	r3, [r4, #0]
 800773c:	2310      	movs	r3, #16
 800773e:	e7af      	b.n	80076a0 <_printf_i+0xfc>
 8007740:	6823      	ldr	r3, [r4, #0]
 8007742:	f043 0320 	orr.w	r3, r3, #32
 8007746:	6023      	str	r3, [r4, #0]
 8007748:	2378      	movs	r3, #120	; 0x78
 800774a:	4828      	ldr	r0, [pc, #160]	; (80077ec <_printf_i+0x248>)
 800774c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007750:	e7e3      	b.n	800771a <_printf_i+0x176>
 8007752:	0659      	lsls	r1, r3, #25
 8007754:	bf48      	it	mi
 8007756:	b2b6      	uxthmi	r6, r6
 8007758:	e7e6      	b.n	8007728 <_printf_i+0x184>
 800775a:	4615      	mov	r5, r2
 800775c:	e7bb      	b.n	80076d6 <_printf_i+0x132>
 800775e:	682b      	ldr	r3, [r5, #0]
 8007760:	6826      	ldr	r6, [r4, #0]
 8007762:	1d18      	adds	r0, r3, #4
 8007764:	6961      	ldr	r1, [r4, #20]
 8007766:	6028      	str	r0, [r5, #0]
 8007768:	0635      	lsls	r5, r6, #24
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	d501      	bpl.n	8007772 <_printf_i+0x1ce>
 800776e:	6019      	str	r1, [r3, #0]
 8007770:	e002      	b.n	8007778 <_printf_i+0x1d4>
 8007772:	0670      	lsls	r0, r6, #25
 8007774:	d5fb      	bpl.n	800776e <_printf_i+0x1ca>
 8007776:	8019      	strh	r1, [r3, #0]
 8007778:	2300      	movs	r3, #0
 800777a:	4615      	mov	r5, r2
 800777c:	6123      	str	r3, [r4, #16]
 800777e:	e7ba      	b.n	80076f6 <_printf_i+0x152>
 8007780:	682b      	ldr	r3, [r5, #0]
 8007782:	2100      	movs	r1, #0
 8007784:	1d1a      	adds	r2, r3, #4
 8007786:	602a      	str	r2, [r5, #0]
 8007788:	681d      	ldr	r5, [r3, #0]
 800778a:	6862      	ldr	r2, [r4, #4]
 800778c:	4628      	mov	r0, r5
 800778e:	f002 faed 	bl	8009d6c <memchr>
 8007792:	b108      	cbz	r0, 8007798 <_printf_i+0x1f4>
 8007794:	1b40      	subs	r0, r0, r5
 8007796:	6060      	str	r0, [r4, #4]
 8007798:	6863      	ldr	r3, [r4, #4]
 800779a:	6123      	str	r3, [r4, #16]
 800779c:	2300      	movs	r3, #0
 800779e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077a2:	e7a8      	b.n	80076f6 <_printf_i+0x152>
 80077a4:	462a      	mov	r2, r5
 80077a6:	4649      	mov	r1, r9
 80077a8:	4640      	mov	r0, r8
 80077aa:	6923      	ldr	r3, [r4, #16]
 80077ac:	47d0      	blx	sl
 80077ae:	3001      	adds	r0, #1
 80077b0:	d0ab      	beq.n	800770a <_printf_i+0x166>
 80077b2:	6823      	ldr	r3, [r4, #0]
 80077b4:	079b      	lsls	r3, r3, #30
 80077b6:	d413      	bmi.n	80077e0 <_printf_i+0x23c>
 80077b8:	68e0      	ldr	r0, [r4, #12]
 80077ba:	9b03      	ldr	r3, [sp, #12]
 80077bc:	4298      	cmp	r0, r3
 80077be:	bfb8      	it	lt
 80077c0:	4618      	movlt	r0, r3
 80077c2:	e7a4      	b.n	800770e <_printf_i+0x16a>
 80077c4:	2301      	movs	r3, #1
 80077c6:	4632      	mov	r2, r6
 80077c8:	4649      	mov	r1, r9
 80077ca:	4640      	mov	r0, r8
 80077cc:	47d0      	blx	sl
 80077ce:	3001      	adds	r0, #1
 80077d0:	d09b      	beq.n	800770a <_printf_i+0x166>
 80077d2:	3501      	adds	r5, #1
 80077d4:	68e3      	ldr	r3, [r4, #12]
 80077d6:	9903      	ldr	r1, [sp, #12]
 80077d8:	1a5b      	subs	r3, r3, r1
 80077da:	42ab      	cmp	r3, r5
 80077dc:	dcf2      	bgt.n	80077c4 <_printf_i+0x220>
 80077de:	e7eb      	b.n	80077b8 <_printf_i+0x214>
 80077e0:	2500      	movs	r5, #0
 80077e2:	f104 0619 	add.w	r6, r4, #25
 80077e6:	e7f5      	b.n	80077d4 <_printf_i+0x230>
 80077e8:	0800bbc2 	.word	0x0800bbc2
 80077ec:	0800bbd3 	.word	0x0800bbd3

080077f0 <_scanf_float>:
 80077f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f4:	b087      	sub	sp, #28
 80077f6:	9303      	str	r3, [sp, #12]
 80077f8:	688b      	ldr	r3, [r1, #8]
 80077fa:	4617      	mov	r7, r2
 80077fc:	1e5a      	subs	r2, r3, #1
 80077fe:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007802:	bf85      	ittet	hi
 8007804:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007808:	195b      	addhi	r3, r3, r5
 800780a:	2300      	movls	r3, #0
 800780c:	9302      	strhi	r3, [sp, #8]
 800780e:	bf88      	it	hi
 8007810:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007814:	468b      	mov	fp, r1
 8007816:	f04f 0500 	mov.w	r5, #0
 800781a:	bf8c      	ite	hi
 800781c:	608b      	strhi	r3, [r1, #8]
 800781e:	9302      	strls	r3, [sp, #8]
 8007820:	680b      	ldr	r3, [r1, #0]
 8007822:	4680      	mov	r8, r0
 8007824:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007828:	f84b 3b1c 	str.w	r3, [fp], #28
 800782c:	460c      	mov	r4, r1
 800782e:	465e      	mov	r6, fp
 8007830:	46aa      	mov	sl, r5
 8007832:	46a9      	mov	r9, r5
 8007834:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007838:	9501      	str	r5, [sp, #4]
 800783a:	68a2      	ldr	r2, [r4, #8]
 800783c:	b152      	cbz	r2, 8007854 <_scanf_float+0x64>
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	2b4e      	cmp	r3, #78	; 0x4e
 8007844:	d864      	bhi.n	8007910 <_scanf_float+0x120>
 8007846:	2b40      	cmp	r3, #64	; 0x40
 8007848:	d83c      	bhi.n	80078c4 <_scanf_float+0xd4>
 800784a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800784e:	b2c8      	uxtb	r0, r1
 8007850:	280e      	cmp	r0, #14
 8007852:	d93a      	bls.n	80078ca <_scanf_float+0xda>
 8007854:	f1b9 0f00 	cmp.w	r9, #0
 8007858:	d003      	beq.n	8007862 <_scanf_float+0x72>
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007860:	6023      	str	r3, [r4, #0]
 8007862:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007866:	f1ba 0f01 	cmp.w	sl, #1
 800786a:	f200 8113 	bhi.w	8007a94 <_scanf_float+0x2a4>
 800786e:	455e      	cmp	r6, fp
 8007870:	f200 8105 	bhi.w	8007a7e <_scanf_float+0x28e>
 8007874:	2501      	movs	r5, #1
 8007876:	4628      	mov	r0, r5
 8007878:	b007      	add	sp, #28
 800787a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800787e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007882:	2a0d      	cmp	r2, #13
 8007884:	d8e6      	bhi.n	8007854 <_scanf_float+0x64>
 8007886:	a101      	add	r1, pc, #4	; (adr r1, 800788c <_scanf_float+0x9c>)
 8007888:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800788c:	080079cb 	.word	0x080079cb
 8007890:	08007855 	.word	0x08007855
 8007894:	08007855 	.word	0x08007855
 8007898:	08007855 	.word	0x08007855
 800789c:	08007a2b 	.word	0x08007a2b
 80078a0:	08007a03 	.word	0x08007a03
 80078a4:	08007855 	.word	0x08007855
 80078a8:	08007855 	.word	0x08007855
 80078ac:	080079d9 	.word	0x080079d9
 80078b0:	08007855 	.word	0x08007855
 80078b4:	08007855 	.word	0x08007855
 80078b8:	08007855 	.word	0x08007855
 80078bc:	08007855 	.word	0x08007855
 80078c0:	08007991 	.word	0x08007991
 80078c4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80078c8:	e7db      	b.n	8007882 <_scanf_float+0x92>
 80078ca:	290e      	cmp	r1, #14
 80078cc:	d8c2      	bhi.n	8007854 <_scanf_float+0x64>
 80078ce:	a001      	add	r0, pc, #4	; (adr r0, 80078d4 <_scanf_float+0xe4>)
 80078d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80078d4:	08007983 	.word	0x08007983
 80078d8:	08007855 	.word	0x08007855
 80078dc:	08007983 	.word	0x08007983
 80078e0:	08007a17 	.word	0x08007a17
 80078e4:	08007855 	.word	0x08007855
 80078e8:	08007931 	.word	0x08007931
 80078ec:	0800796d 	.word	0x0800796d
 80078f0:	0800796d 	.word	0x0800796d
 80078f4:	0800796d 	.word	0x0800796d
 80078f8:	0800796d 	.word	0x0800796d
 80078fc:	0800796d 	.word	0x0800796d
 8007900:	0800796d 	.word	0x0800796d
 8007904:	0800796d 	.word	0x0800796d
 8007908:	0800796d 	.word	0x0800796d
 800790c:	0800796d 	.word	0x0800796d
 8007910:	2b6e      	cmp	r3, #110	; 0x6e
 8007912:	d809      	bhi.n	8007928 <_scanf_float+0x138>
 8007914:	2b60      	cmp	r3, #96	; 0x60
 8007916:	d8b2      	bhi.n	800787e <_scanf_float+0x8e>
 8007918:	2b54      	cmp	r3, #84	; 0x54
 800791a:	d077      	beq.n	8007a0c <_scanf_float+0x21c>
 800791c:	2b59      	cmp	r3, #89	; 0x59
 800791e:	d199      	bne.n	8007854 <_scanf_float+0x64>
 8007920:	2d07      	cmp	r5, #7
 8007922:	d197      	bne.n	8007854 <_scanf_float+0x64>
 8007924:	2508      	movs	r5, #8
 8007926:	e029      	b.n	800797c <_scanf_float+0x18c>
 8007928:	2b74      	cmp	r3, #116	; 0x74
 800792a:	d06f      	beq.n	8007a0c <_scanf_float+0x21c>
 800792c:	2b79      	cmp	r3, #121	; 0x79
 800792e:	e7f6      	b.n	800791e <_scanf_float+0x12e>
 8007930:	6821      	ldr	r1, [r4, #0]
 8007932:	05c8      	lsls	r0, r1, #23
 8007934:	d51a      	bpl.n	800796c <_scanf_float+0x17c>
 8007936:	9b02      	ldr	r3, [sp, #8]
 8007938:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800793c:	6021      	str	r1, [r4, #0]
 800793e:	f109 0901 	add.w	r9, r9, #1
 8007942:	b11b      	cbz	r3, 800794c <_scanf_float+0x15c>
 8007944:	3b01      	subs	r3, #1
 8007946:	3201      	adds	r2, #1
 8007948:	9302      	str	r3, [sp, #8]
 800794a:	60a2      	str	r2, [r4, #8]
 800794c:	68a3      	ldr	r3, [r4, #8]
 800794e:	3b01      	subs	r3, #1
 8007950:	60a3      	str	r3, [r4, #8]
 8007952:	6923      	ldr	r3, [r4, #16]
 8007954:	3301      	adds	r3, #1
 8007956:	6123      	str	r3, [r4, #16]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	3b01      	subs	r3, #1
 800795c:	2b00      	cmp	r3, #0
 800795e:	607b      	str	r3, [r7, #4]
 8007960:	f340 8084 	ble.w	8007a6c <_scanf_float+0x27c>
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	3301      	adds	r3, #1
 8007968:	603b      	str	r3, [r7, #0]
 800796a:	e766      	b.n	800783a <_scanf_float+0x4a>
 800796c:	eb1a 0f05 	cmn.w	sl, r5
 8007970:	f47f af70 	bne.w	8007854 <_scanf_float+0x64>
 8007974:	6822      	ldr	r2, [r4, #0]
 8007976:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800797a:	6022      	str	r2, [r4, #0]
 800797c:	f806 3b01 	strb.w	r3, [r6], #1
 8007980:	e7e4      	b.n	800794c <_scanf_float+0x15c>
 8007982:	6822      	ldr	r2, [r4, #0]
 8007984:	0610      	lsls	r0, r2, #24
 8007986:	f57f af65 	bpl.w	8007854 <_scanf_float+0x64>
 800798a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800798e:	e7f4      	b.n	800797a <_scanf_float+0x18a>
 8007990:	f1ba 0f00 	cmp.w	sl, #0
 8007994:	d10e      	bne.n	80079b4 <_scanf_float+0x1c4>
 8007996:	f1b9 0f00 	cmp.w	r9, #0
 800799a:	d10e      	bne.n	80079ba <_scanf_float+0x1ca>
 800799c:	6822      	ldr	r2, [r4, #0]
 800799e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80079a2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80079a6:	d108      	bne.n	80079ba <_scanf_float+0x1ca>
 80079a8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80079ac:	f04f 0a01 	mov.w	sl, #1
 80079b0:	6022      	str	r2, [r4, #0]
 80079b2:	e7e3      	b.n	800797c <_scanf_float+0x18c>
 80079b4:	f1ba 0f02 	cmp.w	sl, #2
 80079b8:	d055      	beq.n	8007a66 <_scanf_float+0x276>
 80079ba:	2d01      	cmp	r5, #1
 80079bc:	d002      	beq.n	80079c4 <_scanf_float+0x1d4>
 80079be:	2d04      	cmp	r5, #4
 80079c0:	f47f af48 	bne.w	8007854 <_scanf_float+0x64>
 80079c4:	3501      	adds	r5, #1
 80079c6:	b2ed      	uxtb	r5, r5
 80079c8:	e7d8      	b.n	800797c <_scanf_float+0x18c>
 80079ca:	f1ba 0f01 	cmp.w	sl, #1
 80079ce:	f47f af41 	bne.w	8007854 <_scanf_float+0x64>
 80079d2:	f04f 0a02 	mov.w	sl, #2
 80079d6:	e7d1      	b.n	800797c <_scanf_float+0x18c>
 80079d8:	b97d      	cbnz	r5, 80079fa <_scanf_float+0x20a>
 80079da:	f1b9 0f00 	cmp.w	r9, #0
 80079de:	f47f af3c 	bne.w	800785a <_scanf_float+0x6a>
 80079e2:	6822      	ldr	r2, [r4, #0]
 80079e4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80079e8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80079ec:	f47f af39 	bne.w	8007862 <_scanf_float+0x72>
 80079f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80079f4:	2501      	movs	r5, #1
 80079f6:	6022      	str	r2, [r4, #0]
 80079f8:	e7c0      	b.n	800797c <_scanf_float+0x18c>
 80079fa:	2d03      	cmp	r5, #3
 80079fc:	d0e2      	beq.n	80079c4 <_scanf_float+0x1d4>
 80079fe:	2d05      	cmp	r5, #5
 8007a00:	e7de      	b.n	80079c0 <_scanf_float+0x1d0>
 8007a02:	2d02      	cmp	r5, #2
 8007a04:	f47f af26 	bne.w	8007854 <_scanf_float+0x64>
 8007a08:	2503      	movs	r5, #3
 8007a0a:	e7b7      	b.n	800797c <_scanf_float+0x18c>
 8007a0c:	2d06      	cmp	r5, #6
 8007a0e:	f47f af21 	bne.w	8007854 <_scanf_float+0x64>
 8007a12:	2507      	movs	r5, #7
 8007a14:	e7b2      	b.n	800797c <_scanf_float+0x18c>
 8007a16:	6822      	ldr	r2, [r4, #0]
 8007a18:	0591      	lsls	r1, r2, #22
 8007a1a:	f57f af1b 	bpl.w	8007854 <_scanf_float+0x64>
 8007a1e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007a22:	6022      	str	r2, [r4, #0]
 8007a24:	f8cd 9004 	str.w	r9, [sp, #4]
 8007a28:	e7a8      	b.n	800797c <_scanf_float+0x18c>
 8007a2a:	6822      	ldr	r2, [r4, #0]
 8007a2c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007a30:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007a34:	d006      	beq.n	8007a44 <_scanf_float+0x254>
 8007a36:	0550      	lsls	r0, r2, #21
 8007a38:	f57f af0c 	bpl.w	8007854 <_scanf_float+0x64>
 8007a3c:	f1b9 0f00 	cmp.w	r9, #0
 8007a40:	f43f af0f 	beq.w	8007862 <_scanf_float+0x72>
 8007a44:	0591      	lsls	r1, r2, #22
 8007a46:	bf58      	it	pl
 8007a48:	9901      	ldrpl	r1, [sp, #4]
 8007a4a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007a4e:	bf58      	it	pl
 8007a50:	eba9 0101 	subpl.w	r1, r9, r1
 8007a54:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007a58:	f04f 0900 	mov.w	r9, #0
 8007a5c:	bf58      	it	pl
 8007a5e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007a62:	6022      	str	r2, [r4, #0]
 8007a64:	e78a      	b.n	800797c <_scanf_float+0x18c>
 8007a66:	f04f 0a03 	mov.w	sl, #3
 8007a6a:	e787      	b.n	800797c <_scanf_float+0x18c>
 8007a6c:	4639      	mov	r1, r7
 8007a6e:	4640      	mov	r0, r8
 8007a70:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007a74:	4798      	blx	r3
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f43f aedf 	beq.w	800783a <_scanf_float+0x4a>
 8007a7c:	e6ea      	b.n	8007854 <_scanf_float+0x64>
 8007a7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a82:	463a      	mov	r2, r7
 8007a84:	4640      	mov	r0, r8
 8007a86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007a8a:	4798      	blx	r3
 8007a8c:	6923      	ldr	r3, [r4, #16]
 8007a8e:	3b01      	subs	r3, #1
 8007a90:	6123      	str	r3, [r4, #16]
 8007a92:	e6ec      	b.n	800786e <_scanf_float+0x7e>
 8007a94:	1e6b      	subs	r3, r5, #1
 8007a96:	2b06      	cmp	r3, #6
 8007a98:	d825      	bhi.n	8007ae6 <_scanf_float+0x2f6>
 8007a9a:	2d02      	cmp	r5, #2
 8007a9c:	d836      	bhi.n	8007b0c <_scanf_float+0x31c>
 8007a9e:	455e      	cmp	r6, fp
 8007aa0:	f67f aee8 	bls.w	8007874 <_scanf_float+0x84>
 8007aa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007aa8:	463a      	mov	r2, r7
 8007aaa:	4640      	mov	r0, r8
 8007aac:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ab0:	4798      	blx	r3
 8007ab2:	6923      	ldr	r3, [r4, #16]
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	6123      	str	r3, [r4, #16]
 8007ab8:	e7f1      	b.n	8007a9e <_scanf_float+0x2ae>
 8007aba:	9802      	ldr	r0, [sp, #8]
 8007abc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007ac0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007ac4:	463a      	mov	r2, r7
 8007ac6:	9002      	str	r0, [sp, #8]
 8007ac8:	4640      	mov	r0, r8
 8007aca:	4798      	blx	r3
 8007acc:	6923      	ldr	r3, [r4, #16]
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	6123      	str	r3, [r4, #16]
 8007ad2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ad6:	fa5f fa8a 	uxtb.w	sl, sl
 8007ada:	f1ba 0f02 	cmp.w	sl, #2
 8007ade:	d1ec      	bne.n	8007aba <_scanf_float+0x2ca>
 8007ae0:	3d03      	subs	r5, #3
 8007ae2:	b2ed      	uxtb	r5, r5
 8007ae4:	1b76      	subs	r6, r6, r5
 8007ae6:	6823      	ldr	r3, [r4, #0]
 8007ae8:	05da      	lsls	r2, r3, #23
 8007aea:	d52f      	bpl.n	8007b4c <_scanf_float+0x35c>
 8007aec:	055b      	lsls	r3, r3, #21
 8007aee:	d510      	bpl.n	8007b12 <_scanf_float+0x322>
 8007af0:	455e      	cmp	r6, fp
 8007af2:	f67f aebf 	bls.w	8007874 <_scanf_float+0x84>
 8007af6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007afa:	463a      	mov	r2, r7
 8007afc:	4640      	mov	r0, r8
 8007afe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b02:	4798      	blx	r3
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	6123      	str	r3, [r4, #16]
 8007b0a:	e7f1      	b.n	8007af0 <_scanf_float+0x300>
 8007b0c:	46aa      	mov	sl, r5
 8007b0e:	9602      	str	r6, [sp, #8]
 8007b10:	e7df      	b.n	8007ad2 <_scanf_float+0x2e2>
 8007b12:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007b16:	6923      	ldr	r3, [r4, #16]
 8007b18:	2965      	cmp	r1, #101	; 0x65
 8007b1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b1e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007b22:	6123      	str	r3, [r4, #16]
 8007b24:	d00c      	beq.n	8007b40 <_scanf_float+0x350>
 8007b26:	2945      	cmp	r1, #69	; 0x45
 8007b28:	d00a      	beq.n	8007b40 <_scanf_float+0x350>
 8007b2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007b2e:	463a      	mov	r2, r7
 8007b30:	4640      	mov	r0, r8
 8007b32:	4798      	blx	r3
 8007b34:	6923      	ldr	r3, [r4, #16]
 8007b36:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	1eb5      	subs	r5, r6, #2
 8007b3e:	6123      	str	r3, [r4, #16]
 8007b40:	463a      	mov	r2, r7
 8007b42:	4640      	mov	r0, r8
 8007b44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007b48:	4798      	blx	r3
 8007b4a:	462e      	mov	r6, r5
 8007b4c:	6825      	ldr	r5, [r4, #0]
 8007b4e:	f015 0510 	ands.w	r5, r5, #16
 8007b52:	d155      	bne.n	8007c00 <_scanf_float+0x410>
 8007b54:	7035      	strb	r5, [r6, #0]
 8007b56:	6823      	ldr	r3, [r4, #0]
 8007b58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007b5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b60:	d11b      	bne.n	8007b9a <_scanf_float+0x3aa>
 8007b62:	9b01      	ldr	r3, [sp, #4]
 8007b64:	454b      	cmp	r3, r9
 8007b66:	eba3 0209 	sub.w	r2, r3, r9
 8007b6a:	d123      	bne.n	8007bb4 <_scanf_float+0x3c4>
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	4659      	mov	r1, fp
 8007b70:	4640      	mov	r0, r8
 8007b72:	f000 fe79 	bl	8008868 <_strtod_r>
 8007b76:	6822      	ldr	r2, [r4, #0]
 8007b78:	9b03      	ldr	r3, [sp, #12]
 8007b7a:	f012 0f02 	tst.w	r2, #2
 8007b7e:	4606      	mov	r6, r0
 8007b80:	460f      	mov	r7, r1
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	d021      	beq.n	8007bca <_scanf_float+0x3da>
 8007b86:	1d1a      	adds	r2, r3, #4
 8007b88:	9903      	ldr	r1, [sp, #12]
 8007b8a:	600a      	str	r2, [r1, #0]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	e9c3 6700 	strd	r6, r7, [r3]
 8007b92:	68e3      	ldr	r3, [r4, #12]
 8007b94:	3301      	adds	r3, #1
 8007b96:	60e3      	str	r3, [r4, #12]
 8007b98:	e66d      	b.n	8007876 <_scanf_float+0x86>
 8007b9a:	9b04      	ldr	r3, [sp, #16]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d0e5      	beq.n	8007b6c <_scanf_float+0x37c>
 8007ba0:	9905      	ldr	r1, [sp, #20]
 8007ba2:	230a      	movs	r3, #10
 8007ba4:	462a      	mov	r2, r5
 8007ba6:	4640      	mov	r0, r8
 8007ba8:	3101      	adds	r1, #1
 8007baa:	f000 fedf 	bl	800896c <_strtol_r>
 8007bae:	9b04      	ldr	r3, [sp, #16]
 8007bb0:	9e05      	ldr	r6, [sp, #20]
 8007bb2:	1ac2      	subs	r2, r0, r3
 8007bb4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007bb8:	429e      	cmp	r6, r3
 8007bba:	bf28      	it	cs
 8007bbc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	4910      	ldr	r1, [pc, #64]	; (8007c04 <_scanf_float+0x414>)
 8007bc4:	f000 f826 	bl	8007c14 <siprintf>
 8007bc8:	e7d0      	b.n	8007b6c <_scanf_float+0x37c>
 8007bca:	f012 0f04 	tst.w	r2, #4
 8007bce:	f103 0204 	add.w	r2, r3, #4
 8007bd2:	d1d9      	bne.n	8007b88 <_scanf_float+0x398>
 8007bd4:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8007bd8:	f8cc 2000 	str.w	r2, [ip]
 8007bdc:	f8d3 8000 	ldr.w	r8, [r3]
 8007be0:	4602      	mov	r2, r0
 8007be2:	460b      	mov	r3, r1
 8007be4:	f7f8 ff12 	bl	8000a0c <__aeabi_dcmpun>
 8007be8:	b128      	cbz	r0, 8007bf6 <_scanf_float+0x406>
 8007bea:	4807      	ldr	r0, [pc, #28]	; (8007c08 <_scanf_float+0x418>)
 8007bec:	f000 f80e 	bl	8007c0c <nanf>
 8007bf0:	f8c8 0000 	str.w	r0, [r8]
 8007bf4:	e7cd      	b.n	8007b92 <_scanf_float+0x3a2>
 8007bf6:	4630      	mov	r0, r6
 8007bf8:	4639      	mov	r1, r7
 8007bfa:	f7f8 ff65 	bl	8000ac8 <__aeabi_d2f>
 8007bfe:	e7f7      	b.n	8007bf0 <_scanf_float+0x400>
 8007c00:	2500      	movs	r5, #0
 8007c02:	e638      	b.n	8007876 <_scanf_float+0x86>
 8007c04:	0800bbe4 	.word	0x0800bbe4
 8007c08:	0800bff0 	.word	0x0800bff0

08007c0c <nanf>:
 8007c0c:	4800      	ldr	r0, [pc, #0]	; (8007c10 <nanf+0x4>)
 8007c0e:	4770      	bx	lr
 8007c10:	7fc00000 	.word	0x7fc00000

08007c14 <siprintf>:
 8007c14:	b40e      	push	{r1, r2, r3}
 8007c16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c1a:	b500      	push	{lr}
 8007c1c:	b09c      	sub	sp, #112	; 0x70
 8007c1e:	ab1d      	add	r3, sp, #116	; 0x74
 8007c20:	9002      	str	r0, [sp, #8]
 8007c22:	9006      	str	r0, [sp, #24]
 8007c24:	9107      	str	r1, [sp, #28]
 8007c26:	9104      	str	r1, [sp, #16]
 8007c28:	4808      	ldr	r0, [pc, #32]	; (8007c4c <siprintf+0x38>)
 8007c2a:	4909      	ldr	r1, [pc, #36]	; (8007c50 <siprintf+0x3c>)
 8007c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c30:	9105      	str	r1, [sp, #20]
 8007c32:	6800      	ldr	r0, [r0, #0]
 8007c34:	a902      	add	r1, sp, #8
 8007c36:	9301      	str	r3, [sp, #4]
 8007c38:	f002 feaa 	bl	800a990 <_svfiprintf_r>
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	9b02      	ldr	r3, [sp, #8]
 8007c40:	701a      	strb	r2, [r3, #0]
 8007c42:	b01c      	add	sp, #112	; 0x70
 8007c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c48:	b003      	add	sp, #12
 8007c4a:	4770      	bx	lr
 8007c4c:	20000088 	.word	0x20000088
 8007c50:	ffff0208 	.word	0xffff0208

08007c54 <sulp>:
 8007c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c58:	460f      	mov	r7, r1
 8007c5a:	4690      	mov	r8, r2
 8007c5c:	f002 fc04 	bl	800a468 <__ulp>
 8007c60:	4604      	mov	r4, r0
 8007c62:	460d      	mov	r5, r1
 8007c64:	f1b8 0f00 	cmp.w	r8, #0
 8007c68:	d011      	beq.n	8007c8e <sulp+0x3a>
 8007c6a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007c6e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	dd0b      	ble.n	8007c8e <sulp+0x3a>
 8007c76:	2400      	movs	r4, #0
 8007c78:	051b      	lsls	r3, r3, #20
 8007c7a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007c7e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007c82:	4622      	mov	r2, r4
 8007c84:	462b      	mov	r3, r5
 8007c86:	f7f8 fc27 	bl	80004d8 <__aeabi_dmul>
 8007c8a:	4604      	mov	r4, r0
 8007c8c:	460d      	mov	r5, r1
 8007c8e:	4620      	mov	r0, r4
 8007c90:	4629      	mov	r1, r5
 8007c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007c98 <_strtod_l>:
 8007c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9c:	469b      	mov	fp, r3
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	b09f      	sub	sp, #124	; 0x7c
 8007ca2:	931a      	str	r3, [sp, #104]	; 0x68
 8007ca4:	4b9e      	ldr	r3, [pc, #632]	; (8007f20 <_strtod_l+0x288>)
 8007ca6:	4682      	mov	sl, r0
 8007ca8:	681f      	ldr	r7, [r3, #0]
 8007caa:	460e      	mov	r6, r1
 8007cac:	4638      	mov	r0, r7
 8007cae:	9215      	str	r2, [sp, #84]	; 0x54
 8007cb0:	f7f8 fa4e 	bl	8000150 <strlen>
 8007cb4:	f04f 0800 	mov.w	r8, #0
 8007cb8:	4604      	mov	r4, r0
 8007cba:	f04f 0900 	mov.w	r9, #0
 8007cbe:	9619      	str	r6, [sp, #100]	; 0x64
 8007cc0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007cc2:	781a      	ldrb	r2, [r3, #0]
 8007cc4:	2a2b      	cmp	r2, #43	; 0x2b
 8007cc6:	d04c      	beq.n	8007d62 <_strtod_l+0xca>
 8007cc8:	d83a      	bhi.n	8007d40 <_strtod_l+0xa8>
 8007cca:	2a0d      	cmp	r2, #13
 8007ccc:	d833      	bhi.n	8007d36 <_strtod_l+0x9e>
 8007cce:	2a08      	cmp	r2, #8
 8007cd0:	d833      	bhi.n	8007d3a <_strtod_l+0xa2>
 8007cd2:	2a00      	cmp	r2, #0
 8007cd4:	d03d      	beq.n	8007d52 <_strtod_l+0xba>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	930a      	str	r3, [sp, #40]	; 0x28
 8007cda:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007cdc:	782b      	ldrb	r3, [r5, #0]
 8007cde:	2b30      	cmp	r3, #48	; 0x30
 8007ce0:	f040 80aa 	bne.w	8007e38 <_strtod_l+0x1a0>
 8007ce4:	786b      	ldrb	r3, [r5, #1]
 8007ce6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007cea:	2b58      	cmp	r3, #88	; 0x58
 8007cec:	d166      	bne.n	8007dbc <_strtod_l+0x124>
 8007cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cf0:	4650      	mov	r0, sl
 8007cf2:	9301      	str	r3, [sp, #4]
 8007cf4:	ab1a      	add	r3, sp, #104	; 0x68
 8007cf6:	9300      	str	r3, [sp, #0]
 8007cf8:	4a8a      	ldr	r2, [pc, #552]	; (8007f24 <_strtod_l+0x28c>)
 8007cfa:	f8cd b008 	str.w	fp, [sp, #8]
 8007cfe:	ab1b      	add	r3, sp, #108	; 0x6c
 8007d00:	a919      	add	r1, sp, #100	; 0x64
 8007d02:	f001 fd17 	bl	8009734 <__gethex>
 8007d06:	f010 0607 	ands.w	r6, r0, #7
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	d005      	beq.n	8007d1a <_strtod_l+0x82>
 8007d0e:	2e06      	cmp	r6, #6
 8007d10:	d129      	bne.n	8007d66 <_strtod_l+0xce>
 8007d12:	2300      	movs	r3, #0
 8007d14:	3501      	adds	r5, #1
 8007d16:	9519      	str	r5, [sp, #100]	; 0x64
 8007d18:	930a      	str	r3, [sp, #40]	; 0x28
 8007d1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f040 858a 	bne.w	8008836 <_strtod_l+0xb9e>
 8007d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d24:	b1d3      	cbz	r3, 8007d5c <_strtod_l+0xc4>
 8007d26:	4642      	mov	r2, r8
 8007d28:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	4619      	mov	r1, r3
 8007d30:	b01f      	add	sp, #124	; 0x7c
 8007d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d36:	2a20      	cmp	r2, #32
 8007d38:	d1cd      	bne.n	8007cd6 <_strtod_l+0x3e>
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	9319      	str	r3, [sp, #100]	; 0x64
 8007d3e:	e7bf      	b.n	8007cc0 <_strtod_l+0x28>
 8007d40:	2a2d      	cmp	r2, #45	; 0x2d
 8007d42:	d1c8      	bne.n	8007cd6 <_strtod_l+0x3e>
 8007d44:	2201      	movs	r2, #1
 8007d46:	920a      	str	r2, [sp, #40]	; 0x28
 8007d48:	1c5a      	adds	r2, r3, #1
 8007d4a:	9219      	str	r2, [sp, #100]	; 0x64
 8007d4c:	785b      	ldrb	r3, [r3, #1]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1c3      	bne.n	8007cda <_strtod_l+0x42>
 8007d52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d54:	9619      	str	r6, [sp, #100]	; 0x64
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	f040 856b 	bne.w	8008832 <_strtod_l+0xb9a>
 8007d5c:	4642      	mov	r2, r8
 8007d5e:	464b      	mov	r3, r9
 8007d60:	e7e4      	b.n	8007d2c <_strtod_l+0x94>
 8007d62:	2200      	movs	r2, #0
 8007d64:	e7ef      	b.n	8007d46 <_strtod_l+0xae>
 8007d66:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007d68:	b13a      	cbz	r2, 8007d7a <_strtod_l+0xe2>
 8007d6a:	2135      	movs	r1, #53	; 0x35
 8007d6c:	a81c      	add	r0, sp, #112	; 0x70
 8007d6e:	f002 fc7f 	bl	800a670 <__copybits>
 8007d72:	4650      	mov	r0, sl
 8007d74:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d76:	f002 f847 	bl	8009e08 <_Bfree>
 8007d7a:	3e01      	subs	r6, #1
 8007d7c:	2e04      	cmp	r6, #4
 8007d7e:	d806      	bhi.n	8007d8e <_strtod_l+0xf6>
 8007d80:	e8df f006 	tbb	[pc, r6]
 8007d84:	1714030a 	.word	0x1714030a
 8007d88:	0a          	.byte	0x0a
 8007d89:	00          	.byte	0x00
 8007d8a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007d8e:	0721      	lsls	r1, r4, #28
 8007d90:	d5c3      	bpl.n	8007d1a <_strtod_l+0x82>
 8007d92:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007d96:	e7c0      	b.n	8007d1a <_strtod_l+0x82>
 8007d98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007d9a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8007d9e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007da2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007da6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007daa:	e7f0      	b.n	8007d8e <_strtod_l+0xf6>
 8007dac:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007f28 <_strtod_l+0x290>
 8007db0:	e7ed      	b.n	8007d8e <_strtod_l+0xf6>
 8007db2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007db6:	f04f 38ff 	mov.w	r8, #4294967295
 8007dba:	e7e8      	b.n	8007d8e <_strtod_l+0xf6>
 8007dbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	9219      	str	r2, [sp, #100]	; 0x64
 8007dc2:	785b      	ldrb	r3, [r3, #1]
 8007dc4:	2b30      	cmp	r3, #48	; 0x30
 8007dc6:	d0f9      	beq.n	8007dbc <_strtod_l+0x124>
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d0a6      	beq.n	8007d1a <_strtod_l+0x82>
 8007dcc:	2301      	movs	r3, #1
 8007dce:	9307      	str	r3, [sp, #28]
 8007dd0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007dd2:	220a      	movs	r2, #10
 8007dd4:	9308      	str	r3, [sp, #32]
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	469b      	mov	fp, r3
 8007dda:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007dde:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007de0:	7805      	ldrb	r5, [r0, #0]
 8007de2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007de6:	b2d9      	uxtb	r1, r3
 8007de8:	2909      	cmp	r1, #9
 8007dea:	d927      	bls.n	8007e3c <_strtod_l+0x1a4>
 8007dec:	4622      	mov	r2, r4
 8007dee:	4639      	mov	r1, r7
 8007df0:	f002 fee4 	bl	800abbc <strncmp>
 8007df4:	2800      	cmp	r0, #0
 8007df6:	d033      	beq.n	8007e60 <_strtod_l+0x1c8>
 8007df8:	2000      	movs	r0, #0
 8007dfa:	462a      	mov	r2, r5
 8007dfc:	465c      	mov	r4, fp
 8007dfe:	4603      	mov	r3, r0
 8007e00:	9004      	str	r0, [sp, #16]
 8007e02:	2a65      	cmp	r2, #101	; 0x65
 8007e04:	d001      	beq.n	8007e0a <_strtod_l+0x172>
 8007e06:	2a45      	cmp	r2, #69	; 0x45
 8007e08:	d114      	bne.n	8007e34 <_strtod_l+0x19c>
 8007e0a:	b91c      	cbnz	r4, 8007e14 <_strtod_l+0x17c>
 8007e0c:	9a07      	ldr	r2, [sp, #28]
 8007e0e:	4302      	orrs	r2, r0
 8007e10:	d09f      	beq.n	8007d52 <_strtod_l+0xba>
 8007e12:	2400      	movs	r4, #0
 8007e14:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007e16:	1c72      	adds	r2, r6, #1
 8007e18:	9219      	str	r2, [sp, #100]	; 0x64
 8007e1a:	7872      	ldrb	r2, [r6, #1]
 8007e1c:	2a2b      	cmp	r2, #43	; 0x2b
 8007e1e:	d079      	beq.n	8007f14 <_strtod_l+0x27c>
 8007e20:	2a2d      	cmp	r2, #45	; 0x2d
 8007e22:	f000 8083 	beq.w	8007f2c <_strtod_l+0x294>
 8007e26:	2700      	movs	r7, #0
 8007e28:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007e2c:	2909      	cmp	r1, #9
 8007e2e:	f240 8083 	bls.w	8007f38 <_strtod_l+0x2a0>
 8007e32:	9619      	str	r6, [sp, #100]	; 0x64
 8007e34:	2500      	movs	r5, #0
 8007e36:	e09f      	b.n	8007f78 <_strtod_l+0x2e0>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	e7c8      	b.n	8007dce <_strtod_l+0x136>
 8007e3c:	f1bb 0f08 	cmp.w	fp, #8
 8007e40:	bfd5      	itete	le
 8007e42:	9906      	ldrle	r1, [sp, #24]
 8007e44:	9905      	ldrgt	r1, [sp, #20]
 8007e46:	fb02 3301 	mlale	r3, r2, r1, r3
 8007e4a:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007e4e:	f100 0001 	add.w	r0, r0, #1
 8007e52:	bfd4      	ite	le
 8007e54:	9306      	strle	r3, [sp, #24]
 8007e56:	9305      	strgt	r3, [sp, #20]
 8007e58:	f10b 0b01 	add.w	fp, fp, #1
 8007e5c:	9019      	str	r0, [sp, #100]	; 0x64
 8007e5e:	e7be      	b.n	8007dde <_strtod_l+0x146>
 8007e60:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e62:	191a      	adds	r2, r3, r4
 8007e64:	9219      	str	r2, [sp, #100]	; 0x64
 8007e66:	5d1a      	ldrb	r2, [r3, r4]
 8007e68:	f1bb 0f00 	cmp.w	fp, #0
 8007e6c:	d036      	beq.n	8007edc <_strtod_l+0x244>
 8007e6e:	465c      	mov	r4, fp
 8007e70:	9004      	str	r0, [sp, #16]
 8007e72:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007e76:	2b09      	cmp	r3, #9
 8007e78:	d912      	bls.n	8007ea0 <_strtod_l+0x208>
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e7c1      	b.n	8007e02 <_strtod_l+0x16a>
 8007e7e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e80:	3001      	adds	r0, #1
 8007e82:	1c5a      	adds	r2, r3, #1
 8007e84:	9219      	str	r2, [sp, #100]	; 0x64
 8007e86:	785a      	ldrb	r2, [r3, #1]
 8007e88:	2a30      	cmp	r2, #48	; 0x30
 8007e8a:	d0f8      	beq.n	8007e7e <_strtod_l+0x1e6>
 8007e8c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007e90:	2b08      	cmp	r3, #8
 8007e92:	f200 84d5 	bhi.w	8008840 <_strtod_l+0xba8>
 8007e96:	9004      	str	r0, [sp, #16]
 8007e98:	2000      	movs	r0, #0
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e9e:	9308      	str	r3, [sp, #32]
 8007ea0:	3a30      	subs	r2, #48	; 0x30
 8007ea2:	f100 0301 	add.w	r3, r0, #1
 8007ea6:	d013      	beq.n	8007ed0 <_strtod_l+0x238>
 8007ea8:	9904      	ldr	r1, [sp, #16]
 8007eaa:	1905      	adds	r5, r0, r4
 8007eac:	4419      	add	r1, r3
 8007eae:	9104      	str	r1, [sp, #16]
 8007eb0:	4623      	mov	r3, r4
 8007eb2:	210a      	movs	r1, #10
 8007eb4:	42ab      	cmp	r3, r5
 8007eb6:	d113      	bne.n	8007ee0 <_strtod_l+0x248>
 8007eb8:	1823      	adds	r3, r4, r0
 8007eba:	2b08      	cmp	r3, #8
 8007ebc:	f104 0401 	add.w	r4, r4, #1
 8007ec0:	4404      	add	r4, r0
 8007ec2:	dc1b      	bgt.n	8007efc <_strtod_l+0x264>
 8007ec4:	230a      	movs	r3, #10
 8007ec6:	9906      	ldr	r1, [sp, #24]
 8007ec8:	fb03 2301 	mla	r3, r3, r1, r2
 8007ecc:	9306      	str	r3, [sp, #24]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	1c51      	adds	r1, r2, #1
 8007ed6:	9119      	str	r1, [sp, #100]	; 0x64
 8007ed8:	7852      	ldrb	r2, [r2, #1]
 8007eda:	e7ca      	b.n	8007e72 <_strtod_l+0x1da>
 8007edc:	4658      	mov	r0, fp
 8007ede:	e7d3      	b.n	8007e88 <_strtod_l+0x1f0>
 8007ee0:	2b08      	cmp	r3, #8
 8007ee2:	dc04      	bgt.n	8007eee <_strtod_l+0x256>
 8007ee4:	9f06      	ldr	r7, [sp, #24]
 8007ee6:	434f      	muls	r7, r1
 8007ee8:	9706      	str	r7, [sp, #24]
 8007eea:	3301      	adds	r3, #1
 8007eec:	e7e2      	b.n	8007eb4 <_strtod_l+0x21c>
 8007eee:	1c5f      	adds	r7, r3, #1
 8007ef0:	2f10      	cmp	r7, #16
 8007ef2:	bfde      	ittt	le
 8007ef4:	9f05      	ldrle	r7, [sp, #20]
 8007ef6:	434f      	mulle	r7, r1
 8007ef8:	9705      	strle	r7, [sp, #20]
 8007efa:	e7f6      	b.n	8007eea <_strtod_l+0x252>
 8007efc:	2c10      	cmp	r4, #16
 8007efe:	bfdf      	itttt	le
 8007f00:	230a      	movle	r3, #10
 8007f02:	9905      	ldrle	r1, [sp, #20]
 8007f04:	fb03 2301 	mlale	r3, r3, r1, r2
 8007f08:	9305      	strle	r3, [sp, #20]
 8007f0a:	e7e0      	b.n	8007ece <_strtod_l+0x236>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	9304      	str	r3, [sp, #16]
 8007f10:	2301      	movs	r3, #1
 8007f12:	e77b      	b.n	8007e0c <_strtod_l+0x174>
 8007f14:	2700      	movs	r7, #0
 8007f16:	1cb2      	adds	r2, r6, #2
 8007f18:	9219      	str	r2, [sp, #100]	; 0x64
 8007f1a:	78b2      	ldrb	r2, [r6, #2]
 8007f1c:	e784      	b.n	8007e28 <_strtod_l+0x190>
 8007f1e:	bf00      	nop
 8007f20:	0800be38 	.word	0x0800be38
 8007f24:	0800bbec 	.word	0x0800bbec
 8007f28:	7ff00000 	.word	0x7ff00000
 8007f2c:	2701      	movs	r7, #1
 8007f2e:	e7f2      	b.n	8007f16 <_strtod_l+0x27e>
 8007f30:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f32:	1c51      	adds	r1, r2, #1
 8007f34:	9119      	str	r1, [sp, #100]	; 0x64
 8007f36:	7852      	ldrb	r2, [r2, #1]
 8007f38:	2a30      	cmp	r2, #48	; 0x30
 8007f3a:	d0f9      	beq.n	8007f30 <_strtod_l+0x298>
 8007f3c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007f40:	2908      	cmp	r1, #8
 8007f42:	f63f af77 	bhi.w	8007e34 <_strtod_l+0x19c>
 8007f46:	f04f 0e0a 	mov.w	lr, #10
 8007f4a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007f4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f50:	9209      	str	r2, [sp, #36]	; 0x24
 8007f52:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f54:	1c51      	adds	r1, r2, #1
 8007f56:	9119      	str	r1, [sp, #100]	; 0x64
 8007f58:	7852      	ldrb	r2, [r2, #1]
 8007f5a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007f5e:	2d09      	cmp	r5, #9
 8007f60:	d935      	bls.n	8007fce <_strtod_l+0x336>
 8007f62:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007f64:	1b49      	subs	r1, r1, r5
 8007f66:	2908      	cmp	r1, #8
 8007f68:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007f6c:	dc02      	bgt.n	8007f74 <_strtod_l+0x2dc>
 8007f6e:	4565      	cmp	r5, ip
 8007f70:	bfa8      	it	ge
 8007f72:	4665      	movge	r5, ip
 8007f74:	b107      	cbz	r7, 8007f78 <_strtod_l+0x2e0>
 8007f76:	426d      	negs	r5, r5
 8007f78:	2c00      	cmp	r4, #0
 8007f7a:	d14c      	bne.n	8008016 <_strtod_l+0x37e>
 8007f7c:	9907      	ldr	r1, [sp, #28]
 8007f7e:	4301      	orrs	r1, r0
 8007f80:	f47f aecb 	bne.w	8007d1a <_strtod_l+0x82>
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f47f aee4 	bne.w	8007d52 <_strtod_l+0xba>
 8007f8a:	2a69      	cmp	r2, #105	; 0x69
 8007f8c:	d026      	beq.n	8007fdc <_strtod_l+0x344>
 8007f8e:	dc23      	bgt.n	8007fd8 <_strtod_l+0x340>
 8007f90:	2a49      	cmp	r2, #73	; 0x49
 8007f92:	d023      	beq.n	8007fdc <_strtod_l+0x344>
 8007f94:	2a4e      	cmp	r2, #78	; 0x4e
 8007f96:	f47f aedc 	bne.w	8007d52 <_strtod_l+0xba>
 8007f9a:	499d      	ldr	r1, [pc, #628]	; (8008210 <_strtod_l+0x578>)
 8007f9c:	a819      	add	r0, sp, #100	; 0x64
 8007f9e:	f001 fe17 	bl	8009bd0 <__match>
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	f43f aed5 	beq.w	8007d52 <_strtod_l+0xba>
 8007fa8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	2b28      	cmp	r3, #40	; 0x28
 8007fae:	d12c      	bne.n	800800a <_strtod_l+0x372>
 8007fb0:	4998      	ldr	r1, [pc, #608]	; (8008214 <_strtod_l+0x57c>)
 8007fb2:	aa1c      	add	r2, sp, #112	; 0x70
 8007fb4:	a819      	add	r0, sp, #100	; 0x64
 8007fb6:	f001 fe1f 	bl	8009bf8 <__hexnan>
 8007fba:	2805      	cmp	r0, #5
 8007fbc:	d125      	bne.n	800800a <_strtod_l+0x372>
 8007fbe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007fc0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8007fc4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007fc8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007fcc:	e6a5      	b.n	8007d1a <_strtod_l+0x82>
 8007fce:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8007fd2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007fd6:	e7bc      	b.n	8007f52 <_strtod_l+0x2ba>
 8007fd8:	2a6e      	cmp	r2, #110	; 0x6e
 8007fda:	e7dc      	b.n	8007f96 <_strtod_l+0x2fe>
 8007fdc:	498e      	ldr	r1, [pc, #568]	; (8008218 <_strtod_l+0x580>)
 8007fde:	a819      	add	r0, sp, #100	; 0x64
 8007fe0:	f001 fdf6 	bl	8009bd0 <__match>
 8007fe4:	2800      	cmp	r0, #0
 8007fe6:	f43f aeb4 	beq.w	8007d52 <_strtod_l+0xba>
 8007fea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007fec:	498b      	ldr	r1, [pc, #556]	; (800821c <_strtod_l+0x584>)
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	a819      	add	r0, sp, #100	; 0x64
 8007ff2:	9319      	str	r3, [sp, #100]	; 0x64
 8007ff4:	f001 fdec 	bl	8009bd0 <__match>
 8007ff8:	b910      	cbnz	r0, 8008000 <_strtod_l+0x368>
 8007ffa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	9319      	str	r3, [sp, #100]	; 0x64
 8008000:	f04f 0800 	mov.w	r8, #0
 8008004:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8008220 <_strtod_l+0x588>
 8008008:	e687      	b.n	8007d1a <_strtod_l+0x82>
 800800a:	4886      	ldr	r0, [pc, #536]	; (8008224 <_strtod_l+0x58c>)
 800800c:	f002 fdc0 	bl	800ab90 <nan>
 8008010:	4680      	mov	r8, r0
 8008012:	4689      	mov	r9, r1
 8008014:	e681      	b.n	8007d1a <_strtod_l+0x82>
 8008016:	9b04      	ldr	r3, [sp, #16]
 8008018:	f1bb 0f00 	cmp.w	fp, #0
 800801c:	bf08      	it	eq
 800801e:	46a3      	moveq	fp, r4
 8008020:	1aeb      	subs	r3, r5, r3
 8008022:	2c10      	cmp	r4, #16
 8008024:	9806      	ldr	r0, [sp, #24]
 8008026:	4626      	mov	r6, r4
 8008028:	9307      	str	r3, [sp, #28]
 800802a:	bfa8      	it	ge
 800802c:	2610      	movge	r6, #16
 800802e:	f7f8 f9d9 	bl	80003e4 <__aeabi_ui2d>
 8008032:	2c09      	cmp	r4, #9
 8008034:	4680      	mov	r8, r0
 8008036:	4689      	mov	r9, r1
 8008038:	dd13      	ble.n	8008062 <_strtod_l+0x3ca>
 800803a:	4b7b      	ldr	r3, [pc, #492]	; (8008228 <_strtod_l+0x590>)
 800803c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008040:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008044:	f7f8 fa48 	bl	80004d8 <__aeabi_dmul>
 8008048:	4680      	mov	r8, r0
 800804a:	9805      	ldr	r0, [sp, #20]
 800804c:	4689      	mov	r9, r1
 800804e:	f7f8 f9c9 	bl	80003e4 <__aeabi_ui2d>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	4640      	mov	r0, r8
 8008058:	4649      	mov	r1, r9
 800805a:	f7f8 f887 	bl	800016c <__adddf3>
 800805e:	4680      	mov	r8, r0
 8008060:	4689      	mov	r9, r1
 8008062:	2c0f      	cmp	r4, #15
 8008064:	dc36      	bgt.n	80080d4 <_strtod_l+0x43c>
 8008066:	9b07      	ldr	r3, [sp, #28]
 8008068:	2b00      	cmp	r3, #0
 800806a:	f43f ae56 	beq.w	8007d1a <_strtod_l+0x82>
 800806e:	dd22      	ble.n	80080b6 <_strtod_l+0x41e>
 8008070:	2b16      	cmp	r3, #22
 8008072:	dc09      	bgt.n	8008088 <_strtod_l+0x3f0>
 8008074:	496c      	ldr	r1, [pc, #432]	; (8008228 <_strtod_l+0x590>)
 8008076:	4642      	mov	r2, r8
 8008078:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800807c:	464b      	mov	r3, r9
 800807e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008082:	f7f8 fa29 	bl	80004d8 <__aeabi_dmul>
 8008086:	e7c3      	b.n	8008010 <_strtod_l+0x378>
 8008088:	9a07      	ldr	r2, [sp, #28]
 800808a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800808e:	4293      	cmp	r3, r2
 8008090:	db20      	blt.n	80080d4 <_strtod_l+0x43c>
 8008092:	4d65      	ldr	r5, [pc, #404]	; (8008228 <_strtod_l+0x590>)
 8008094:	f1c4 040f 	rsb	r4, r4, #15
 8008098:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800809c:	4642      	mov	r2, r8
 800809e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080a2:	464b      	mov	r3, r9
 80080a4:	f7f8 fa18 	bl	80004d8 <__aeabi_dmul>
 80080a8:	9b07      	ldr	r3, [sp, #28]
 80080aa:	1b1c      	subs	r4, r3, r4
 80080ac:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80080b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080b4:	e7e5      	b.n	8008082 <_strtod_l+0x3ea>
 80080b6:	9b07      	ldr	r3, [sp, #28]
 80080b8:	3316      	adds	r3, #22
 80080ba:	db0b      	blt.n	80080d4 <_strtod_l+0x43c>
 80080bc:	9b04      	ldr	r3, [sp, #16]
 80080be:	4640      	mov	r0, r8
 80080c0:	1b5d      	subs	r5, r3, r5
 80080c2:	4b59      	ldr	r3, [pc, #356]	; (8008228 <_strtod_l+0x590>)
 80080c4:	4649      	mov	r1, r9
 80080c6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80080ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080ce:	f7f8 fb2d 	bl	800072c <__aeabi_ddiv>
 80080d2:	e79d      	b.n	8008010 <_strtod_l+0x378>
 80080d4:	9b07      	ldr	r3, [sp, #28]
 80080d6:	1ba6      	subs	r6, r4, r6
 80080d8:	441e      	add	r6, r3
 80080da:	2e00      	cmp	r6, #0
 80080dc:	dd74      	ble.n	80081c8 <_strtod_l+0x530>
 80080de:	f016 030f 	ands.w	r3, r6, #15
 80080e2:	d00a      	beq.n	80080fa <_strtod_l+0x462>
 80080e4:	4950      	ldr	r1, [pc, #320]	; (8008228 <_strtod_l+0x590>)
 80080e6:	4642      	mov	r2, r8
 80080e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80080ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080f0:	464b      	mov	r3, r9
 80080f2:	f7f8 f9f1 	bl	80004d8 <__aeabi_dmul>
 80080f6:	4680      	mov	r8, r0
 80080f8:	4689      	mov	r9, r1
 80080fa:	f036 060f 	bics.w	r6, r6, #15
 80080fe:	d052      	beq.n	80081a6 <_strtod_l+0x50e>
 8008100:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8008104:	dd27      	ble.n	8008156 <_strtod_l+0x4be>
 8008106:	f04f 0b00 	mov.w	fp, #0
 800810a:	f8cd b010 	str.w	fp, [sp, #16]
 800810e:	f8cd b020 	str.w	fp, [sp, #32]
 8008112:	f8cd b018 	str.w	fp, [sp, #24]
 8008116:	2322      	movs	r3, #34	; 0x22
 8008118:	f04f 0800 	mov.w	r8, #0
 800811c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8008220 <_strtod_l+0x588>
 8008120:	f8ca 3000 	str.w	r3, [sl]
 8008124:	9b08      	ldr	r3, [sp, #32]
 8008126:	2b00      	cmp	r3, #0
 8008128:	f43f adf7 	beq.w	8007d1a <_strtod_l+0x82>
 800812c:	4650      	mov	r0, sl
 800812e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008130:	f001 fe6a 	bl	8009e08 <_Bfree>
 8008134:	4650      	mov	r0, sl
 8008136:	9906      	ldr	r1, [sp, #24]
 8008138:	f001 fe66 	bl	8009e08 <_Bfree>
 800813c:	4650      	mov	r0, sl
 800813e:	9904      	ldr	r1, [sp, #16]
 8008140:	f001 fe62 	bl	8009e08 <_Bfree>
 8008144:	4650      	mov	r0, sl
 8008146:	9908      	ldr	r1, [sp, #32]
 8008148:	f001 fe5e 	bl	8009e08 <_Bfree>
 800814c:	4659      	mov	r1, fp
 800814e:	4650      	mov	r0, sl
 8008150:	f001 fe5a 	bl	8009e08 <_Bfree>
 8008154:	e5e1      	b.n	8007d1a <_strtod_l+0x82>
 8008156:	4b35      	ldr	r3, [pc, #212]	; (800822c <_strtod_l+0x594>)
 8008158:	4640      	mov	r0, r8
 800815a:	9305      	str	r3, [sp, #20]
 800815c:	2300      	movs	r3, #0
 800815e:	4649      	mov	r1, r9
 8008160:	461f      	mov	r7, r3
 8008162:	1136      	asrs	r6, r6, #4
 8008164:	2e01      	cmp	r6, #1
 8008166:	dc21      	bgt.n	80081ac <_strtod_l+0x514>
 8008168:	b10b      	cbz	r3, 800816e <_strtod_l+0x4d6>
 800816a:	4680      	mov	r8, r0
 800816c:	4689      	mov	r9, r1
 800816e:	4b2f      	ldr	r3, [pc, #188]	; (800822c <_strtod_l+0x594>)
 8008170:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008174:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008178:	4642      	mov	r2, r8
 800817a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800817e:	464b      	mov	r3, r9
 8008180:	f7f8 f9aa 	bl	80004d8 <__aeabi_dmul>
 8008184:	4b26      	ldr	r3, [pc, #152]	; (8008220 <_strtod_l+0x588>)
 8008186:	460a      	mov	r2, r1
 8008188:	400b      	ands	r3, r1
 800818a:	4929      	ldr	r1, [pc, #164]	; (8008230 <_strtod_l+0x598>)
 800818c:	4680      	mov	r8, r0
 800818e:	428b      	cmp	r3, r1
 8008190:	d8b9      	bhi.n	8008106 <_strtod_l+0x46e>
 8008192:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008196:	428b      	cmp	r3, r1
 8008198:	bf86      	itte	hi
 800819a:	f04f 38ff 	movhi.w	r8, #4294967295
 800819e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008234 <_strtod_l+0x59c>
 80081a2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80081a6:	2300      	movs	r3, #0
 80081a8:	9305      	str	r3, [sp, #20]
 80081aa:	e07f      	b.n	80082ac <_strtod_l+0x614>
 80081ac:	07f2      	lsls	r2, r6, #31
 80081ae:	d505      	bpl.n	80081bc <_strtod_l+0x524>
 80081b0:	9b05      	ldr	r3, [sp, #20]
 80081b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b6:	f7f8 f98f 	bl	80004d8 <__aeabi_dmul>
 80081ba:	2301      	movs	r3, #1
 80081bc:	9a05      	ldr	r2, [sp, #20]
 80081be:	3701      	adds	r7, #1
 80081c0:	3208      	adds	r2, #8
 80081c2:	1076      	asrs	r6, r6, #1
 80081c4:	9205      	str	r2, [sp, #20]
 80081c6:	e7cd      	b.n	8008164 <_strtod_l+0x4cc>
 80081c8:	d0ed      	beq.n	80081a6 <_strtod_l+0x50e>
 80081ca:	4276      	negs	r6, r6
 80081cc:	f016 020f 	ands.w	r2, r6, #15
 80081d0:	d00a      	beq.n	80081e8 <_strtod_l+0x550>
 80081d2:	4b15      	ldr	r3, [pc, #84]	; (8008228 <_strtod_l+0x590>)
 80081d4:	4640      	mov	r0, r8
 80081d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081da:	4649      	mov	r1, r9
 80081dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e0:	f7f8 faa4 	bl	800072c <__aeabi_ddiv>
 80081e4:	4680      	mov	r8, r0
 80081e6:	4689      	mov	r9, r1
 80081e8:	1136      	asrs	r6, r6, #4
 80081ea:	d0dc      	beq.n	80081a6 <_strtod_l+0x50e>
 80081ec:	2e1f      	cmp	r6, #31
 80081ee:	dd23      	ble.n	8008238 <_strtod_l+0x5a0>
 80081f0:	f04f 0b00 	mov.w	fp, #0
 80081f4:	f8cd b010 	str.w	fp, [sp, #16]
 80081f8:	f8cd b020 	str.w	fp, [sp, #32]
 80081fc:	f8cd b018 	str.w	fp, [sp, #24]
 8008200:	2322      	movs	r3, #34	; 0x22
 8008202:	f04f 0800 	mov.w	r8, #0
 8008206:	f04f 0900 	mov.w	r9, #0
 800820a:	f8ca 3000 	str.w	r3, [sl]
 800820e:	e789      	b.n	8008124 <_strtod_l+0x48c>
 8008210:	0800bbbd 	.word	0x0800bbbd
 8008214:	0800bc00 	.word	0x0800bc00
 8008218:	0800bbb5 	.word	0x0800bbb5
 800821c:	0800bd44 	.word	0x0800bd44
 8008220:	7ff00000 	.word	0x7ff00000
 8008224:	0800bff0 	.word	0x0800bff0
 8008228:	0800bed0 	.word	0x0800bed0
 800822c:	0800bea8 	.word	0x0800bea8
 8008230:	7ca00000 	.word	0x7ca00000
 8008234:	7fefffff 	.word	0x7fefffff
 8008238:	f016 0310 	ands.w	r3, r6, #16
 800823c:	bf18      	it	ne
 800823e:	236a      	movne	r3, #106	; 0x6a
 8008240:	4640      	mov	r0, r8
 8008242:	9305      	str	r3, [sp, #20]
 8008244:	4649      	mov	r1, r9
 8008246:	2300      	movs	r3, #0
 8008248:	4fb0      	ldr	r7, [pc, #704]	; (800850c <_strtod_l+0x874>)
 800824a:	07f2      	lsls	r2, r6, #31
 800824c:	d504      	bpl.n	8008258 <_strtod_l+0x5c0>
 800824e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008252:	f7f8 f941 	bl	80004d8 <__aeabi_dmul>
 8008256:	2301      	movs	r3, #1
 8008258:	1076      	asrs	r6, r6, #1
 800825a:	f107 0708 	add.w	r7, r7, #8
 800825e:	d1f4      	bne.n	800824a <_strtod_l+0x5b2>
 8008260:	b10b      	cbz	r3, 8008266 <_strtod_l+0x5ce>
 8008262:	4680      	mov	r8, r0
 8008264:	4689      	mov	r9, r1
 8008266:	9b05      	ldr	r3, [sp, #20]
 8008268:	b1c3      	cbz	r3, 800829c <_strtod_l+0x604>
 800826a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800826e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008272:	2b00      	cmp	r3, #0
 8008274:	4649      	mov	r1, r9
 8008276:	dd11      	ble.n	800829c <_strtod_l+0x604>
 8008278:	2b1f      	cmp	r3, #31
 800827a:	f340 8127 	ble.w	80084cc <_strtod_l+0x834>
 800827e:	2b34      	cmp	r3, #52	; 0x34
 8008280:	bfd8      	it	le
 8008282:	f04f 33ff 	movle.w	r3, #4294967295
 8008286:	f04f 0800 	mov.w	r8, #0
 800828a:	bfcf      	iteee	gt
 800828c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008290:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008294:	fa03 f202 	lslle.w	r2, r3, r2
 8008298:	ea02 0901 	andle.w	r9, r2, r1
 800829c:	2200      	movs	r2, #0
 800829e:	2300      	movs	r3, #0
 80082a0:	4640      	mov	r0, r8
 80082a2:	4649      	mov	r1, r9
 80082a4:	f7f8 fb80 	bl	80009a8 <__aeabi_dcmpeq>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	d1a1      	bne.n	80081f0 <_strtod_l+0x558>
 80082ac:	9b06      	ldr	r3, [sp, #24]
 80082ae:	465a      	mov	r2, fp
 80082b0:	9300      	str	r3, [sp, #0]
 80082b2:	4650      	mov	r0, sl
 80082b4:	4623      	mov	r3, r4
 80082b6:	9908      	ldr	r1, [sp, #32]
 80082b8:	f001 fe0e 	bl	8009ed8 <__s2b>
 80082bc:	9008      	str	r0, [sp, #32]
 80082be:	2800      	cmp	r0, #0
 80082c0:	f43f af21 	beq.w	8008106 <_strtod_l+0x46e>
 80082c4:	9b04      	ldr	r3, [sp, #16]
 80082c6:	f04f 0b00 	mov.w	fp, #0
 80082ca:	1b5d      	subs	r5, r3, r5
 80082cc:	9b07      	ldr	r3, [sp, #28]
 80082ce:	f8cd b010 	str.w	fp, [sp, #16]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	bfb4      	ite	lt
 80082d6:	462b      	movlt	r3, r5
 80082d8:	2300      	movge	r3, #0
 80082da:	930e      	str	r3, [sp, #56]	; 0x38
 80082dc:	9b07      	ldr	r3, [sp, #28]
 80082de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80082e2:	9314      	str	r3, [sp, #80]	; 0x50
 80082e4:	9b08      	ldr	r3, [sp, #32]
 80082e6:	4650      	mov	r0, sl
 80082e8:	6859      	ldr	r1, [r3, #4]
 80082ea:	f001 fd4d 	bl	8009d88 <_Balloc>
 80082ee:	9006      	str	r0, [sp, #24]
 80082f0:	2800      	cmp	r0, #0
 80082f2:	f43f af10 	beq.w	8008116 <_strtod_l+0x47e>
 80082f6:	9b08      	ldr	r3, [sp, #32]
 80082f8:	300c      	adds	r0, #12
 80082fa:	691a      	ldr	r2, [r3, #16]
 80082fc:	f103 010c 	add.w	r1, r3, #12
 8008300:	3202      	adds	r2, #2
 8008302:	0092      	lsls	r2, r2, #2
 8008304:	f7fe fdfe 	bl	8006f04 <memcpy>
 8008308:	ab1c      	add	r3, sp, #112	; 0x70
 800830a:	9301      	str	r3, [sp, #4]
 800830c:	ab1b      	add	r3, sp, #108	; 0x6c
 800830e:	9300      	str	r3, [sp, #0]
 8008310:	4642      	mov	r2, r8
 8008312:	464b      	mov	r3, r9
 8008314:	4650      	mov	r0, sl
 8008316:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800831a:	f002 f91f 	bl	800a55c <__d2b>
 800831e:	901a      	str	r0, [sp, #104]	; 0x68
 8008320:	2800      	cmp	r0, #0
 8008322:	f43f aef8 	beq.w	8008116 <_strtod_l+0x47e>
 8008326:	2101      	movs	r1, #1
 8008328:	4650      	mov	r0, sl
 800832a:	f001 fe6d 	bl	800a008 <__i2b>
 800832e:	4603      	mov	r3, r0
 8008330:	9004      	str	r0, [sp, #16]
 8008332:	2800      	cmp	r0, #0
 8008334:	f43f aeef 	beq.w	8008116 <_strtod_l+0x47e>
 8008338:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800833a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800833c:	2d00      	cmp	r5, #0
 800833e:	bfab      	itete	ge
 8008340:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008342:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8008344:	18ee      	addge	r6, r5, r3
 8008346:	1b5c      	sublt	r4, r3, r5
 8008348:	9b05      	ldr	r3, [sp, #20]
 800834a:	bfa8      	it	ge
 800834c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800834e:	eba5 0503 	sub.w	r5, r5, r3
 8008352:	4415      	add	r5, r2
 8008354:	4b6e      	ldr	r3, [pc, #440]	; (8008510 <_strtod_l+0x878>)
 8008356:	f105 35ff 	add.w	r5, r5, #4294967295
 800835a:	bfb8      	it	lt
 800835c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800835e:	429d      	cmp	r5, r3
 8008360:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008364:	f280 80c4 	bge.w	80084f0 <_strtod_l+0x858>
 8008368:	1b5b      	subs	r3, r3, r5
 800836a:	2b1f      	cmp	r3, #31
 800836c:	f04f 0701 	mov.w	r7, #1
 8008370:	eba2 0203 	sub.w	r2, r2, r3
 8008374:	f300 80b1 	bgt.w	80084da <_strtod_l+0x842>
 8008378:	2500      	movs	r5, #0
 800837a:	fa07 f303 	lsl.w	r3, r7, r3
 800837e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008380:	18b7      	adds	r7, r6, r2
 8008382:	9b05      	ldr	r3, [sp, #20]
 8008384:	42be      	cmp	r6, r7
 8008386:	4414      	add	r4, r2
 8008388:	441c      	add	r4, r3
 800838a:	4633      	mov	r3, r6
 800838c:	bfa8      	it	ge
 800838e:	463b      	movge	r3, r7
 8008390:	42a3      	cmp	r3, r4
 8008392:	bfa8      	it	ge
 8008394:	4623      	movge	r3, r4
 8008396:	2b00      	cmp	r3, #0
 8008398:	bfc2      	ittt	gt
 800839a:	1aff      	subgt	r7, r7, r3
 800839c:	1ae4      	subgt	r4, r4, r3
 800839e:	1af6      	subgt	r6, r6, r3
 80083a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	dd17      	ble.n	80083d6 <_strtod_l+0x73e>
 80083a6:	461a      	mov	r2, r3
 80083a8:	4650      	mov	r0, sl
 80083aa:	9904      	ldr	r1, [sp, #16]
 80083ac:	f001 feea 	bl	800a184 <__pow5mult>
 80083b0:	9004      	str	r0, [sp, #16]
 80083b2:	2800      	cmp	r0, #0
 80083b4:	f43f aeaf 	beq.w	8008116 <_strtod_l+0x47e>
 80083b8:	4601      	mov	r1, r0
 80083ba:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80083bc:	4650      	mov	r0, sl
 80083be:	f001 fe39 	bl	800a034 <__multiply>
 80083c2:	9009      	str	r0, [sp, #36]	; 0x24
 80083c4:	2800      	cmp	r0, #0
 80083c6:	f43f aea6 	beq.w	8008116 <_strtod_l+0x47e>
 80083ca:	4650      	mov	r0, sl
 80083cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80083ce:	f001 fd1b 	bl	8009e08 <_Bfree>
 80083d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083d4:	931a      	str	r3, [sp, #104]	; 0x68
 80083d6:	2f00      	cmp	r7, #0
 80083d8:	f300 808e 	bgt.w	80084f8 <_strtod_l+0x860>
 80083dc:	9b07      	ldr	r3, [sp, #28]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	dd08      	ble.n	80083f4 <_strtod_l+0x75c>
 80083e2:	4650      	mov	r0, sl
 80083e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083e6:	9906      	ldr	r1, [sp, #24]
 80083e8:	f001 fecc 	bl	800a184 <__pow5mult>
 80083ec:	9006      	str	r0, [sp, #24]
 80083ee:	2800      	cmp	r0, #0
 80083f0:	f43f ae91 	beq.w	8008116 <_strtod_l+0x47e>
 80083f4:	2c00      	cmp	r4, #0
 80083f6:	dd08      	ble.n	800840a <_strtod_l+0x772>
 80083f8:	4622      	mov	r2, r4
 80083fa:	4650      	mov	r0, sl
 80083fc:	9906      	ldr	r1, [sp, #24]
 80083fe:	f001 ff1b 	bl	800a238 <__lshift>
 8008402:	9006      	str	r0, [sp, #24]
 8008404:	2800      	cmp	r0, #0
 8008406:	f43f ae86 	beq.w	8008116 <_strtod_l+0x47e>
 800840a:	2e00      	cmp	r6, #0
 800840c:	dd08      	ble.n	8008420 <_strtod_l+0x788>
 800840e:	4632      	mov	r2, r6
 8008410:	4650      	mov	r0, sl
 8008412:	9904      	ldr	r1, [sp, #16]
 8008414:	f001 ff10 	bl	800a238 <__lshift>
 8008418:	9004      	str	r0, [sp, #16]
 800841a:	2800      	cmp	r0, #0
 800841c:	f43f ae7b 	beq.w	8008116 <_strtod_l+0x47e>
 8008420:	4650      	mov	r0, sl
 8008422:	9a06      	ldr	r2, [sp, #24]
 8008424:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008426:	f001 ff93 	bl	800a350 <__mdiff>
 800842a:	4683      	mov	fp, r0
 800842c:	2800      	cmp	r0, #0
 800842e:	f43f ae72 	beq.w	8008116 <_strtod_l+0x47e>
 8008432:	2400      	movs	r4, #0
 8008434:	68c3      	ldr	r3, [r0, #12]
 8008436:	9904      	ldr	r1, [sp, #16]
 8008438:	60c4      	str	r4, [r0, #12]
 800843a:	930b      	str	r3, [sp, #44]	; 0x2c
 800843c:	f001 ff6c 	bl	800a318 <__mcmp>
 8008440:	42a0      	cmp	r0, r4
 8008442:	da6b      	bge.n	800851c <_strtod_l+0x884>
 8008444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008446:	ea53 0308 	orrs.w	r3, r3, r8
 800844a:	f040 8091 	bne.w	8008570 <_strtod_l+0x8d8>
 800844e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008452:	2b00      	cmp	r3, #0
 8008454:	f040 808c 	bne.w	8008570 <_strtod_l+0x8d8>
 8008458:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800845c:	0d1b      	lsrs	r3, r3, #20
 800845e:	051b      	lsls	r3, r3, #20
 8008460:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008464:	f240 8084 	bls.w	8008570 <_strtod_l+0x8d8>
 8008468:	f8db 3014 	ldr.w	r3, [fp, #20]
 800846c:	b91b      	cbnz	r3, 8008476 <_strtod_l+0x7de>
 800846e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008472:	2b01      	cmp	r3, #1
 8008474:	dd7c      	ble.n	8008570 <_strtod_l+0x8d8>
 8008476:	4659      	mov	r1, fp
 8008478:	2201      	movs	r2, #1
 800847a:	4650      	mov	r0, sl
 800847c:	f001 fedc 	bl	800a238 <__lshift>
 8008480:	9904      	ldr	r1, [sp, #16]
 8008482:	4683      	mov	fp, r0
 8008484:	f001 ff48 	bl	800a318 <__mcmp>
 8008488:	2800      	cmp	r0, #0
 800848a:	dd71      	ble.n	8008570 <_strtod_l+0x8d8>
 800848c:	9905      	ldr	r1, [sp, #20]
 800848e:	464b      	mov	r3, r9
 8008490:	4a20      	ldr	r2, [pc, #128]	; (8008514 <_strtod_l+0x87c>)
 8008492:	2900      	cmp	r1, #0
 8008494:	f000 808c 	beq.w	80085b0 <_strtod_l+0x918>
 8008498:	ea02 0109 	and.w	r1, r2, r9
 800849c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80084a0:	f300 8086 	bgt.w	80085b0 <_strtod_l+0x918>
 80084a4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80084a8:	f77f aeaa 	ble.w	8008200 <_strtod_l+0x568>
 80084ac:	4640      	mov	r0, r8
 80084ae:	4649      	mov	r1, r9
 80084b0:	4b19      	ldr	r3, [pc, #100]	; (8008518 <_strtod_l+0x880>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	f7f8 f810 	bl	80004d8 <__aeabi_dmul>
 80084b8:	460b      	mov	r3, r1
 80084ba:	4303      	orrs	r3, r0
 80084bc:	bf08      	it	eq
 80084be:	2322      	moveq	r3, #34	; 0x22
 80084c0:	4680      	mov	r8, r0
 80084c2:	4689      	mov	r9, r1
 80084c4:	bf08      	it	eq
 80084c6:	f8ca 3000 	streq.w	r3, [sl]
 80084ca:	e62f      	b.n	800812c <_strtod_l+0x494>
 80084cc:	f04f 32ff 	mov.w	r2, #4294967295
 80084d0:	fa02 f303 	lsl.w	r3, r2, r3
 80084d4:	ea03 0808 	and.w	r8, r3, r8
 80084d8:	e6e0      	b.n	800829c <_strtod_l+0x604>
 80084da:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80084de:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80084e2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80084e6:	35e2      	adds	r5, #226	; 0xe2
 80084e8:	fa07 f505 	lsl.w	r5, r7, r5
 80084ec:	970f      	str	r7, [sp, #60]	; 0x3c
 80084ee:	e747      	b.n	8008380 <_strtod_l+0x6e8>
 80084f0:	2301      	movs	r3, #1
 80084f2:	2500      	movs	r5, #0
 80084f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80084f6:	e743      	b.n	8008380 <_strtod_l+0x6e8>
 80084f8:	463a      	mov	r2, r7
 80084fa:	4650      	mov	r0, sl
 80084fc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80084fe:	f001 fe9b 	bl	800a238 <__lshift>
 8008502:	901a      	str	r0, [sp, #104]	; 0x68
 8008504:	2800      	cmp	r0, #0
 8008506:	f47f af69 	bne.w	80083dc <_strtod_l+0x744>
 800850a:	e604      	b.n	8008116 <_strtod_l+0x47e>
 800850c:	0800bc18 	.word	0x0800bc18
 8008510:	fffffc02 	.word	0xfffffc02
 8008514:	7ff00000 	.word	0x7ff00000
 8008518:	39500000 	.word	0x39500000
 800851c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008520:	d165      	bne.n	80085ee <_strtod_l+0x956>
 8008522:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008524:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008528:	b35a      	cbz	r2, 8008582 <_strtod_l+0x8ea>
 800852a:	4a99      	ldr	r2, [pc, #612]	; (8008790 <_strtod_l+0xaf8>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d12b      	bne.n	8008588 <_strtod_l+0x8f0>
 8008530:	9b05      	ldr	r3, [sp, #20]
 8008532:	4641      	mov	r1, r8
 8008534:	b303      	cbz	r3, 8008578 <_strtod_l+0x8e0>
 8008536:	464a      	mov	r2, r9
 8008538:	4b96      	ldr	r3, [pc, #600]	; (8008794 <_strtod_l+0xafc>)
 800853a:	4013      	ands	r3, r2
 800853c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008540:	f04f 32ff 	mov.w	r2, #4294967295
 8008544:	d81b      	bhi.n	800857e <_strtod_l+0x8e6>
 8008546:	0d1b      	lsrs	r3, r3, #20
 8008548:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800854c:	fa02 f303 	lsl.w	r3, r2, r3
 8008550:	4299      	cmp	r1, r3
 8008552:	d119      	bne.n	8008588 <_strtod_l+0x8f0>
 8008554:	4b90      	ldr	r3, [pc, #576]	; (8008798 <_strtod_l+0xb00>)
 8008556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008558:	429a      	cmp	r2, r3
 800855a:	d102      	bne.n	8008562 <_strtod_l+0x8ca>
 800855c:	3101      	adds	r1, #1
 800855e:	f43f adda 	beq.w	8008116 <_strtod_l+0x47e>
 8008562:	f04f 0800 	mov.w	r8, #0
 8008566:	4b8b      	ldr	r3, [pc, #556]	; (8008794 <_strtod_l+0xafc>)
 8008568:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800856a:	401a      	ands	r2, r3
 800856c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8008570:	9b05      	ldr	r3, [sp, #20]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d19a      	bne.n	80084ac <_strtod_l+0x814>
 8008576:	e5d9      	b.n	800812c <_strtod_l+0x494>
 8008578:	f04f 33ff 	mov.w	r3, #4294967295
 800857c:	e7e8      	b.n	8008550 <_strtod_l+0x8b8>
 800857e:	4613      	mov	r3, r2
 8008580:	e7e6      	b.n	8008550 <_strtod_l+0x8b8>
 8008582:	ea53 0308 	orrs.w	r3, r3, r8
 8008586:	d081      	beq.n	800848c <_strtod_l+0x7f4>
 8008588:	b1e5      	cbz	r5, 80085c4 <_strtod_l+0x92c>
 800858a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800858c:	421d      	tst	r5, r3
 800858e:	d0ef      	beq.n	8008570 <_strtod_l+0x8d8>
 8008590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008592:	4640      	mov	r0, r8
 8008594:	4649      	mov	r1, r9
 8008596:	9a05      	ldr	r2, [sp, #20]
 8008598:	b1c3      	cbz	r3, 80085cc <_strtod_l+0x934>
 800859a:	f7ff fb5b 	bl	8007c54 <sulp>
 800859e:	4602      	mov	r2, r0
 80085a0:	460b      	mov	r3, r1
 80085a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085a6:	f7f7 fde1 	bl	800016c <__adddf3>
 80085aa:	4680      	mov	r8, r0
 80085ac:	4689      	mov	r9, r1
 80085ae:	e7df      	b.n	8008570 <_strtod_l+0x8d8>
 80085b0:	4013      	ands	r3, r2
 80085b2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80085b6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80085ba:	f04f 38ff 	mov.w	r8, #4294967295
 80085be:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80085c2:	e7d5      	b.n	8008570 <_strtod_l+0x8d8>
 80085c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085c6:	ea13 0f08 	tst.w	r3, r8
 80085ca:	e7e0      	b.n	800858e <_strtod_l+0x8f6>
 80085cc:	f7ff fb42 	bl	8007c54 <sulp>
 80085d0:	4602      	mov	r2, r0
 80085d2:	460b      	mov	r3, r1
 80085d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085d8:	f7f7 fdc6 	bl	8000168 <__aeabi_dsub>
 80085dc:	2200      	movs	r2, #0
 80085de:	2300      	movs	r3, #0
 80085e0:	4680      	mov	r8, r0
 80085e2:	4689      	mov	r9, r1
 80085e4:	f7f8 f9e0 	bl	80009a8 <__aeabi_dcmpeq>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d0c1      	beq.n	8008570 <_strtod_l+0x8d8>
 80085ec:	e608      	b.n	8008200 <_strtod_l+0x568>
 80085ee:	4658      	mov	r0, fp
 80085f0:	9904      	ldr	r1, [sp, #16]
 80085f2:	f002 f80f 	bl	800a614 <__ratio>
 80085f6:	2200      	movs	r2, #0
 80085f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80085fc:	4606      	mov	r6, r0
 80085fe:	460f      	mov	r7, r1
 8008600:	f7f8 f9e6 	bl	80009d0 <__aeabi_dcmple>
 8008604:	2800      	cmp	r0, #0
 8008606:	d070      	beq.n	80086ea <_strtod_l+0xa52>
 8008608:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800860a:	2b00      	cmp	r3, #0
 800860c:	d042      	beq.n	8008694 <_strtod_l+0x9fc>
 800860e:	2600      	movs	r6, #0
 8008610:	4f62      	ldr	r7, [pc, #392]	; (800879c <_strtod_l+0xb04>)
 8008612:	4d62      	ldr	r5, [pc, #392]	; (800879c <_strtod_l+0xb04>)
 8008614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008616:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800861a:	0d1b      	lsrs	r3, r3, #20
 800861c:	051b      	lsls	r3, r3, #20
 800861e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008622:	4b5f      	ldr	r3, [pc, #380]	; (80087a0 <_strtod_l+0xb08>)
 8008624:	429a      	cmp	r2, r3
 8008626:	f040 80c3 	bne.w	80087b0 <_strtod_l+0xb18>
 800862a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800862c:	4640      	mov	r0, r8
 800862e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8008632:	4649      	mov	r1, r9
 8008634:	f001 ff18 	bl	800a468 <__ulp>
 8008638:	4602      	mov	r2, r0
 800863a:	460b      	mov	r3, r1
 800863c:	4630      	mov	r0, r6
 800863e:	4639      	mov	r1, r7
 8008640:	f7f7 ff4a 	bl	80004d8 <__aeabi_dmul>
 8008644:	4642      	mov	r2, r8
 8008646:	464b      	mov	r3, r9
 8008648:	f7f7 fd90 	bl	800016c <__adddf3>
 800864c:	460b      	mov	r3, r1
 800864e:	4951      	ldr	r1, [pc, #324]	; (8008794 <_strtod_l+0xafc>)
 8008650:	4a54      	ldr	r2, [pc, #336]	; (80087a4 <_strtod_l+0xb0c>)
 8008652:	4019      	ands	r1, r3
 8008654:	4291      	cmp	r1, r2
 8008656:	4680      	mov	r8, r0
 8008658:	d95d      	bls.n	8008716 <_strtod_l+0xa7e>
 800865a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800865c:	4b4e      	ldr	r3, [pc, #312]	; (8008798 <_strtod_l+0xb00>)
 800865e:	429a      	cmp	r2, r3
 8008660:	d103      	bne.n	800866a <_strtod_l+0x9d2>
 8008662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008664:	3301      	adds	r3, #1
 8008666:	f43f ad56 	beq.w	8008116 <_strtod_l+0x47e>
 800866a:	f04f 38ff 	mov.w	r8, #4294967295
 800866e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8008798 <_strtod_l+0xb00>
 8008672:	4650      	mov	r0, sl
 8008674:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008676:	f001 fbc7 	bl	8009e08 <_Bfree>
 800867a:	4650      	mov	r0, sl
 800867c:	9906      	ldr	r1, [sp, #24]
 800867e:	f001 fbc3 	bl	8009e08 <_Bfree>
 8008682:	4650      	mov	r0, sl
 8008684:	9904      	ldr	r1, [sp, #16]
 8008686:	f001 fbbf 	bl	8009e08 <_Bfree>
 800868a:	4659      	mov	r1, fp
 800868c:	4650      	mov	r0, sl
 800868e:	f001 fbbb 	bl	8009e08 <_Bfree>
 8008692:	e627      	b.n	80082e4 <_strtod_l+0x64c>
 8008694:	f1b8 0f00 	cmp.w	r8, #0
 8008698:	d119      	bne.n	80086ce <_strtod_l+0xa36>
 800869a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800869c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086a0:	b9e3      	cbnz	r3, 80086dc <_strtod_l+0xa44>
 80086a2:	2200      	movs	r2, #0
 80086a4:	4630      	mov	r0, r6
 80086a6:	4639      	mov	r1, r7
 80086a8:	4b3c      	ldr	r3, [pc, #240]	; (800879c <_strtod_l+0xb04>)
 80086aa:	f7f8 f987 	bl	80009bc <__aeabi_dcmplt>
 80086ae:	b9c8      	cbnz	r0, 80086e4 <_strtod_l+0xa4c>
 80086b0:	2200      	movs	r2, #0
 80086b2:	4630      	mov	r0, r6
 80086b4:	4639      	mov	r1, r7
 80086b6:	4b3c      	ldr	r3, [pc, #240]	; (80087a8 <_strtod_l+0xb10>)
 80086b8:	f7f7 ff0e 	bl	80004d8 <__aeabi_dmul>
 80086bc:	4604      	mov	r4, r0
 80086be:	460d      	mov	r5, r1
 80086c0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80086c4:	9416      	str	r4, [sp, #88]	; 0x58
 80086c6:	9317      	str	r3, [sp, #92]	; 0x5c
 80086c8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80086cc:	e7a2      	b.n	8008614 <_strtod_l+0x97c>
 80086ce:	f1b8 0f01 	cmp.w	r8, #1
 80086d2:	d103      	bne.n	80086dc <_strtod_l+0xa44>
 80086d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	f43f ad92 	beq.w	8008200 <_strtod_l+0x568>
 80086dc:	2600      	movs	r6, #0
 80086de:	2400      	movs	r4, #0
 80086e0:	4f32      	ldr	r7, [pc, #200]	; (80087ac <_strtod_l+0xb14>)
 80086e2:	e796      	b.n	8008612 <_strtod_l+0x97a>
 80086e4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80086e6:	4d30      	ldr	r5, [pc, #192]	; (80087a8 <_strtod_l+0xb10>)
 80086e8:	e7ea      	b.n	80086c0 <_strtod_l+0xa28>
 80086ea:	4b2f      	ldr	r3, [pc, #188]	; (80087a8 <_strtod_l+0xb10>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	4630      	mov	r0, r6
 80086f0:	4639      	mov	r1, r7
 80086f2:	f7f7 fef1 	bl	80004d8 <__aeabi_dmul>
 80086f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086f8:	4604      	mov	r4, r0
 80086fa:	460d      	mov	r5, r1
 80086fc:	b933      	cbnz	r3, 800870c <_strtod_l+0xa74>
 80086fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008702:	9010      	str	r0, [sp, #64]	; 0x40
 8008704:	9311      	str	r3, [sp, #68]	; 0x44
 8008706:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800870a:	e783      	b.n	8008614 <_strtod_l+0x97c>
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008714:	e7f7      	b.n	8008706 <_strtod_l+0xa6e>
 8008716:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800871a:	9b05      	ldr	r3, [sp, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d1a8      	bne.n	8008672 <_strtod_l+0x9da>
 8008720:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008724:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008726:	0d1b      	lsrs	r3, r3, #20
 8008728:	051b      	lsls	r3, r3, #20
 800872a:	429a      	cmp	r2, r3
 800872c:	d1a1      	bne.n	8008672 <_strtod_l+0x9da>
 800872e:	4620      	mov	r0, r4
 8008730:	4629      	mov	r1, r5
 8008732:	f7f8 fd29 	bl	8001188 <__aeabi_d2lz>
 8008736:	f7f7 fea1 	bl	800047c <__aeabi_l2d>
 800873a:	4602      	mov	r2, r0
 800873c:	460b      	mov	r3, r1
 800873e:	4620      	mov	r0, r4
 8008740:	4629      	mov	r1, r5
 8008742:	f7f7 fd11 	bl	8000168 <__aeabi_dsub>
 8008746:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008748:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800874c:	ea43 0308 	orr.w	r3, r3, r8
 8008750:	4313      	orrs	r3, r2
 8008752:	4604      	mov	r4, r0
 8008754:	460d      	mov	r5, r1
 8008756:	d066      	beq.n	8008826 <_strtod_l+0xb8e>
 8008758:	a309      	add	r3, pc, #36	; (adr r3, 8008780 <_strtod_l+0xae8>)
 800875a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875e:	f7f8 f92d 	bl	80009bc <__aeabi_dcmplt>
 8008762:	2800      	cmp	r0, #0
 8008764:	f47f ace2 	bne.w	800812c <_strtod_l+0x494>
 8008768:	a307      	add	r3, pc, #28	; (adr r3, 8008788 <_strtod_l+0xaf0>)
 800876a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876e:	4620      	mov	r0, r4
 8008770:	4629      	mov	r1, r5
 8008772:	f7f8 f941 	bl	80009f8 <__aeabi_dcmpgt>
 8008776:	2800      	cmp	r0, #0
 8008778:	f43f af7b 	beq.w	8008672 <_strtod_l+0x9da>
 800877c:	e4d6      	b.n	800812c <_strtod_l+0x494>
 800877e:	bf00      	nop
 8008780:	94a03595 	.word	0x94a03595
 8008784:	3fdfffff 	.word	0x3fdfffff
 8008788:	35afe535 	.word	0x35afe535
 800878c:	3fe00000 	.word	0x3fe00000
 8008790:	000fffff 	.word	0x000fffff
 8008794:	7ff00000 	.word	0x7ff00000
 8008798:	7fefffff 	.word	0x7fefffff
 800879c:	3ff00000 	.word	0x3ff00000
 80087a0:	7fe00000 	.word	0x7fe00000
 80087a4:	7c9fffff 	.word	0x7c9fffff
 80087a8:	3fe00000 	.word	0x3fe00000
 80087ac:	bff00000 	.word	0xbff00000
 80087b0:	9b05      	ldr	r3, [sp, #20]
 80087b2:	b313      	cbz	r3, 80087fa <_strtod_l+0xb62>
 80087b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80087ba:	d81e      	bhi.n	80087fa <_strtod_l+0xb62>
 80087bc:	a326      	add	r3, pc, #152	; (adr r3, 8008858 <_strtod_l+0xbc0>)
 80087be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c2:	4620      	mov	r0, r4
 80087c4:	4629      	mov	r1, r5
 80087c6:	f7f8 f903 	bl	80009d0 <__aeabi_dcmple>
 80087ca:	b190      	cbz	r0, 80087f2 <_strtod_l+0xb5a>
 80087cc:	4629      	mov	r1, r5
 80087ce:	4620      	mov	r0, r4
 80087d0:	f7f8 f95a 	bl	8000a88 <__aeabi_d2uiz>
 80087d4:	2801      	cmp	r0, #1
 80087d6:	bf38      	it	cc
 80087d8:	2001      	movcc	r0, #1
 80087da:	f7f7 fe03 	bl	80003e4 <__aeabi_ui2d>
 80087de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087e0:	4604      	mov	r4, r0
 80087e2:	460d      	mov	r5, r1
 80087e4:	b9d3      	cbnz	r3, 800881c <_strtod_l+0xb84>
 80087e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087ea:	9012      	str	r0, [sp, #72]	; 0x48
 80087ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80087ee:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80087f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80087f4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80087f8:	1a9f      	subs	r7, r3, r2
 80087fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087fe:	f001 fe33 	bl	800a468 <__ulp>
 8008802:	4602      	mov	r2, r0
 8008804:	460b      	mov	r3, r1
 8008806:	4630      	mov	r0, r6
 8008808:	4639      	mov	r1, r7
 800880a:	f7f7 fe65 	bl	80004d8 <__aeabi_dmul>
 800880e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008812:	f7f7 fcab 	bl	800016c <__adddf3>
 8008816:	4680      	mov	r8, r0
 8008818:	4689      	mov	r9, r1
 800881a:	e77e      	b.n	800871a <_strtod_l+0xa82>
 800881c:	4602      	mov	r2, r0
 800881e:	460b      	mov	r3, r1
 8008820:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008824:	e7e3      	b.n	80087ee <_strtod_l+0xb56>
 8008826:	a30e      	add	r3, pc, #56	; (adr r3, 8008860 <_strtod_l+0xbc8>)
 8008828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800882c:	f7f8 f8c6 	bl	80009bc <__aeabi_dcmplt>
 8008830:	e7a1      	b.n	8008776 <_strtod_l+0xade>
 8008832:	2300      	movs	r3, #0
 8008834:	930a      	str	r3, [sp, #40]	; 0x28
 8008836:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008838:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800883a:	6013      	str	r3, [r2, #0]
 800883c:	f7ff ba71 	b.w	8007d22 <_strtod_l+0x8a>
 8008840:	2a65      	cmp	r2, #101	; 0x65
 8008842:	f43f ab63 	beq.w	8007f0c <_strtod_l+0x274>
 8008846:	2a45      	cmp	r2, #69	; 0x45
 8008848:	f43f ab60 	beq.w	8007f0c <_strtod_l+0x274>
 800884c:	2301      	movs	r3, #1
 800884e:	f7ff bb95 	b.w	8007f7c <_strtod_l+0x2e4>
 8008852:	bf00      	nop
 8008854:	f3af 8000 	nop.w
 8008858:	ffc00000 	.word	0xffc00000
 800885c:	41dfffff 	.word	0x41dfffff
 8008860:	94a03595 	.word	0x94a03595
 8008864:	3fcfffff 	.word	0x3fcfffff

08008868 <_strtod_r>:
 8008868:	4b01      	ldr	r3, [pc, #4]	; (8008870 <_strtod_r+0x8>)
 800886a:	f7ff ba15 	b.w	8007c98 <_strtod_l>
 800886e:	bf00      	nop
 8008870:	200000f0 	.word	0x200000f0

08008874 <_strtol_l.constprop.0>:
 8008874:	2b01      	cmp	r3, #1
 8008876:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800887a:	4680      	mov	r8, r0
 800887c:	d001      	beq.n	8008882 <_strtol_l.constprop.0+0xe>
 800887e:	2b24      	cmp	r3, #36	; 0x24
 8008880:	d906      	bls.n	8008890 <_strtol_l.constprop.0+0x1c>
 8008882:	f7fe fb05 	bl	8006e90 <__errno>
 8008886:	2316      	movs	r3, #22
 8008888:	6003      	str	r3, [r0, #0]
 800888a:	2000      	movs	r0, #0
 800888c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008890:	460d      	mov	r5, r1
 8008892:	4f35      	ldr	r7, [pc, #212]	; (8008968 <_strtol_l.constprop.0+0xf4>)
 8008894:	4628      	mov	r0, r5
 8008896:	f815 4b01 	ldrb.w	r4, [r5], #1
 800889a:	5de6      	ldrb	r6, [r4, r7]
 800889c:	f016 0608 	ands.w	r6, r6, #8
 80088a0:	d1f8      	bne.n	8008894 <_strtol_l.constprop.0+0x20>
 80088a2:	2c2d      	cmp	r4, #45	; 0x2d
 80088a4:	d12f      	bne.n	8008906 <_strtol_l.constprop.0+0x92>
 80088a6:	2601      	movs	r6, #1
 80088a8:	782c      	ldrb	r4, [r5, #0]
 80088aa:	1c85      	adds	r5, r0, #2
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d057      	beq.n	8008960 <_strtol_l.constprop.0+0xec>
 80088b0:	2b10      	cmp	r3, #16
 80088b2:	d109      	bne.n	80088c8 <_strtol_l.constprop.0+0x54>
 80088b4:	2c30      	cmp	r4, #48	; 0x30
 80088b6:	d107      	bne.n	80088c8 <_strtol_l.constprop.0+0x54>
 80088b8:	7828      	ldrb	r0, [r5, #0]
 80088ba:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80088be:	2858      	cmp	r0, #88	; 0x58
 80088c0:	d149      	bne.n	8008956 <_strtol_l.constprop.0+0xe2>
 80088c2:	2310      	movs	r3, #16
 80088c4:	786c      	ldrb	r4, [r5, #1]
 80088c6:	3502      	adds	r5, #2
 80088c8:	2700      	movs	r7, #0
 80088ca:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80088ce:	f10e 3eff 	add.w	lr, lr, #4294967295
 80088d2:	fbbe f9f3 	udiv	r9, lr, r3
 80088d6:	4638      	mov	r0, r7
 80088d8:	fb03 ea19 	mls	sl, r3, r9, lr
 80088dc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80088e0:	f1bc 0f09 	cmp.w	ip, #9
 80088e4:	d814      	bhi.n	8008910 <_strtol_l.constprop.0+0x9c>
 80088e6:	4664      	mov	r4, ip
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	dd22      	ble.n	8008932 <_strtol_l.constprop.0+0xbe>
 80088ec:	2f00      	cmp	r7, #0
 80088ee:	db1d      	blt.n	800892c <_strtol_l.constprop.0+0xb8>
 80088f0:	4581      	cmp	r9, r0
 80088f2:	d31b      	bcc.n	800892c <_strtol_l.constprop.0+0xb8>
 80088f4:	d101      	bne.n	80088fa <_strtol_l.constprop.0+0x86>
 80088f6:	45a2      	cmp	sl, r4
 80088f8:	db18      	blt.n	800892c <_strtol_l.constprop.0+0xb8>
 80088fa:	2701      	movs	r7, #1
 80088fc:	fb00 4003 	mla	r0, r0, r3, r4
 8008900:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008904:	e7ea      	b.n	80088dc <_strtol_l.constprop.0+0x68>
 8008906:	2c2b      	cmp	r4, #43	; 0x2b
 8008908:	bf04      	itt	eq
 800890a:	782c      	ldrbeq	r4, [r5, #0]
 800890c:	1c85      	addeq	r5, r0, #2
 800890e:	e7cd      	b.n	80088ac <_strtol_l.constprop.0+0x38>
 8008910:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008914:	f1bc 0f19 	cmp.w	ip, #25
 8008918:	d801      	bhi.n	800891e <_strtol_l.constprop.0+0xaa>
 800891a:	3c37      	subs	r4, #55	; 0x37
 800891c:	e7e4      	b.n	80088e8 <_strtol_l.constprop.0+0x74>
 800891e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008922:	f1bc 0f19 	cmp.w	ip, #25
 8008926:	d804      	bhi.n	8008932 <_strtol_l.constprop.0+0xbe>
 8008928:	3c57      	subs	r4, #87	; 0x57
 800892a:	e7dd      	b.n	80088e8 <_strtol_l.constprop.0+0x74>
 800892c:	f04f 37ff 	mov.w	r7, #4294967295
 8008930:	e7e6      	b.n	8008900 <_strtol_l.constprop.0+0x8c>
 8008932:	2f00      	cmp	r7, #0
 8008934:	da07      	bge.n	8008946 <_strtol_l.constprop.0+0xd2>
 8008936:	2322      	movs	r3, #34	; 0x22
 8008938:	4670      	mov	r0, lr
 800893a:	f8c8 3000 	str.w	r3, [r8]
 800893e:	2a00      	cmp	r2, #0
 8008940:	d0a4      	beq.n	800888c <_strtol_l.constprop.0+0x18>
 8008942:	1e69      	subs	r1, r5, #1
 8008944:	e005      	b.n	8008952 <_strtol_l.constprop.0+0xde>
 8008946:	b106      	cbz	r6, 800894a <_strtol_l.constprop.0+0xd6>
 8008948:	4240      	negs	r0, r0
 800894a:	2a00      	cmp	r2, #0
 800894c:	d09e      	beq.n	800888c <_strtol_l.constprop.0+0x18>
 800894e:	2f00      	cmp	r7, #0
 8008950:	d1f7      	bne.n	8008942 <_strtol_l.constprop.0+0xce>
 8008952:	6011      	str	r1, [r2, #0]
 8008954:	e79a      	b.n	800888c <_strtol_l.constprop.0+0x18>
 8008956:	2430      	movs	r4, #48	; 0x30
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1b5      	bne.n	80088c8 <_strtol_l.constprop.0+0x54>
 800895c:	2308      	movs	r3, #8
 800895e:	e7b3      	b.n	80088c8 <_strtol_l.constprop.0+0x54>
 8008960:	2c30      	cmp	r4, #48	; 0x30
 8008962:	d0a9      	beq.n	80088b8 <_strtol_l.constprop.0+0x44>
 8008964:	230a      	movs	r3, #10
 8008966:	e7af      	b.n	80088c8 <_strtol_l.constprop.0+0x54>
 8008968:	0800bc41 	.word	0x0800bc41

0800896c <_strtol_r>:
 800896c:	f7ff bf82 	b.w	8008874 <_strtol_l.constprop.0>

08008970 <quorem>:
 8008970:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008974:	6903      	ldr	r3, [r0, #16]
 8008976:	690c      	ldr	r4, [r1, #16]
 8008978:	4607      	mov	r7, r0
 800897a:	42a3      	cmp	r3, r4
 800897c:	f2c0 8082 	blt.w	8008a84 <quorem+0x114>
 8008980:	3c01      	subs	r4, #1
 8008982:	f100 0514 	add.w	r5, r0, #20
 8008986:	f101 0814 	add.w	r8, r1, #20
 800898a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800898e:	9301      	str	r3, [sp, #4]
 8008990:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008994:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008998:	3301      	adds	r3, #1
 800899a:	429a      	cmp	r2, r3
 800899c:	fbb2 f6f3 	udiv	r6, r2, r3
 80089a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80089a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80089a8:	d331      	bcc.n	8008a0e <quorem+0x9e>
 80089aa:	f04f 0e00 	mov.w	lr, #0
 80089ae:	4640      	mov	r0, r8
 80089b0:	46ac      	mov	ip, r5
 80089b2:	46f2      	mov	sl, lr
 80089b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80089b8:	b293      	uxth	r3, r2
 80089ba:	fb06 e303 	mla	r3, r6, r3, lr
 80089be:	0c12      	lsrs	r2, r2, #16
 80089c0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	fb06 e202 	mla	r2, r6, r2, lr
 80089ca:	ebaa 0303 	sub.w	r3, sl, r3
 80089ce:	f8dc a000 	ldr.w	sl, [ip]
 80089d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089d6:	fa1f fa8a 	uxth.w	sl, sl
 80089da:	4453      	add	r3, sl
 80089dc:	f8dc a000 	ldr.w	sl, [ip]
 80089e0:	b292      	uxth	r2, r2
 80089e2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80089e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089f0:	4581      	cmp	r9, r0
 80089f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80089f6:	f84c 3b04 	str.w	r3, [ip], #4
 80089fa:	d2db      	bcs.n	80089b4 <quorem+0x44>
 80089fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8008a00:	b92b      	cbnz	r3, 8008a0e <quorem+0x9e>
 8008a02:	9b01      	ldr	r3, [sp, #4]
 8008a04:	3b04      	subs	r3, #4
 8008a06:	429d      	cmp	r5, r3
 8008a08:	461a      	mov	r2, r3
 8008a0a:	d32f      	bcc.n	8008a6c <quorem+0xfc>
 8008a0c:	613c      	str	r4, [r7, #16]
 8008a0e:	4638      	mov	r0, r7
 8008a10:	f001 fc82 	bl	800a318 <__mcmp>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	db25      	blt.n	8008a64 <quorem+0xf4>
 8008a18:	4628      	mov	r0, r5
 8008a1a:	f04f 0c00 	mov.w	ip, #0
 8008a1e:	3601      	adds	r6, #1
 8008a20:	f858 1b04 	ldr.w	r1, [r8], #4
 8008a24:	f8d0 e000 	ldr.w	lr, [r0]
 8008a28:	b28b      	uxth	r3, r1
 8008a2a:	ebac 0303 	sub.w	r3, ip, r3
 8008a2e:	fa1f f28e 	uxth.w	r2, lr
 8008a32:	4413      	add	r3, r2
 8008a34:	0c0a      	lsrs	r2, r1, #16
 8008a36:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008a3a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a44:	45c1      	cmp	r9, r8
 8008a46:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008a4a:	f840 3b04 	str.w	r3, [r0], #4
 8008a4e:	d2e7      	bcs.n	8008a20 <quorem+0xb0>
 8008a50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a58:	b922      	cbnz	r2, 8008a64 <quorem+0xf4>
 8008a5a:	3b04      	subs	r3, #4
 8008a5c:	429d      	cmp	r5, r3
 8008a5e:	461a      	mov	r2, r3
 8008a60:	d30a      	bcc.n	8008a78 <quorem+0x108>
 8008a62:	613c      	str	r4, [r7, #16]
 8008a64:	4630      	mov	r0, r6
 8008a66:	b003      	add	sp, #12
 8008a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6c:	6812      	ldr	r2, [r2, #0]
 8008a6e:	3b04      	subs	r3, #4
 8008a70:	2a00      	cmp	r2, #0
 8008a72:	d1cb      	bne.n	8008a0c <quorem+0x9c>
 8008a74:	3c01      	subs	r4, #1
 8008a76:	e7c6      	b.n	8008a06 <quorem+0x96>
 8008a78:	6812      	ldr	r2, [r2, #0]
 8008a7a:	3b04      	subs	r3, #4
 8008a7c:	2a00      	cmp	r2, #0
 8008a7e:	d1f0      	bne.n	8008a62 <quorem+0xf2>
 8008a80:	3c01      	subs	r4, #1
 8008a82:	e7eb      	b.n	8008a5c <quorem+0xec>
 8008a84:	2000      	movs	r0, #0
 8008a86:	e7ee      	b.n	8008a66 <quorem+0xf6>

08008a88 <_dtoa_r>:
 8008a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a8c:	4616      	mov	r6, r2
 8008a8e:	461f      	mov	r7, r3
 8008a90:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008a92:	b099      	sub	sp, #100	; 0x64
 8008a94:	4605      	mov	r5, r0
 8008a96:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008a9a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008a9e:	b974      	cbnz	r4, 8008abe <_dtoa_r+0x36>
 8008aa0:	2010      	movs	r0, #16
 8008aa2:	f001 f949 	bl	8009d38 <malloc>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	6268      	str	r0, [r5, #36]	; 0x24
 8008aaa:	b920      	cbnz	r0, 8008ab6 <_dtoa_r+0x2e>
 8008aac:	21ea      	movs	r1, #234	; 0xea
 8008aae:	4ba8      	ldr	r3, [pc, #672]	; (8008d50 <_dtoa_r+0x2c8>)
 8008ab0:	48a8      	ldr	r0, [pc, #672]	; (8008d54 <_dtoa_r+0x2cc>)
 8008ab2:	f002 f8a5 	bl	800ac00 <__assert_func>
 8008ab6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008aba:	6004      	str	r4, [r0, #0]
 8008abc:	60c4      	str	r4, [r0, #12]
 8008abe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008ac0:	6819      	ldr	r1, [r3, #0]
 8008ac2:	b151      	cbz	r1, 8008ada <_dtoa_r+0x52>
 8008ac4:	685a      	ldr	r2, [r3, #4]
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	4093      	lsls	r3, r2
 8008aca:	604a      	str	r2, [r1, #4]
 8008acc:	608b      	str	r3, [r1, #8]
 8008ace:	4628      	mov	r0, r5
 8008ad0:	f001 f99a 	bl	8009e08 <_Bfree>
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008ad8:	601a      	str	r2, [r3, #0]
 8008ada:	1e3b      	subs	r3, r7, #0
 8008adc:	bfaf      	iteee	ge
 8008ade:	2300      	movge	r3, #0
 8008ae0:	2201      	movlt	r2, #1
 8008ae2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008ae6:	9305      	strlt	r3, [sp, #20]
 8008ae8:	bfa8      	it	ge
 8008aea:	f8c8 3000 	strge.w	r3, [r8]
 8008aee:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008af2:	4b99      	ldr	r3, [pc, #612]	; (8008d58 <_dtoa_r+0x2d0>)
 8008af4:	bfb8      	it	lt
 8008af6:	f8c8 2000 	strlt.w	r2, [r8]
 8008afa:	ea33 0309 	bics.w	r3, r3, r9
 8008afe:	d119      	bne.n	8008b34 <_dtoa_r+0xac>
 8008b00:	f242 730f 	movw	r3, #9999	; 0x270f
 8008b04:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008b06:	6013      	str	r3, [r2, #0]
 8008b08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b0c:	4333      	orrs	r3, r6
 8008b0e:	f000 857f 	beq.w	8009610 <_dtoa_r+0xb88>
 8008b12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008b14:	b953      	cbnz	r3, 8008b2c <_dtoa_r+0xa4>
 8008b16:	4b91      	ldr	r3, [pc, #580]	; (8008d5c <_dtoa_r+0x2d4>)
 8008b18:	e022      	b.n	8008b60 <_dtoa_r+0xd8>
 8008b1a:	4b91      	ldr	r3, [pc, #580]	; (8008d60 <_dtoa_r+0x2d8>)
 8008b1c:	9303      	str	r3, [sp, #12]
 8008b1e:	3308      	adds	r3, #8
 8008b20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008b22:	6013      	str	r3, [r2, #0]
 8008b24:	9803      	ldr	r0, [sp, #12]
 8008b26:	b019      	add	sp, #100	; 0x64
 8008b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b2c:	4b8b      	ldr	r3, [pc, #556]	; (8008d5c <_dtoa_r+0x2d4>)
 8008b2e:	9303      	str	r3, [sp, #12]
 8008b30:	3303      	adds	r3, #3
 8008b32:	e7f5      	b.n	8008b20 <_dtoa_r+0x98>
 8008b34:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008b38:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008b3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b40:	2200      	movs	r2, #0
 8008b42:	2300      	movs	r3, #0
 8008b44:	f7f7 ff30 	bl	80009a8 <__aeabi_dcmpeq>
 8008b48:	4680      	mov	r8, r0
 8008b4a:	b158      	cbz	r0, 8008b64 <_dtoa_r+0xdc>
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008b50:	6013      	str	r3, [r2, #0]
 8008b52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f000 8558 	beq.w	800960a <_dtoa_r+0xb82>
 8008b5a:	4882      	ldr	r0, [pc, #520]	; (8008d64 <_dtoa_r+0x2dc>)
 8008b5c:	6018      	str	r0, [r3, #0]
 8008b5e:	1e43      	subs	r3, r0, #1
 8008b60:	9303      	str	r3, [sp, #12]
 8008b62:	e7df      	b.n	8008b24 <_dtoa_r+0x9c>
 8008b64:	ab16      	add	r3, sp, #88	; 0x58
 8008b66:	9301      	str	r3, [sp, #4]
 8008b68:	ab17      	add	r3, sp, #92	; 0x5c
 8008b6a:	9300      	str	r3, [sp, #0]
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b72:	f001 fcf3 	bl	800a55c <__d2b>
 8008b76:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008b7a:	4683      	mov	fp, r0
 8008b7c:	2c00      	cmp	r4, #0
 8008b7e:	d07f      	beq.n	8008c80 <_dtoa_r+0x1f8>
 8008b80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b86:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008b8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b8e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008b92:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008b96:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	4b72      	ldr	r3, [pc, #456]	; (8008d68 <_dtoa_r+0x2e0>)
 8008b9e:	f7f7 fae3 	bl	8000168 <__aeabi_dsub>
 8008ba2:	a365      	add	r3, pc, #404	; (adr r3, 8008d38 <_dtoa_r+0x2b0>)
 8008ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba8:	f7f7 fc96 	bl	80004d8 <__aeabi_dmul>
 8008bac:	a364      	add	r3, pc, #400	; (adr r3, 8008d40 <_dtoa_r+0x2b8>)
 8008bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb2:	f7f7 fadb 	bl	800016c <__adddf3>
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	4620      	mov	r0, r4
 8008bba:	460f      	mov	r7, r1
 8008bbc:	f7f7 fc22 	bl	8000404 <__aeabi_i2d>
 8008bc0:	a361      	add	r3, pc, #388	; (adr r3, 8008d48 <_dtoa_r+0x2c0>)
 8008bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc6:	f7f7 fc87 	bl	80004d8 <__aeabi_dmul>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	460b      	mov	r3, r1
 8008bce:	4630      	mov	r0, r6
 8008bd0:	4639      	mov	r1, r7
 8008bd2:	f7f7 facb 	bl	800016c <__adddf3>
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	460f      	mov	r7, r1
 8008bda:	f7f7 ff2d 	bl	8000a38 <__aeabi_d2iz>
 8008bde:	2200      	movs	r2, #0
 8008be0:	4682      	mov	sl, r0
 8008be2:	2300      	movs	r3, #0
 8008be4:	4630      	mov	r0, r6
 8008be6:	4639      	mov	r1, r7
 8008be8:	f7f7 fee8 	bl	80009bc <__aeabi_dcmplt>
 8008bec:	b148      	cbz	r0, 8008c02 <_dtoa_r+0x17a>
 8008bee:	4650      	mov	r0, sl
 8008bf0:	f7f7 fc08 	bl	8000404 <__aeabi_i2d>
 8008bf4:	4632      	mov	r2, r6
 8008bf6:	463b      	mov	r3, r7
 8008bf8:	f7f7 fed6 	bl	80009a8 <__aeabi_dcmpeq>
 8008bfc:	b908      	cbnz	r0, 8008c02 <_dtoa_r+0x17a>
 8008bfe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c02:	f1ba 0f16 	cmp.w	sl, #22
 8008c06:	d858      	bhi.n	8008cba <_dtoa_r+0x232>
 8008c08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008c0c:	4b57      	ldr	r3, [pc, #348]	; (8008d6c <_dtoa_r+0x2e4>)
 8008c0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	f7f7 fed1 	bl	80009bc <__aeabi_dcmplt>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d04f      	beq.n	8008cbe <_dtoa_r+0x236>
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c24:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c26:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c28:	1b1c      	subs	r4, r3, r4
 8008c2a:	1e63      	subs	r3, r4, #1
 8008c2c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c2e:	bf49      	itett	mi
 8008c30:	f1c4 0301 	rsbmi	r3, r4, #1
 8008c34:	2300      	movpl	r3, #0
 8008c36:	9306      	strmi	r3, [sp, #24]
 8008c38:	2300      	movmi	r3, #0
 8008c3a:	bf54      	ite	pl
 8008c3c:	9306      	strpl	r3, [sp, #24]
 8008c3e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008c40:	f1ba 0f00 	cmp.w	sl, #0
 8008c44:	db3d      	blt.n	8008cc2 <_dtoa_r+0x23a>
 8008c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c48:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008c4c:	4453      	add	r3, sl
 8008c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c50:	2300      	movs	r3, #0
 8008c52:	930a      	str	r3, [sp, #40]	; 0x28
 8008c54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c56:	2b09      	cmp	r3, #9
 8008c58:	f200 808c 	bhi.w	8008d74 <_dtoa_r+0x2ec>
 8008c5c:	2b05      	cmp	r3, #5
 8008c5e:	bfc4      	itt	gt
 8008c60:	3b04      	subgt	r3, #4
 8008c62:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008c64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c66:	bfc8      	it	gt
 8008c68:	2400      	movgt	r4, #0
 8008c6a:	f1a3 0302 	sub.w	r3, r3, #2
 8008c6e:	bfd8      	it	le
 8008c70:	2401      	movle	r4, #1
 8008c72:	2b03      	cmp	r3, #3
 8008c74:	f200 808a 	bhi.w	8008d8c <_dtoa_r+0x304>
 8008c78:	e8df f003 	tbb	[pc, r3]
 8008c7c:	5b4d4f2d 	.word	0x5b4d4f2d
 8008c80:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008c84:	441c      	add	r4, r3
 8008c86:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008c8a:	2b20      	cmp	r3, #32
 8008c8c:	bfc3      	ittte	gt
 8008c8e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c92:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008c96:	fa09 f303 	lslgt.w	r3, r9, r3
 8008c9a:	f1c3 0320 	rsble	r3, r3, #32
 8008c9e:	bfc6      	itte	gt
 8008ca0:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008ca4:	4318      	orrgt	r0, r3
 8008ca6:	fa06 f003 	lslle.w	r0, r6, r3
 8008caa:	f7f7 fb9b 	bl	80003e4 <__aeabi_ui2d>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008cb4:	3c01      	subs	r4, #1
 8008cb6:	9313      	str	r3, [sp, #76]	; 0x4c
 8008cb8:	e76f      	b.n	8008b9a <_dtoa_r+0x112>
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e7b2      	b.n	8008c24 <_dtoa_r+0x19c>
 8008cbe:	900f      	str	r0, [sp, #60]	; 0x3c
 8008cc0:	e7b1      	b.n	8008c26 <_dtoa_r+0x19e>
 8008cc2:	9b06      	ldr	r3, [sp, #24]
 8008cc4:	eba3 030a 	sub.w	r3, r3, sl
 8008cc8:	9306      	str	r3, [sp, #24]
 8008cca:	f1ca 0300 	rsb	r3, sl, #0
 8008cce:	930a      	str	r3, [sp, #40]	; 0x28
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	930e      	str	r3, [sp, #56]	; 0x38
 8008cd4:	e7be      	b.n	8008c54 <_dtoa_r+0x1cc>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	dc58      	bgt.n	8008d92 <_dtoa_r+0x30a>
 8008ce0:	f04f 0901 	mov.w	r9, #1
 8008ce4:	464b      	mov	r3, r9
 8008ce6:	f8cd 9020 	str.w	r9, [sp, #32]
 8008cea:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8008cee:	2200      	movs	r2, #0
 8008cf0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008cf2:	6042      	str	r2, [r0, #4]
 8008cf4:	2204      	movs	r2, #4
 8008cf6:	f102 0614 	add.w	r6, r2, #20
 8008cfa:	429e      	cmp	r6, r3
 8008cfc:	6841      	ldr	r1, [r0, #4]
 8008cfe:	d94e      	bls.n	8008d9e <_dtoa_r+0x316>
 8008d00:	4628      	mov	r0, r5
 8008d02:	f001 f841 	bl	8009d88 <_Balloc>
 8008d06:	9003      	str	r0, [sp, #12]
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	d14c      	bne.n	8008da6 <_dtoa_r+0x31e>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008d12:	4b17      	ldr	r3, [pc, #92]	; (8008d70 <_dtoa_r+0x2e8>)
 8008d14:	e6cc      	b.n	8008ab0 <_dtoa_r+0x28>
 8008d16:	2301      	movs	r3, #1
 8008d18:	e7de      	b.n	8008cd8 <_dtoa_r+0x250>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d20:	eb0a 0903 	add.w	r9, sl, r3
 8008d24:	f109 0301 	add.w	r3, r9, #1
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	9308      	str	r3, [sp, #32]
 8008d2c:	bfb8      	it	lt
 8008d2e:	2301      	movlt	r3, #1
 8008d30:	e7dd      	b.n	8008cee <_dtoa_r+0x266>
 8008d32:	2301      	movs	r3, #1
 8008d34:	e7f2      	b.n	8008d1c <_dtoa_r+0x294>
 8008d36:	bf00      	nop
 8008d38:	636f4361 	.word	0x636f4361
 8008d3c:	3fd287a7 	.word	0x3fd287a7
 8008d40:	8b60c8b3 	.word	0x8b60c8b3
 8008d44:	3fc68a28 	.word	0x3fc68a28
 8008d48:	509f79fb 	.word	0x509f79fb
 8008d4c:	3fd34413 	.word	0x3fd34413
 8008d50:	0800bd4e 	.word	0x0800bd4e
 8008d54:	0800bd65 	.word	0x0800bd65
 8008d58:	7ff00000 	.word	0x7ff00000
 8008d5c:	0800bd4a 	.word	0x0800bd4a
 8008d60:	0800bd41 	.word	0x0800bd41
 8008d64:	0800bbc1 	.word	0x0800bbc1
 8008d68:	3ff80000 	.word	0x3ff80000
 8008d6c:	0800bed0 	.word	0x0800bed0
 8008d70:	0800bdc0 	.word	0x0800bdc0
 8008d74:	2401      	movs	r4, #1
 8008d76:	2300      	movs	r3, #0
 8008d78:	940b      	str	r4, [sp, #44]	; 0x2c
 8008d7a:	9322      	str	r3, [sp, #136]	; 0x88
 8008d7c:	f04f 39ff 	mov.w	r9, #4294967295
 8008d80:	2200      	movs	r2, #0
 8008d82:	2312      	movs	r3, #18
 8008d84:	f8cd 9020 	str.w	r9, [sp, #32]
 8008d88:	9223      	str	r2, [sp, #140]	; 0x8c
 8008d8a:	e7b0      	b.n	8008cee <_dtoa_r+0x266>
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d90:	e7f4      	b.n	8008d7c <_dtoa_r+0x2f4>
 8008d92:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8008d96:	464b      	mov	r3, r9
 8008d98:	f8cd 9020 	str.w	r9, [sp, #32]
 8008d9c:	e7a7      	b.n	8008cee <_dtoa_r+0x266>
 8008d9e:	3101      	adds	r1, #1
 8008da0:	6041      	str	r1, [r0, #4]
 8008da2:	0052      	lsls	r2, r2, #1
 8008da4:	e7a7      	b.n	8008cf6 <_dtoa_r+0x26e>
 8008da6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008da8:	9a03      	ldr	r2, [sp, #12]
 8008daa:	601a      	str	r2, [r3, #0]
 8008dac:	9b08      	ldr	r3, [sp, #32]
 8008dae:	2b0e      	cmp	r3, #14
 8008db0:	f200 80a8 	bhi.w	8008f04 <_dtoa_r+0x47c>
 8008db4:	2c00      	cmp	r4, #0
 8008db6:	f000 80a5 	beq.w	8008f04 <_dtoa_r+0x47c>
 8008dba:	f1ba 0f00 	cmp.w	sl, #0
 8008dbe:	dd34      	ble.n	8008e2a <_dtoa_r+0x3a2>
 8008dc0:	4a9a      	ldr	r2, [pc, #616]	; (800902c <_dtoa_r+0x5a4>)
 8008dc2:	f00a 030f 	and.w	r3, sl, #15
 8008dc6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008dca:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008dce:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008dd2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008dd6:	ea4f 142a 	mov.w	r4, sl, asr #4
 8008dda:	d016      	beq.n	8008e0a <_dtoa_r+0x382>
 8008ddc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008de0:	4b93      	ldr	r3, [pc, #588]	; (8009030 <_dtoa_r+0x5a8>)
 8008de2:	2703      	movs	r7, #3
 8008de4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008de8:	f7f7 fca0 	bl	800072c <__aeabi_ddiv>
 8008dec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008df0:	f004 040f 	and.w	r4, r4, #15
 8008df4:	4e8e      	ldr	r6, [pc, #568]	; (8009030 <_dtoa_r+0x5a8>)
 8008df6:	b954      	cbnz	r4, 8008e0e <_dtoa_r+0x386>
 8008df8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008dfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e00:	f7f7 fc94 	bl	800072c <__aeabi_ddiv>
 8008e04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e08:	e029      	b.n	8008e5e <_dtoa_r+0x3d6>
 8008e0a:	2702      	movs	r7, #2
 8008e0c:	e7f2      	b.n	8008df4 <_dtoa_r+0x36c>
 8008e0e:	07e1      	lsls	r1, r4, #31
 8008e10:	d508      	bpl.n	8008e24 <_dtoa_r+0x39c>
 8008e12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e16:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e1a:	f7f7 fb5d 	bl	80004d8 <__aeabi_dmul>
 8008e1e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008e22:	3701      	adds	r7, #1
 8008e24:	1064      	asrs	r4, r4, #1
 8008e26:	3608      	adds	r6, #8
 8008e28:	e7e5      	b.n	8008df6 <_dtoa_r+0x36e>
 8008e2a:	f000 80a5 	beq.w	8008f78 <_dtoa_r+0x4f0>
 8008e2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e32:	f1ca 0400 	rsb	r4, sl, #0
 8008e36:	4b7d      	ldr	r3, [pc, #500]	; (800902c <_dtoa_r+0x5a4>)
 8008e38:	f004 020f 	and.w	r2, r4, #15
 8008e3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e44:	f7f7 fb48 	bl	80004d8 <__aeabi_dmul>
 8008e48:	2702      	movs	r7, #2
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e50:	4e77      	ldr	r6, [pc, #476]	; (8009030 <_dtoa_r+0x5a8>)
 8008e52:	1124      	asrs	r4, r4, #4
 8008e54:	2c00      	cmp	r4, #0
 8008e56:	f040 8084 	bne.w	8008f62 <_dtoa_r+0x4da>
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1d2      	bne.n	8008e04 <_dtoa_r+0x37c>
 8008e5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f000 808b 	beq.w	8008f7c <_dtoa_r+0x4f4>
 8008e66:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008e6a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008e6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e72:	2200      	movs	r2, #0
 8008e74:	4b6f      	ldr	r3, [pc, #444]	; (8009034 <_dtoa_r+0x5ac>)
 8008e76:	f7f7 fda1 	bl	80009bc <__aeabi_dcmplt>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d07e      	beq.n	8008f7c <_dtoa_r+0x4f4>
 8008e7e:	9b08      	ldr	r3, [sp, #32]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d07b      	beq.n	8008f7c <_dtoa_r+0x4f4>
 8008e84:	f1b9 0f00 	cmp.w	r9, #0
 8008e88:	dd38      	ble.n	8008efc <_dtoa_r+0x474>
 8008e8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e8e:	2200      	movs	r2, #0
 8008e90:	4b69      	ldr	r3, [pc, #420]	; (8009038 <_dtoa_r+0x5b0>)
 8008e92:	f7f7 fb21 	bl	80004d8 <__aeabi_dmul>
 8008e96:	464c      	mov	r4, r9
 8008e98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e9c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008ea0:	3701      	adds	r7, #1
 8008ea2:	4638      	mov	r0, r7
 8008ea4:	f7f7 faae 	bl	8000404 <__aeabi_i2d>
 8008ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008eac:	f7f7 fb14 	bl	80004d8 <__aeabi_dmul>
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	4b62      	ldr	r3, [pc, #392]	; (800903c <_dtoa_r+0x5b4>)
 8008eb4:	f7f7 f95a 	bl	800016c <__adddf3>
 8008eb8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008ebc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008ec0:	9611      	str	r6, [sp, #68]	; 0x44
 8008ec2:	2c00      	cmp	r4, #0
 8008ec4:	d15d      	bne.n	8008f82 <_dtoa_r+0x4fa>
 8008ec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	4b5c      	ldr	r3, [pc, #368]	; (8009040 <_dtoa_r+0x5b8>)
 8008ece:	f7f7 f94b 	bl	8000168 <__aeabi_dsub>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008eda:	4633      	mov	r3, r6
 8008edc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ede:	f7f7 fd8b 	bl	80009f8 <__aeabi_dcmpgt>
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	f040 829c 	bne.w	8009420 <_dtoa_r+0x998>
 8008ee8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008eec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008eee:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008ef2:	f7f7 fd63 	bl	80009bc <__aeabi_dcmplt>
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	f040 8290 	bne.w	800941c <_dtoa_r+0x994>
 8008efc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008f00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	f2c0 8152 	blt.w	80091b0 <_dtoa_r+0x728>
 8008f0c:	f1ba 0f0e 	cmp.w	sl, #14
 8008f10:	f300 814e 	bgt.w	80091b0 <_dtoa_r+0x728>
 8008f14:	4b45      	ldr	r3, [pc, #276]	; (800902c <_dtoa_r+0x5a4>)
 8008f16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008f1a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f1e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008f22:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	f280 80db 	bge.w	80090e0 <_dtoa_r+0x658>
 8008f2a:	9b08      	ldr	r3, [sp, #32]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	f300 80d7 	bgt.w	80090e0 <_dtoa_r+0x658>
 8008f32:	f040 8272 	bne.w	800941a <_dtoa_r+0x992>
 8008f36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	4b40      	ldr	r3, [pc, #256]	; (8009040 <_dtoa_r+0x5b8>)
 8008f3e:	f7f7 facb 	bl	80004d8 <__aeabi_dmul>
 8008f42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f46:	f7f7 fd4d 	bl	80009e4 <__aeabi_dcmpge>
 8008f4a:	9c08      	ldr	r4, [sp, #32]
 8008f4c:	4626      	mov	r6, r4
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	f040 8248 	bne.w	80093e4 <_dtoa_r+0x95c>
 8008f54:	2331      	movs	r3, #49	; 0x31
 8008f56:	9f03      	ldr	r7, [sp, #12]
 8008f58:	f10a 0a01 	add.w	sl, sl, #1
 8008f5c:	f807 3b01 	strb.w	r3, [r7], #1
 8008f60:	e244      	b.n	80093ec <_dtoa_r+0x964>
 8008f62:	07e2      	lsls	r2, r4, #31
 8008f64:	d505      	bpl.n	8008f72 <_dtoa_r+0x4ea>
 8008f66:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f6a:	f7f7 fab5 	bl	80004d8 <__aeabi_dmul>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	3701      	adds	r7, #1
 8008f72:	1064      	asrs	r4, r4, #1
 8008f74:	3608      	adds	r6, #8
 8008f76:	e76d      	b.n	8008e54 <_dtoa_r+0x3cc>
 8008f78:	2702      	movs	r7, #2
 8008f7a:	e770      	b.n	8008e5e <_dtoa_r+0x3d6>
 8008f7c:	46d0      	mov	r8, sl
 8008f7e:	9c08      	ldr	r4, [sp, #32]
 8008f80:	e78f      	b.n	8008ea2 <_dtoa_r+0x41a>
 8008f82:	9903      	ldr	r1, [sp, #12]
 8008f84:	4b29      	ldr	r3, [pc, #164]	; (800902c <_dtoa_r+0x5a4>)
 8008f86:	4421      	add	r1, r4
 8008f88:	9112      	str	r1, [sp, #72]	; 0x48
 8008f8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f90:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008f94:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f98:	2900      	cmp	r1, #0
 8008f9a:	d055      	beq.n	8009048 <_dtoa_r+0x5c0>
 8008f9c:	2000      	movs	r0, #0
 8008f9e:	4929      	ldr	r1, [pc, #164]	; (8009044 <_dtoa_r+0x5bc>)
 8008fa0:	f7f7 fbc4 	bl	800072c <__aeabi_ddiv>
 8008fa4:	463b      	mov	r3, r7
 8008fa6:	4632      	mov	r2, r6
 8008fa8:	f7f7 f8de 	bl	8000168 <__aeabi_dsub>
 8008fac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008fb0:	9f03      	ldr	r7, [sp, #12]
 8008fb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fb6:	f7f7 fd3f 	bl	8000a38 <__aeabi_d2iz>
 8008fba:	4604      	mov	r4, r0
 8008fbc:	f7f7 fa22 	bl	8000404 <__aeabi_i2d>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fc8:	f7f7 f8ce 	bl	8000168 <__aeabi_dsub>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	460b      	mov	r3, r1
 8008fd0:	3430      	adds	r4, #48	; 0x30
 8008fd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008fd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fda:	f807 4b01 	strb.w	r4, [r7], #1
 8008fde:	f7f7 fced 	bl	80009bc <__aeabi_dcmplt>
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	d174      	bne.n	80090d0 <_dtoa_r+0x648>
 8008fe6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fea:	2000      	movs	r0, #0
 8008fec:	4911      	ldr	r1, [pc, #68]	; (8009034 <_dtoa_r+0x5ac>)
 8008fee:	f7f7 f8bb 	bl	8000168 <__aeabi_dsub>
 8008ff2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ff6:	f7f7 fce1 	bl	80009bc <__aeabi_dcmplt>
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	f040 80b7 	bne.w	800916e <_dtoa_r+0x6e6>
 8009000:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009002:	429f      	cmp	r7, r3
 8009004:	f43f af7a 	beq.w	8008efc <_dtoa_r+0x474>
 8009008:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800900c:	2200      	movs	r2, #0
 800900e:	4b0a      	ldr	r3, [pc, #40]	; (8009038 <_dtoa_r+0x5b0>)
 8009010:	f7f7 fa62 	bl	80004d8 <__aeabi_dmul>
 8009014:	2200      	movs	r2, #0
 8009016:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800901a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800901e:	4b06      	ldr	r3, [pc, #24]	; (8009038 <_dtoa_r+0x5b0>)
 8009020:	f7f7 fa5a 	bl	80004d8 <__aeabi_dmul>
 8009024:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009028:	e7c3      	b.n	8008fb2 <_dtoa_r+0x52a>
 800902a:	bf00      	nop
 800902c:	0800bed0 	.word	0x0800bed0
 8009030:	0800bea8 	.word	0x0800bea8
 8009034:	3ff00000 	.word	0x3ff00000
 8009038:	40240000 	.word	0x40240000
 800903c:	401c0000 	.word	0x401c0000
 8009040:	40140000 	.word	0x40140000
 8009044:	3fe00000 	.word	0x3fe00000
 8009048:	4630      	mov	r0, r6
 800904a:	4639      	mov	r1, r7
 800904c:	f7f7 fa44 	bl	80004d8 <__aeabi_dmul>
 8009050:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009052:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009056:	9c03      	ldr	r4, [sp, #12]
 8009058:	9314      	str	r3, [sp, #80]	; 0x50
 800905a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800905e:	f7f7 fceb 	bl	8000a38 <__aeabi_d2iz>
 8009062:	9015      	str	r0, [sp, #84]	; 0x54
 8009064:	f7f7 f9ce 	bl	8000404 <__aeabi_i2d>
 8009068:	4602      	mov	r2, r0
 800906a:	460b      	mov	r3, r1
 800906c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009070:	f7f7 f87a 	bl	8000168 <__aeabi_dsub>
 8009074:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009076:	4606      	mov	r6, r0
 8009078:	3330      	adds	r3, #48	; 0x30
 800907a:	f804 3b01 	strb.w	r3, [r4], #1
 800907e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009080:	460f      	mov	r7, r1
 8009082:	429c      	cmp	r4, r3
 8009084:	f04f 0200 	mov.w	r2, #0
 8009088:	d124      	bne.n	80090d4 <_dtoa_r+0x64c>
 800908a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800908e:	4bb0      	ldr	r3, [pc, #704]	; (8009350 <_dtoa_r+0x8c8>)
 8009090:	f7f7 f86c 	bl	800016c <__adddf3>
 8009094:	4602      	mov	r2, r0
 8009096:	460b      	mov	r3, r1
 8009098:	4630      	mov	r0, r6
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 fcac 	bl	80009f8 <__aeabi_dcmpgt>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	d163      	bne.n	800916c <_dtoa_r+0x6e4>
 80090a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80090a8:	2000      	movs	r0, #0
 80090aa:	49a9      	ldr	r1, [pc, #676]	; (8009350 <_dtoa_r+0x8c8>)
 80090ac:	f7f7 f85c 	bl	8000168 <__aeabi_dsub>
 80090b0:	4602      	mov	r2, r0
 80090b2:	460b      	mov	r3, r1
 80090b4:	4630      	mov	r0, r6
 80090b6:	4639      	mov	r1, r7
 80090b8:	f7f7 fc80 	bl	80009bc <__aeabi_dcmplt>
 80090bc:	2800      	cmp	r0, #0
 80090be:	f43f af1d 	beq.w	8008efc <_dtoa_r+0x474>
 80090c2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80090c4:	1e7b      	subs	r3, r7, #1
 80090c6:	9314      	str	r3, [sp, #80]	; 0x50
 80090c8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80090cc:	2b30      	cmp	r3, #48	; 0x30
 80090ce:	d0f8      	beq.n	80090c2 <_dtoa_r+0x63a>
 80090d0:	46c2      	mov	sl, r8
 80090d2:	e03b      	b.n	800914c <_dtoa_r+0x6c4>
 80090d4:	4b9f      	ldr	r3, [pc, #636]	; (8009354 <_dtoa_r+0x8cc>)
 80090d6:	f7f7 f9ff 	bl	80004d8 <__aeabi_dmul>
 80090da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090de:	e7bc      	b.n	800905a <_dtoa_r+0x5d2>
 80090e0:	9f03      	ldr	r7, [sp, #12]
 80090e2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80090e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090ea:	4640      	mov	r0, r8
 80090ec:	4649      	mov	r1, r9
 80090ee:	f7f7 fb1d 	bl	800072c <__aeabi_ddiv>
 80090f2:	f7f7 fca1 	bl	8000a38 <__aeabi_d2iz>
 80090f6:	4604      	mov	r4, r0
 80090f8:	f7f7 f984 	bl	8000404 <__aeabi_i2d>
 80090fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009100:	f7f7 f9ea 	bl	80004d8 <__aeabi_dmul>
 8009104:	4602      	mov	r2, r0
 8009106:	460b      	mov	r3, r1
 8009108:	4640      	mov	r0, r8
 800910a:	4649      	mov	r1, r9
 800910c:	f7f7 f82c 	bl	8000168 <__aeabi_dsub>
 8009110:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009114:	f807 6b01 	strb.w	r6, [r7], #1
 8009118:	9e03      	ldr	r6, [sp, #12]
 800911a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800911e:	1bbe      	subs	r6, r7, r6
 8009120:	45b4      	cmp	ip, r6
 8009122:	4602      	mov	r2, r0
 8009124:	460b      	mov	r3, r1
 8009126:	d136      	bne.n	8009196 <_dtoa_r+0x70e>
 8009128:	f7f7 f820 	bl	800016c <__adddf3>
 800912c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009130:	4680      	mov	r8, r0
 8009132:	4689      	mov	r9, r1
 8009134:	f7f7 fc60 	bl	80009f8 <__aeabi_dcmpgt>
 8009138:	bb58      	cbnz	r0, 8009192 <_dtoa_r+0x70a>
 800913a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800913e:	4640      	mov	r0, r8
 8009140:	4649      	mov	r1, r9
 8009142:	f7f7 fc31 	bl	80009a8 <__aeabi_dcmpeq>
 8009146:	b108      	cbz	r0, 800914c <_dtoa_r+0x6c4>
 8009148:	07e1      	lsls	r1, r4, #31
 800914a:	d422      	bmi.n	8009192 <_dtoa_r+0x70a>
 800914c:	4628      	mov	r0, r5
 800914e:	4659      	mov	r1, fp
 8009150:	f000 fe5a 	bl	8009e08 <_Bfree>
 8009154:	2300      	movs	r3, #0
 8009156:	703b      	strb	r3, [r7, #0]
 8009158:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800915a:	f10a 0001 	add.w	r0, sl, #1
 800915e:	6018      	str	r0, [r3, #0]
 8009160:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009162:	2b00      	cmp	r3, #0
 8009164:	f43f acde 	beq.w	8008b24 <_dtoa_r+0x9c>
 8009168:	601f      	str	r7, [r3, #0]
 800916a:	e4db      	b.n	8008b24 <_dtoa_r+0x9c>
 800916c:	4627      	mov	r7, r4
 800916e:	463b      	mov	r3, r7
 8009170:	461f      	mov	r7, r3
 8009172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009176:	2a39      	cmp	r2, #57	; 0x39
 8009178:	d107      	bne.n	800918a <_dtoa_r+0x702>
 800917a:	9a03      	ldr	r2, [sp, #12]
 800917c:	429a      	cmp	r2, r3
 800917e:	d1f7      	bne.n	8009170 <_dtoa_r+0x6e8>
 8009180:	2230      	movs	r2, #48	; 0x30
 8009182:	9903      	ldr	r1, [sp, #12]
 8009184:	f108 0801 	add.w	r8, r8, #1
 8009188:	700a      	strb	r2, [r1, #0]
 800918a:	781a      	ldrb	r2, [r3, #0]
 800918c:	3201      	adds	r2, #1
 800918e:	701a      	strb	r2, [r3, #0]
 8009190:	e79e      	b.n	80090d0 <_dtoa_r+0x648>
 8009192:	46d0      	mov	r8, sl
 8009194:	e7eb      	b.n	800916e <_dtoa_r+0x6e6>
 8009196:	2200      	movs	r2, #0
 8009198:	4b6e      	ldr	r3, [pc, #440]	; (8009354 <_dtoa_r+0x8cc>)
 800919a:	f7f7 f99d 	bl	80004d8 <__aeabi_dmul>
 800919e:	2200      	movs	r2, #0
 80091a0:	2300      	movs	r3, #0
 80091a2:	4680      	mov	r8, r0
 80091a4:	4689      	mov	r9, r1
 80091a6:	f7f7 fbff 	bl	80009a8 <__aeabi_dcmpeq>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	d09b      	beq.n	80090e6 <_dtoa_r+0x65e>
 80091ae:	e7cd      	b.n	800914c <_dtoa_r+0x6c4>
 80091b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091b2:	2a00      	cmp	r2, #0
 80091b4:	f000 80d0 	beq.w	8009358 <_dtoa_r+0x8d0>
 80091b8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80091ba:	2a01      	cmp	r2, #1
 80091bc:	f300 80ae 	bgt.w	800931c <_dtoa_r+0x894>
 80091c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80091c2:	2a00      	cmp	r2, #0
 80091c4:	f000 80a6 	beq.w	8009314 <_dtoa_r+0x88c>
 80091c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80091cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80091ce:	9f06      	ldr	r7, [sp, #24]
 80091d0:	9a06      	ldr	r2, [sp, #24]
 80091d2:	2101      	movs	r1, #1
 80091d4:	441a      	add	r2, r3
 80091d6:	9206      	str	r2, [sp, #24]
 80091d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091da:	4628      	mov	r0, r5
 80091dc:	441a      	add	r2, r3
 80091de:	9209      	str	r2, [sp, #36]	; 0x24
 80091e0:	f000 ff12 	bl	800a008 <__i2b>
 80091e4:	4606      	mov	r6, r0
 80091e6:	2f00      	cmp	r7, #0
 80091e8:	dd0c      	ble.n	8009204 <_dtoa_r+0x77c>
 80091ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	dd09      	ble.n	8009204 <_dtoa_r+0x77c>
 80091f0:	42bb      	cmp	r3, r7
 80091f2:	bfa8      	it	ge
 80091f4:	463b      	movge	r3, r7
 80091f6:	9a06      	ldr	r2, [sp, #24]
 80091f8:	1aff      	subs	r7, r7, r3
 80091fa:	1ad2      	subs	r2, r2, r3
 80091fc:	9206      	str	r2, [sp, #24]
 80091fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009200:	1ad3      	subs	r3, r2, r3
 8009202:	9309      	str	r3, [sp, #36]	; 0x24
 8009204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009206:	b1f3      	cbz	r3, 8009246 <_dtoa_r+0x7be>
 8009208:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 80a8 	beq.w	8009360 <_dtoa_r+0x8d8>
 8009210:	2c00      	cmp	r4, #0
 8009212:	dd10      	ble.n	8009236 <_dtoa_r+0x7ae>
 8009214:	4631      	mov	r1, r6
 8009216:	4622      	mov	r2, r4
 8009218:	4628      	mov	r0, r5
 800921a:	f000 ffb3 	bl	800a184 <__pow5mult>
 800921e:	465a      	mov	r2, fp
 8009220:	4601      	mov	r1, r0
 8009222:	4606      	mov	r6, r0
 8009224:	4628      	mov	r0, r5
 8009226:	f000 ff05 	bl	800a034 <__multiply>
 800922a:	4680      	mov	r8, r0
 800922c:	4659      	mov	r1, fp
 800922e:	4628      	mov	r0, r5
 8009230:	f000 fdea 	bl	8009e08 <_Bfree>
 8009234:	46c3      	mov	fp, r8
 8009236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009238:	1b1a      	subs	r2, r3, r4
 800923a:	d004      	beq.n	8009246 <_dtoa_r+0x7be>
 800923c:	4659      	mov	r1, fp
 800923e:	4628      	mov	r0, r5
 8009240:	f000 ffa0 	bl	800a184 <__pow5mult>
 8009244:	4683      	mov	fp, r0
 8009246:	2101      	movs	r1, #1
 8009248:	4628      	mov	r0, r5
 800924a:	f000 fedd 	bl	800a008 <__i2b>
 800924e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009250:	4604      	mov	r4, r0
 8009252:	2b00      	cmp	r3, #0
 8009254:	f340 8086 	ble.w	8009364 <_dtoa_r+0x8dc>
 8009258:	461a      	mov	r2, r3
 800925a:	4601      	mov	r1, r0
 800925c:	4628      	mov	r0, r5
 800925e:	f000 ff91 	bl	800a184 <__pow5mult>
 8009262:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009264:	4604      	mov	r4, r0
 8009266:	2b01      	cmp	r3, #1
 8009268:	dd7f      	ble.n	800936a <_dtoa_r+0x8e2>
 800926a:	f04f 0800 	mov.w	r8, #0
 800926e:	6923      	ldr	r3, [r4, #16]
 8009270:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009274:	6918      	ldr	r0, [r3, #16]
 8009276:	f000 fe79 	bl	8009f6c <__hi0bits>
 800927a:	f1c0 0020 	rsb	r0, r0, #32
 800927e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009280:	4418      	add	r0, r3
 8009282:	f010 001f 	ands.w	r0, r0, #31
 8009286:	f000 8092 	beq.w	80093ae <_dtoa_r+0x926>
 800928a:	f1c0 0320 	rsb	r3, r0, #32
 800928e:	2b04      	cmp	r3, #4
 8009290:	f340 808a 	ble.w	80093a8 <_dtoa_r+0x920>
 8009294:	f1c0 001c 	rsb	r0, r0, #28
 8009298:	9b06      	ldr	r3, [sp, #24]
 800929a:	4407      	add	r7, r0
 800929c:	4403      	add	r3, r0
 800929e:	9306      	str	r3, [sp, #24]
 80092a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a2:	4403      	add	r3, r0
 80092a4:	9309      	str	r3, [sp, #36]	; 0x24
 80092a6:	9b06      	ldr	r3, [sp, #24]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	dd05      	ble.n	80092b8 <_dtoa_r+0x830>
 80092ac:	4659      	mov	r1, fp
 80092ae:	461a      	mov	r2, r3
 80092b0:	4628      	mov	r0, r5
 80092b2:	f000 ffc1 	bl	800a238 <__lshift>
 80092b6:	4683      	mov	fp, r0
 80092b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	dd05      	ble.n	80092ca <_dtoa_r+0x842>
 80092be:	4621      	mov	r1, r4
 80092c0:	461a      	mov	r2, r3
 80092c2:	4628      	mov	r0, r5
 80092c4:	f000 ffb8 	bl	800a238 <__lshift>
 80092c8:	4604      	mov	r4, r0
 80092ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d070      	beq.n	80093b2 <_dtoa_r+0x92a>
 80092d0:	4621      	mov	r1, r4
 80092d2:	4658      	mov	r0, fp
 80092d4:	f001 f820 	bl	800a318 <__mcmp>
 80092d8:	2800      	cmp	r0, #0
 80092da:	da6a      	bge.n	80093b2 <_dtoa_r+0x92a>
 80092dc:	2300      	movs	r3, #0
 80092de:	4659      	mov	r1, fp
 80092e0:	220a      	movs	r2, #10
 80092e2:	4628      	mov	r0, r5
 80092e4:	f000 fdb2 	bl	8009e4c <__multadd>
 80092e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092ea:	4683      	mov	fp, r0
 80092ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 8194 	beq.w	800961e <_dtoa_r+0xb96>
 80092f6:	4631      	mov	r1, r6
 80092f8:	2300      	movs	r3, #0
 80092fa:	220a      	movs	r2, #10
 80092fc:	4628      	mov	r0, r5
 80092fe:	f000 fda5 	bl	8009e4c <__multadd>
 8009302:	f1b9 0f00 	cmp.w	r9, #0
 8009306:	4606      	mov	r6, r0
 8009308:	f300 8093 	bgt.w	8009432 <_dtoa_r+0x9aa>
 800930c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800930e:	2b02      	cmp	r3, #2
 8009310:	dc57      	bgt.n	80093c2 <_dtoa_r+0x93a>
 8009312:	e08e      	b.n	8009432 <_dtoa_r+0x9aa>
 8009314:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009316:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800931a:	e757      	b.n	80091cc <_dtoa_r+0x744>
 800931c:	9b08      	ldr	r3, [sp, #32]
 800931e:	1e5c      	subs	r4, r3, #1
 8009320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009322:	42a3      	cmp	r3, r4
 8009324:	bfb7      	itett	lt
 8009326:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009328:	1b1c      	subge	r4, r3, r4
 800932a:	1ae2      	sublt	r2, r4, r3
 800932c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800932e:	bfbe      	ittt	lt
 8009330:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009332:	189b      	addlt	r3, r3, r2
 8009334:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009336:	9b08      	ldr	r3, [sp, #32]
 8009338:	bfb8      	it	lt
 800933a:	2400      	movlt	r4, #0
 800933c:	2b00      	cmp	r3, #0
 800933e:	bfbb      	ittet	lt
 8009340:	9b06      	ldrlt	r3, [sp, #24]
 8009342:	9a08      	ldrlt	r2, [sp, #32]
 8009344:	9f06      	ldrge	r7, [sp, #24]
 8009346:	1a9f      	sublt	r7, r3, r2
 8009348:	bfac      	ite	ge
 800934a:	9b08      	ldrge	r3, [sp, #32]
 800934c:	2300      	movlt	r3, #0
 800934e:	e73f      	b.n	80091d0 <_dtoa_r+0x748>
 8009350:	3fe00000 	.word	0x3fe00000
 8009354:	40240000 	.word	0x40240000
 8009358:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800935a:	9f06      	ldr	r7, [sp, #24]
 800935c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800935e:	e742      	b.n	80091e6 <_dtoa_r+0x75e>
 8009360:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009362:	e76b      	b.n	800923c <_dtoa_r+0x7b4>
 8009364:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009366:	2b01      	cmp	r3, #1
 8009368:	dc19      	bgt.n	800939e <_dtoa_r+0x916>
 800936a:	9b04      	ldr	r3, [sp, #16]
 800936c:	b9bb      	cbnz	r3, 800939e <_dtoa_r+0x916>
 800936e:	9b05      	ldr	r3, [sp, #20]
 8009370:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009374:	b99b      	cbnz	r3, 800939e <_dtoa_r+0x916>
 8009376:	9b05      	ldr	r3, [sp, #20]
 8009378:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800937c:	0d1b      	lsrs	r3, r3, #20
 800937e:	051b      	lsls	r3, r3, #20
 8009380:	b183      	cbz	r3, 80093a4 <_dtoa_r+0x91c>
 8009382:	f04f 0801 	mov.w	r8, #1
 8009386:	9b06      	ldr	r3, [sp, #24]
 8009388:	3301      	adds	r3, #1
 800938a:	9306      	str	r3, [sp, #24]
 800938c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800938e:	3301      	adds	r3, #1
 8009390:	9309      	str	r3, [sp, #36]	; 0x24
 8009392:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009394:	2b00      	cmp	r3, #0
 8009396:	f47f af6a 	bne.w	800926e <_dtoa_r+0x7e6>
 800939a:	2001      	movs	r0, #1
 800939c:	e76f      	b.n	800927e <_dtoa_r+0x7f6>
 800939e:	f04f 0800 	mov.w	r8, #0
 80093a2:	e7f6      	b.n	8009392 <_dtoa_r+0x90a>
 80093a4:	4698      	mov	r8, r3
 80093a6:	e7f4      	b.n	8009392 <_dtoa_r+0x90a>
 80093a8:	f43f af7d 	beq.w	80092a6 <_dtoa_r+0x81e>
 80093ac:	4618      	mov	r0, r3
 80093ae:	301c      	adds	r0, #28
 80093b0:	e772      	b.n	8009298 <_dtoa_r+0x810>
 80093b2:	9b08      	ldr	r3, [sp, #32]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	dc36      	bgt.n	8009426 <_dtoa_r+0x99e>
 80093b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093ba:	2b02      	cmp	r3, #2
 80093bc:	dd33      	ble.n	8009426 <_dtoa_r+0x99e>
 80093be:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80093c2:	f1b9 0f00 	cmp.w	r9, #0
 80093c6:	d10d      	bne.n	80093e4 <_dtoa_r+0x95c>
 80093c8:	4621      	mov	r1, r4
 80093ca:	464b      	mov	r3, r9
 80093cc:	2205      	movs	r2, #5
 80093ce:	4628      	mov	r0, r5
 80093d0:	f000 fd3c 	bl	8009e4c <__multadd>
 80093d4:	4601      	mov	r1, r0
 80093d6:	4604      	mov	r4, r0
 80093d8:	4658      	mov	r0, fp
 80093da:	f000 ff9d 	bl	800a318 <__mcmp>
 80093de:	2800      	cmp	r0, #0
 80093e0:	f73f adb8 	bgt.w	8008f54 <_dtoa_r+0x4cc>
 80093e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80093e6:	9f03      	ldr	r7, [sp, #12]
 80093e8:	ea6f 0a03 	mvn.w	sl, r3
 80093ec:	f04f 0800 	mov.w	r8, #0
 80093f0:	4621      	mov	r1, r4
 80093f2:	4628      	mov	r0, r5
 80093f4:	f000 fd08 	bl	8009e08 <_Bfree>
 80093f8:	2e00      	cmp	r6, #0
 80093fa:	f43f aea7 	beq.w	800914c <_dtoa_r+0x6c4>
 80093fe:	f1b8 0f00 	cmp.w	r8, #0
 8009402:	d005      	beq.n	8009410 <_dtoa_r+0x988>
 8009404:	45b0      	cmp	r8, r6
 8009406:	d003      	beq.n	8009410 <_dtoa_r+0x988>
 8009408:	4641      	mov	r1, r8
 800940a:	4628      	mov	r0, r5
 800940c:	f000 fcfc 	bl	8009e08 <_Bfree>
 8009410:	4631      	mov	r1, r6
 8009412:	4628      	mov	r0, r5
 8009414:	f000 fcf8 	bl	8009e08 <_Bfree>
 8009418:	e698      	b.n	800914c <_dtoa_r+0x6c4>
 800941a:	2400      	movs	r4, #0
 800941c:	4626      	mov	r6, r4
 800941e:	e7e1      	b.n	80093e4 <_dtoa_r+0x95c>
 8009420:	46c2      	mov	sl, r8
 8009422:	4626      	mov	r6, r4
 8009424:	e596      	b.n	8008f54 <_dtoa_r+0x4cc>
 8009426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009428:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800942c:	2b00      	cmp	r3, #0
 800942e:	f000 80fd 	beq.w	800962c <_dtoa_r+0xba4>
 8009432:	2f00      	cmp	r7, #0
 8009434:	dd05      	ble.n	8009442 <_dtoa_r+0x9ba>
 8009436:	4631      	mov	r1, r6
 8009438:	463a      	mov	r2, r7
 800943a:	4628      	mov	r0, r5
 800943c:	f000 fefc 	bl	800a238 <__lshift>
 8009440:	4606      	mov	r6, r0
 8009442:	f1b8 0f00 	cmp.w	r8, #0
 8009446:	d05c      	beq.n	8009502 <_dtoa_r+0xa7a>
 8009448:	4628      	mov	r0, r5
 800944a:	6871      	ldr	r1, [r6, #4]
 800944c:	f000 fc9c 	bl	8009d88 <_Balloc>
 8009450:	4607      	mov	r7, r0
 8009452:	b928      	cbnz	r0, 8009460 <_dtoa_r+0x9d8>
 8009454:	4602      	mov	r2, r0
 8009456:	f240 21ea 	movw	r1, #746	; 0x2ea
 800945a:	4b7f      	ldr	r3, [pc, #508]	; (8009658 <_dtoa_r+0xbd0>)
 800945c:	f7ff bb28 	b.w	8008ab0 <_dtoa_r+0x28>
 8009460:	6932      	ldr	r2, [r6, #16]
 8009462:	f106 010c 	add.w	r1, r6, #12
 8009466:	3202      	adds	r2, #2
 8009468:	0092      	lsls	r2, r2, #2
 800946a:	300c      	adds	r0, #12
 800946c:	f7fd fd4a 	bl	8006f04 <memcpy>
 8009470:	2201      	movs	r2, #1
 8009472:	4639      	mov	r1, r7
 8009474:	4628      	mov	r0, r5
 8009476:	f000 fedf 	bl	800a238 <__lshift>
 800947a:	46b0      	mov	r8, r6
 800947c:	4606      	mov	r6, r0
 800947e:	9b03      	ldr	r3, [sp, #12]
 8009480:	3301      	adds	r3, #1
 8009482:	9308      	str	r3, [sp, #32]
 8009484:	9b03      	ldr	r3, [sp, #12]
 8009486:	444b      	add	r3, r9
 8009488:	930a      	str	r3, [sp, #40]	; 0x28
 800948a:	9b04      	ldr	r3, [sp, #16]
 800948c:	f003 0301 	and.w	r3, r3, #1
 8009490:	9309      	str	r3, [sp, #36]	; 0x24
 8009492:	9b08      	ldr	r3, [sp, #32]
 8009494:	4621      	mov	r1, r4
 8009496:	3b01      	subs	r3, #1
 8009498:	4658      	mov	r0, fp
 800949a:	9304      	str	r3, [sp, #16]
 800949c:	f7ff fa68 	bl	8008970 <quorem>
 80094a0:	4603      	mov	r3, r0
 80094a2:	4641      	mov	r1, r8
 80094a4:	3330      	adds	r3, #48	; 0x30
 80094a6:	9006      	str	r0, [sp, #24]
 80094a8:	4658      	mov	r0, fp
 80094aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80094ac:	f000 ff34 	bl	800a318 <__mcmp>
 80094b0:	4632      	mov	r2, r6
 80094b2:	4681      	mov	r9, r0
 80094b4:	4621      	mov	r1, r4
 80094b6:	4628      	mov	r0, r5
 80094b8:	f000 ff4a 	bl	800a350 <__mdiff>
 80094bc:	68c2      	ldr	r2, [r0, #12]
 80094be:	4607      	mov	r7, r0
 80094c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094c2:	bb02      	cbnz	r2, 8009506 <_dtoa_r+0xa7e>
 80094c4:	4601      	mov	r1, r0
 80094c6:	4658      	mov	r0, fp
 80094c8:	f000 ff26 	bl	800a318 <__mcmp>
 80094cc:	4602      	mov	r2, r0
 80094ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094d0:	4639      	mov	r1, r7
 80094d2:	4628      	mov	r0, r5
 80094d4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80094d8:	f000 fc96 	bl	8009e08 <_Bfree>
 80094dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80094de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80094e0:	9f08      	ldr	r7, [sp, #32]
 80094e2:	ea43 0102 	orr.w	r1, r3, r2
 80094e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094e8:	430b      	orrs	r3, r1
 80094ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094ec:	d10d      	bne.n	800950a <_dtoa_r+0xa82>
 80094ee:	2b39      	cmp	r3, #57	; 0x39
 80094f0:	d029      	beq.n	8009546 <_dtoa_r+0xabe>
 80094f2:	f1b9 0f00 	cmp.w	r9, #0
 80094f6:	dd01      	ble.n	80094fc <_dtoa_r+0xa74>
 80094f8:	9b06      	ldr	r3, [sp, #24]
 80094fa:	3331      	adds	r3, #49	; 0x31
 80094fc:	9a04      	ldr	r2, [sp, #16]
 80094fe:	7013      	strb	r3, [r2, #0]
 8009500:	e776      	b.n	80093f0 <_dtoa_r+0x968>
 8009502:	4630      	mov	r0, r6
 8009504:	e7b9      	b.n	800947a <_dtoa_r+0x9f2>
 8009506:	2201      	movs	r2, #1
 8009508:	e7e2      	b.n	80094d0 <_dtoa_r+0xa48>
 800950a:	f1b9 0f00 	cmp.w	r9, #0
 800950e:	db06      	blt.n	800951e <_dtoa_r+0xa96>
 8009510:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009512:	ea41 0909 	orr.w	r9, r1, r9
 8009516:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009518:	ea59 0101 	orrs.w	r1, r9, r1
 800951c:	d120      	bne.n	8009560 <_dtoa_r+0xad8>
 800951e:	2a00      	cmp	r2, #0
 8009520:	ddec      	ble.n	80094fc <_dtoa_r+0xa74>
 8009522:	4659      	mov	r1, fp
 8009524:	2201      	movs	r2, #1
 8009526:	4628      	mov	r0, r5
 8009528:	9308      	str	r3, [sp, #32]
 800952a:	f000 fe85 	bl	800a238 <__lshift>
 800952e:	4621      	mov	r1, r4
 8009530:	4683      	mov	fp, r0
 8009532:	f000 fef1 	bl	800a318 <__mcmp>
 8009536:	2800      	cmp	r0, #0
 8009538:	9b08      	ldr	r3, [sp, #32]
 800953a:	dc02      	bgt.n	8009542 <_dtoa_r+0xaba>
 800953c:	d1de      	bne.n	80094fc <_dtoa_r+0xa74>
 800953e:	07da      	lsls	r2, r3, #31
 8009540:	d5dc      	bpl.n	80094fc <_dtoa_r+0xa74>
 8009542:	2b39      	cmp	r3, #57	; 0x39
 8009544:	d1d8      	bne.n	80094f8 <_dtoa_r+0xa70>
 8009546:	2339      	movs	r3, #57	; 0x39
 8009548:	9a04      	ldr	r2, [sp, #16]
 800954a:	7013      	strb	r3, [r2, #0]
 800954c:	463b      	mov	r3, r7
 800954e:	461f      	mov	r7, r3
 8009550:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009554:	3b01      	subs	r3, #1
 8009556:	2a39      	cmp	r2, #57	; 0x39
 8009558:	d050      	beq.n	80095fc <_dtoa_r+0xb74>
 800955a:	3201      	adds	r2, #1
 800955c:	701a      	strb	r2, [r3, #0]
 800955e:	e747      	b.n	80093f0 <_dtoa_r+0x968>
 8009560:	2a00      	cmp	r2, #0
 8009562:	dd03      	ble.n	800956c <_dtoa_r+0xae4>
 8009564:	2b39      	cmp	r3, #57	; 0x39
 8009566:	d0ee      	beq.n	8009546 <_dtoa_r+0xabe>
 8009568:	3301      	adds	r3, #1
 800956a:	e7c7      	b.n	80094fc <_dtoa_r+0xa74>
 800956c:	9a08      	ldr	r2, [sp, #32]
 800956e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009570:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009574:	428a      	cmp	r2, r1
 8009576:	d02a      	beq.n	80095ce <_dtoa_r+0xb46>
 8009578:	4659      	mov	r1, fp
 800957a:	2300      	movs	r3, #0
 800957c:	220a      	movs	r2, #10
 800957e:	4628      	mov	r0, r5
 8009580:	f000 fc64 	bl	8009e4c <__multadd>
 8009584:	45b0      	cmp	r8, r6
 8009586:	4683      	mov	fp, r0
 8009588:	f04f 0300 	mov.w	r3, #0
 800958c:	f04f 020a 	mov.w	r2, #10
 8009590:	4641      	mov	r1, r8
 8009592:	4628      	mov	r0, r5
 8009594:	d107      	bne.n	80095a6 <_dtoa_r+0xb1e>
 8009596:	f000 fc59 	bl	8009e4c <__multadd>
 800959a:	4680      	mov	r8, r0
 800959c:	4606      	mov	r6, r0
 800959e:	9b08      	ldr	r3, [sp, #32]
 80095a0:	3301      	adds	r3, #1
 80095a2:	9308      	str	r3, [sp, #32]
 80095a4:	e775      	b.n	8009492 <_dtoa_r+0xa0a>
 80095a6:	f000 fc51 	bl	8009e4c <__multadd>
 80095aa:	4631      	mov	r1, r6
 80095ac:	4680      	mov	r8, r0
 80095ae:	2300      	movs	r3, #0
 80095b0:	220a      	movs	r2, #10
 80095b2:	4628      	mov	r0, r5
 80095b4:	f000 fc4a 	bl	8009e4c <__multadd>
 80095b8:	4606      	mov	r6, r0
 80095ba:	e7f0      	b.n	800959e <_dtoa_r+0xb16>
 80095bc:	f1b9 0f00 	cmp.w	r9, #0
 80095c0:	bfcc      	ite	gt
 80095c2:	464f      	movgt	r7, r9
 80095c4:	2701      	movle	r7, #1
 80095c6:	f04f 0800 	mov.w	r8, #0
 80095ca:	9a03      	ldr	r2, [sp, #12]
 80095cc:	4417      	add	r7, r2
 80095ce:	4659      	mov	r1, fp
 80095d0:	2201      	movs	r2, #1
 80095d2:	4628      	mov	r0, r5
 80095d4:	9308      	str	r3, [sp, #32]
 80095d6:	f000 fe2f 	bl	800a238 <__lshift>
 80095da:	4621      	mov	r1, r4
 80095dc:	4683      	mov	fp, r0
 80095de:	f000 fe9b 	bl	800a318 <__mcmp>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	dcb2      	bgt.n	800954c <_dtoa_r+0xac4>
 80095e6:	d102      	bne.n	80095ee <_dtoa_r+0xb66>
 80095e8:	9b08      	ldr	r3, [sp, #32]
 80095ea:	07db      	lsls	r3, r3, #31
 80095ec:	d4ae      	bmi.n	800954c <_dtoa_r+0xac4>
 80095ee:	463b      	mov	r3, r7
 80095f0:	461f      	mov	r7, r3
 80095f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80095f6:	2a30      	cmp	r2, #48	; 0x30
 80095f8:	d0fa      	beq.n	80095f0 <_dtoa_r+0xb68>
 80095fa:	e6f9      	b.n	80093f0 <_dtoa_r+0x968>
 80095fc:	9a03      	ldr	r2, [sp, #12]
 80095fe:	429a      	cmp	r2, r3
 8009600:	d1a5      	bne.n	800954e <_dtoa_r+0xac6>
 8009602:	2331      	movs	r3, #49	; 0x31
 8009604:	f10a 0a01 	add.w	sl, sl, #1
 8009608:	e779      	b.n	80094fe <_dtoa_r+0xa76>
 800960a:	4b14      	ldr	r3, [pc, #80]	; (800965c <_dtoa_r+0xbd4>)
 800960c:	f7ff baa8 	b.w	8008b60 <_dtoa_r+0xd8>
 8009610:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009612:	2b00      	cmp	r3, #0
 8009614:	f47f aa81 	bne.w	8008b1a <_dtoa_r+0x92>
 8009618:	4b11      	ldr	r3, [pc, #68]	; (8009660 <_dtoa_r+0xbd8>)
 800961a:	f7ff baa1 	b.w	8008b60 <_dtoa_r+0xd8>
 800961e:	f1b9 0f00 	cmp.w	r9, #0
 8009622:	dc03      	bgt.n	800962c <_dtoa_r+0xba4>
 8009624:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009626:	2b02      	cmp	r3, #2
 8009628:	f73f aecb 	bgt.w	80093c2 <_dtoa_r+0x93a>
 800962c:	9f03      	ldr	r7, [sp, #12]
 800962e:	4621      	mov	r1, r4
 8009630:	4658      	mov	r0, fp
 8009632:	f7ff f99d 	bl	8008970 <quorem>
 8009636:	9a03      	ldr	r2, [sp, #12]
 8009638:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800963c:	f807 3b01 	strb.w	r3, [r7], #1
 8009640:	1aba      	subs	r2, r7, r2
 8009642:	4591      	cmp	r9, r2
 8009644:	ddba      	ble.n	80095bc <_dtoa_r+0xb34>
 8009646:	4659      	mov	r1, fp
 8009648:	2300      	movs	r3, #0
 800964a:	220a      	movs	r2, #10
 800964c:	4628      	mov	r0, r5
 800964e:	f000 fbfd 	bl	8009e4c <__multadd>
 8009652:	4683      	mov	fp, r0
 8009654:	e7eb      	b.n	800962e <_dtoa_r+0xba6>
 8009656:	bf00      	nop
 8009658:	0800bdc0 	.word	0x0800bdc0
 800965c:	0800bbc0 	.word	0x0800bbc0
 8009660:	0800bd41 	.word	0x0800bd41

08009664 <rshift>:
 8009664:	6903      	ldr	r3, [r0, #16]
 8009666:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800966a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800966e:	f100 0414 	add.w	r4, r0, #20
 8009672:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009676:	dd46      	ble.n	8009706 <rshift+0xa2>
 8009678:	f011 011f 	ands.w	r1, r1, #31
 800967c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009680:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009684:	d10c      	bne.n	80096a0 <rshift+0x3c>
 8009686:	4629      	mov	r1, r5
 8009688:	f100 0710 	add.w	r7, r0, #16
 800968c:	42b1      	cmp	r1, r6
 800968e:	d335      	bcc.n	80096fc <rshift+0x98>
 8009690:	1a9b      	subs	r3, r3, r2
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	1eea      	subs	r2, r5, #3
 8009696:	4296      	cmp	r6, r2
 8009698:	bf38      	it	cc
 800969a:	2300      	movcc	r3, #0
 800969c:	4423      	add	r3, r4
 800969e:	e015      	b.n	80096cc <rshift+0x68>
 80096a0:	46a1      	mov	r9, r4
 80096a2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80096a6:	f1c1 0820 	rsb	r8, r1, #32
 80096aa:	40cf      	lsrs	r7, r1
 80096ac:	f105 0e04 	add.w	lr, r5, #4
 80096b0:	4576      	cmp	r6, lr
 80096b2:	46f4      	mov	ip, lr
 80096b4:	d816      	bhi.n	80096e4 <rshift+0x80>
 80096b6:	1a9a      	subs	r2, r3, r2
 80096b8:	0092      	lsls	r2, r2, #2
 80096ba:	3a04      	subs	r2, #4
 80096bc:	3501      	adds	r5, #1
 80096be:	42ae      	cmp	r6, r5
 80096c0:	bf38      	it	cc
 80096c2:	2200      	movcc	r2, #0
 80096c4:	18a3      	adds	r3, r4, r2
 80096c6:	50a7      	str	r7, [r4, r2]
 80096c8:	b107      	cbz	r7, 80096cc <rshift+0x68>
 80096ca:	3304      	adds	r3, #4
 80096cc:	42a3      	cmp	r3, r4
 80096ce:	eba3 0204 	sub.w	r2, r3, r4
 80096d2:	bf08      	it	eq
 80096d4:	2300      	moveq	r3, #0
 80096d6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80096da:	6102      	str	r2, [r0, #16]
 80096dc:	bf08      	it	eq
 80096de:	6143      	streq	r3, [r0, #20]
 80096e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096e4:	f8dc c000 	ldr.w	ip, [ip]
 80096e8:	fa0c fc08 	lsl.w	ip, ip, r8
 80096ec:	ea4c 0707 	orr.w	r7, ip, r7
 80096f0:	f849 7b04 	str.w	r7, [r9], #4
 80096f4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80096f8:	40cf      	lsrs	r7, r1
 80096fa:	e7d9      	b.n	80096b0 <rshift+0x4c>
 80096fc:	f851 cb04 	ldr.w	ip, [r1], #4
 8009700:	f847 cf04 	str.w	ip, [r7, #4]!
 8009704:	e7c2      	b.n	800968c <rshift+0x28>
 8009706:	4623      	mov	r3, r4
 8009708:	e7e0      	b.n	80096cc <rshift+0x68>

0800970a <__hexdig_fun>:
 800970a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800970e:	2b09      	cmp	r3, #9
 8009710:	d802      	bhi.n	8009718 <__hexdig_fun+0xe>
 8009712:	3820      	subs	r0, #32
 8009714:	b2c0      	uxtb	r0, r0
 8009716:	4770      	bx	lr
 8009718:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800971c:	2b05      	cmp	r3, #5
 800971e:	d801      	bhi.n	8009724 <__hexdig_fun+0x1a>
 8009720:	3847      	subs	r0, #71	; 0x47
 8009722:	e7f7      	b.n	8009714 <__hexdig_fun+0xa>
 8009724:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009728:	2b05      	cmp	r3, #5
 800972a:	d801      	bhi.n	8009730 <__hexdig_fun+0x26>
 800972c:	3827      	subs	r0, #39	; 0x27
 800972e:	e7f1      	b.n	8009714 <__hexdig_fun+0xa>
 8009730:	2000      	movs	r0, #0
 8009732:	4770      	bx	lr

08009734 <__gethex>:
 8009734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009738:	b08b      	sub	sp, #44	; 0x2c
 800973a:	9305      	str	r3, [sp, #20]
 800973c:	4bb2      	ldr	r3, [pc, #712]	; (8009a08 <__gethex+0x2d4>)
 800973e:	9002      	str	r0, [sp, #8]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	468b      	mov	fp, r1
 8009744:	4618      	mov	r0, r3
 8009746:	4690      	mov	r8, r2
 8009748:	9303      	str	r3, [sp, #12]
 800974a:	f7f6 fd01 	bl	8000150 <strlen>
 800974e:	4682      	mov	sl, r0
 8009750:	9b03      	ldr	r3, [sp, #12]
 8009752:	f8db 2000 	ldr.w	r2, [fp]
 8009756:	4403      	add	r3, r0
 8009758:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800975c:	9306      	str	r3, [sp, #24]
 800975e:	1c93      	adds	r3, r2, #2
 8009760:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009764:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009768:	32fe      	adds	r2, #254	; 0xfe
 800976a:	18d1      	adds	r1, r2, r3
 800976c:	461f      	mov	r7, r3
 800976e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009772:	9101      	str	r1, [sp, #4]
 8009774:	2830      	cmp	r0, #48	; 0x30
 8009776:	d0f8      	beq.n	800976a <__gethex+0x36>
 8009778:	f7ff ffc7 	bl	800970a <__hexdig_fun>
 800977c:	4604      	mov	r4, r0
 800977e:	2800      	cmp	r0, #0
 8009780:	d13a      	bne.n	80097f8 <__gethex+0xc4>
 8009782:	4652      	mov	r2, sl
 8009784:	4638      	mov	r0, r7
 8009786:	9903      	ldr	r1, [sp, #12]
 8009788:	f001 fa18 	bl	800abbc <strncmp>
 800978c:	4605      	mov	r5, r0
 800978e:	2800      	cmp	r0, #0
 8009790:	d166      	bne.n	8009860 <__gethex+0x12c>
 8009792:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009796:	eb07 060a 	add.w	r6, r7, sl
 800979a:	f7ff ffb6 	bl	800970a <__hexdig_fun>
 800979e:	2800      	cmp	r0, #0
 80097a0:	d060      	beq.n	8009864 <__gethex+0x130>
 80097a2:	4633      	mov	r3, r6
 80097a4:	7818      	ldrb	r0, [r3, #0]
 80097a6:	461f      	mov	r7, r3
 80097a8:	2830      	cmp	r0, #48	; 0x30
 80097aa:	f103 0301 	add.w	r3, r3, #1
 80097ae:	d0f9      	beq.n	80097a4 <__gethex+0x70>
 80097b0:	f7ff ffab 	bl	800970a <__hexdig_fun>
 80097b4:	2301      	movs	r3, #1
 80097b6:	fab0 f480 	clz	r4, r0
 80097ba:	4635      	mov	r5, r6
 80097bc:	0964      	lsrs	r4, r4, #5
 80097be:	9301      	str	r3, [sp, #4]
 80097c0:	463a      	mov	r2, r7
 80097c2:	4616      	mov	r6, r2
 80097c4:	7830      	ldrb	r0, [r6, #0]
 80097c6:	3201      	adds	r2, #1
 80097c8:	f7ff ff9f 	bl	800970a <__hexdig_fun>
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d1f8      	bne.n	80097c2 <__gethex+0x8e>
 80097d0:	4652      	mov	r2, sl
 80097d2:	4630      	mov	r0, r6
 80097d4:	9903      	ldr	r1, [sp, #12]
 80097d6:	f001 f9f1 	bl	800abbc <strncmp>
 80097da:	b980      	cbnz	r0, 80097fe <__gethex+0xca>
 80097dc:	b94d      	cbnz	r5, 80097f2 <__gethex+0xbe>
 80097de:	eb06 050a 	add.w	r5, r6, sl
 80097e2:	462a      	mov	r2, r5
 80097e4:	4616      	mov	r6, r2
 80097e6:	7830      	ldrb	r0, [r6, #0]
 80097e8:	3201      	adds	r2, #1
 80097ea:	f7ff ff8e 	bl	800970a <__hexdig_fun>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	d1f8      	bne.n	80097e4 <__gethex+0xb0>
 80097f2:	1bad      	subs	r5, r5, r6
 80097f4:	00ad      	lsls	r5, r5, #2
 80097f6:	e004      	b.n	8009802 <__gethex+0xce>
 80097f8:	2400      	movs	r4, #0
 80097fa:	4625      	mov	r5, r4
 80097fc:	e7e0      	b.n	80097c0 <__gethex+0x8c>
 80097fe:	2d00      	cmp	r5, #0
 8009800:	d1f7      	bne.n	80097f2 <__gethex+0xbe>
 8009802:	7833      	ldrb	r3, [r6, #0]
 8009804:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009808:	2b50      	cmp	r3, #80	; 0x50
 800980a:	d139      	bne.n	8009880 <__gethex+0x14c>
 800980c:	7873      	ldrb	r3, [r6, #1]
 800980e:	2b2b      	cmp	r3, #43	; 0x2b
 8009810:	d02a      	beq.n	8009868 <__gethex+0x134>
 8009812:	2b2d      	cmp	r3, #45	; 0x2d
 8009814:	d02c      	beq.n	8009870 <__gethex+0x13c>
 8009816:	f04f 0900 	mov.w	r9, #0
 800981a:	1c71      	adds	r1, r6, #1
 800981c:	7808      	ldrb	r0, [r1, #0]
 800981e:	f7ff ff74 	bl	800970a <__hexdig_fun>
 8009822:	1e43      	subs	r3, r0, #1
 8009824:	b2db      	uxtb	r3, r3
 8009826:	2b18      	cmp	r3, #24
 8009828:	d82a      	bhi.n	8009880 <__gethex+0x14c>
 800982a:	f1a0 0210 	sub.w	r2, r0, #16
 800982e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009832:	f7ff ff6a 	bl	800970a <__hexdig_fun>
 8009836:	1e43      	subs	r3, r0, #1
 8009838:	b2db      	uxtb	r3, r3
 800983a:	2b18      	cmp	r3, #24
 800983c:	d91b      	bls.n	8009876 <__gethex+0x142>
 800983e:	f1b9 0f00 	cmp.w	r9, #0
 8009842:	d000      	beq.n	8009846 <__gethex+0x112>
 8009844:	4252      	negs	r2, r2
 8009846:	4415      	add	r5, r2
 8009848:	f8cb 1000 	str.w	r1, [fp]
 800984c:	b1d4      	cbz	r4, 8009884 <__gethex+0x150>
 800984e:	9b01      	ldr	r3, [sp, #4]
 8009850:	2b00      	cmp	r3, #0
 8009852:	bf14      	ite	ne
 8009854:	2700      	movne	r7, #0
 8009856:	2706      	moveq	r7, #6
 8009858:	4638      	mov	r0, r7
 800985a:	b00b      	add	sp, #44	; 0x2c
 800985c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009860:	463e      	mov	r6, r7
 8009862:	4625      	mov	r5, r4
 8009864:	2401      	movs	r4, #1
 8009866:	e7cc      	b.n	8009802 <__gethex+0xce>
 8009868:	f04f 0900 	mov.w	r9, #0
 800986c:	1cb1      	adds	r1, r6, #2
 800986e:	e7d5      	b.n	800981c <__gethex+0xe8>
 8009870:	f04f 0901 	mov.w	r9, #1
 8009874:	e7fa      	b.n	800986c <__gethex+0x138>
 8009876:	230a      	movs	r3, #10
 8009878:	fb03 0202 	mla	r2, r3, r2, r0
 800987c:	3a10      	subs	r2, #16
 800987e:	e7d6      	b.n	800982e <__gethex+0xfa>
 8009880:	4631      	mov	r1, r6
 8009882:	e7e1      	b.n	8009848 <__gethex+0x114>
 8009884:	4621      	mov	r1, r4
 8009886:	1bf3      	subs	r3, r6, r7
 8009888:	3b01      	subs	r3, #1
 800988a:	2b07      	cmp	r3, #7
 800988c:	dc0a      	bgt.n	80098a4 <__gethex+0x170>
 800988e:	9802      	ldr	r0, [sp, #8]
 8009890:	f000 fa7a 	bl	8009d88 <_Balloc>
 8009894:	4604      	mov	r4, r0
 8009896:	b940      	cbnz	r0, 80098aa <__gethex+0x176>
 8009898:	4602      	mov	r2, r0
 800989a:	21de      	movs	r1, #222	; 0xde
 800989c:	4b5b      	ldr	r3, [pc, #364]	; (8009a0c <__gethex+0x2d8>)
 800989e:	485c      	ldr	r0, [pc, #368]	; (8009a10 <__gethex+0x2dc>)
 80098a0:	f001 f9ae 	bl	800ac00 <__assert_func>
 80098a4:	3101      	adds	r1, #1
 80098a6:	105b      	asrs	r3, r3, #1
 80098a8:	e7ef      	b.n	800988a <__gethex+0x156>
 80098aa:	f04f 0b00 	mov.w	fp, #0
 80098ae:	f100 0914 	add.w	r9, r0, #20
 80098b2:	f1ca 0301 	rsb	r3, sl, #1
 80098b6:	f8cd 9010 	str.w	r9, [sp, #16]
 80098ba:	f8cd b004 	str.w	fp, [sp, #4]
 80098be:	9308      	str	r3, [sp, #32]
 80098c0:	42b7      	cmp	r7, r6
 80098c2:	d33f      	bcc.n	8009944 <__gethex+0x210>
 80098c4:	9f04      	ldr	r7, [sp, #16]
 80098c6:	9b01      	ldr	r3, [sp, #4]
 80098c8:	f847 3b04 	str.w	r3, [r7], #4
 80098cc:	eba7 0709 	sub.w	r7, r7, r9
 80098d0:	10bf      	asrs	r7, r7, #2
 80098d2:	6127      	str	r7, [r4, #16]
 80098d4:	4618      	mov	r0, r3
 80098d6:	f000 fb49 	bl	8009f6c <__hi0bits>
 80098da:	017f      	lsls	r7, r7, #5
 80098dc:	f8d8 6000 	ldr.w	r6, [r8]
 80098e0:	1a3f      	subs	r7, r7, r0
 80098e2:	42b7      	cmp	r7, r6
 80098e4:	dd62      	ble.n	80099ac <__gethex+0x278>
 80098e6:	1bbf      	subs	r7, r7, r6
 80098e8:	4639      	mov	r1, r7
 80098ea:	4620      	mov	r0, r4
 80098ec:	f000 fee3 	bl	800a6b6 <__any_on>
 80098f0:	4682      	mov	sl, r0
 80098f2:	b1a8      	cbz	r0, 8009920 <__gethex+0x1ec>
 80098f4:	f04f 0a01 	mov.w	sl, #1
 80098f8:	1e7b      	subs	r3, r7, #1
 80098fa:	1159      	asrs	r1, r3, #5
 80098fc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009900:	f003 021f 	and.w	r2, r3, #31
 8009904:	fa0a f202 	lsl.w	r2, sl, r2
 8009908:	420a      	tst	r2, r1
 800990a:	d009      	beq.n	8009920 <__gethex+0x1ec>
 800990c:	4553      	cmp	r3, sl
 800990e:	dd05      	ble.n	800991c <__gethex+0x1e8>
 8009910:	4620      	mov	r0, r4
 8009912:	1eb9      	subs	r1, r7, #2
 8009914:	f000 fecf 	bl	800a6b6 <__any_on>
 8009918:	2800      	cmp	r0, #0
 800991a:	d144      	bne.n	80099a6 <__gethex+0x272>
 800991c:	f04f 0a02 	mov.w	sl, #2
 8009920:	4639      	mov	r1, r7
 8009922:	4620      	mov	r0, r4
 8009924:	f7ff fe9e 	bl	8009664 <rshift>
 8009928:	443d      	add	r5, r7
 800992a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800992e:	42ab      	cmp	r3, r5
 8009930:	da4a      	bge.n	80099c8 <__gethex+0x294>
 8009932:	4621      	mov	r1, r4
 8009934:	9802      	ldr	r0, [sp, #8]
 8009936:	f000 fa67 	bl	8009e08 <_Bfree>
 800993a:	2300      	movs	r3, #0
 800993c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800993e:	27a3      	movs	r7, #163	; 0xa3
 8009940:	6013      	str	r3, [r2, #0]
 8009942:	e789      	b.n	8009858 <__gethex+0x124>
 8009944:	1e73      	subs	r3, r6, #1
 8009946:	9a06      	ldr	r2, [sp, #24]
 8009948:	9307      	str	r3, [sp, #28]
 800994a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800994e:	4293      	cmp	r3, r2
 8009950:	d019      	beq.n	8009986 <__gethex+0x252>
 8009952:	f1bb 0f20 	cmp.w	fp, #32
 8009956:	d107      	bne.n	8009968 <__gethex+0x234>
 8009958:	9b04      	ldr	r3, [sp, #16]
 800995a:	9a01      	ldr	r2, [sp, #4]
 800995c:	f843 2b04 	str.w	r2, [r3], #4
 8009960:	9304      	str	r3, [sp, #16]
 8009962:	2300      	movs	r3, #0
 8009964:	469b      	mov	fp, r3
 8009966:	9301      	str	r3, [sp, #4]
 8009968:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800996c:	f7ff fecd 	bl	800970a <__hexdig_fun>
 8009970:	9b01      	ldr	r3, [sp, #4]
 8009972:	f000 000f 	and.w	r0, r0, #15
 8009976:	fa00 f00b 	lsl.w	r0, r0, fp
 800997a:	4303      	orrs	r3, r0
 800997c:	9301      	str	r3, [sp, #4]
 800997e:	f10b 0b04 	add.w	fp, fp, #4
 8009982:	9b07      	ldr	r3, [sp, #28]
 8009984:	e00d      	b.n	80099a2 <__gethex+0x26e>
 8009986:	9a08      	ldr	r2, [sp, #32]
 8009988:	1e73      	subs	r3, r6, #1
 800998a:	4413      	add	r3, r2
 800998c:	42bb      	cmp	r3, r7
 800998e:	d3e0      	bcc.n	8009952 <__gethex+0x21e>
 8009990:	4618      	mov	r0, r3
 8009992:	4652      	mov	r2, sl
 8009994:	9903      	ldr	r1, [sp, #12]
 8009996:	9309      	str	r3, [sp, #36]	; 0x24
 8009998:	f001 f910 	bl	800abbc <strncmp>
 800999c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800999e:	2800      	cmp	r0, #0
 80099a0:	d1d7      	bne.n	8009952 <__gethex+0x21e>
 80099a2:	461e      	mov	r6, r3
 80099a4:	e78c      	b.n	80098c0 <__gethex+0x18c>
 80099a6:	f04f 0a03 	mov.w	sl, #3
 80099aa:	e7b9      	b.n	8009920 <__gethex+0x1ec>
 80099ac:	da09      	bge.n	80099c2 <__gethex+0x28e>
 80099ae:	1bf7      	subs	r7, r6, r7
 80099b0:	4621      	mov	r1, r4
 80099b2:	463a      	mov	r2, r7
 80099b4:	9802      	ldr	r0, [sp, #8]
 80099b6:	f000 fc3f 	bl	800a238 <__lshift>
 80099ba:	4604      	mov	r4, r0
 80099bc:	1bed      	subs	r5, r5, r7
 80099be:	f100 0914 	add.w	r9, r0, #20
 80099c2:	f04f 0a00 	mov.w	sl, #0
 80099c6:	e7b0      	b.n	800992a <__gethex+0x1f6>
 80099c8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80099cc:	42a8      	cmp	r0, r5
 80099ce:	dd72      	ble.n	8009ab6 <__gethex+0x382>
 80099d0:	1b45      	subs	r5, r0, r5
 80099d2:	42ae      	cmp	r6, r5
 80099d4:	dc35      	bgt.n	8009a42 <__gethex+0x30e>
 80099d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80099da:	2b02      	cmp	r3, #2
 80099dc:	d029      	beq.n	8009a32 <__gethex+0x2fe>
 80099de:	2b03      	cmp	r3, #3
 80099e0:	d02b      	beq.n	8009a3a <__gethex+0x306>
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d11c      	bne.n	8009a20 <__gethex+0x2ec>
 80099e6:	42ae      	cmp	r6, r5
 80099e8:	d11a      	bne.n	8009a20 <__gethex+0x2ec>
 80099ea:	2e01      	cmp	r6, #1
 80099ec:	d112      	bne.n	8009a14 <__gethex+0x2e0>
 80099ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80099f2:	9a05      	ldr	r2, [sp, #20]
 80099f4:	2762      	movs	r7, #98	; 0x62
 80099f6:	6013      	str	r3, [r2, #0]
 80099f8:	2301      	movs	r3, #1
 80099fa:	6123      	str	r3, [r4, #16]
 80099fc:	f8c9 3000 	str.w	r3, [r9]
 8009a00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a02:	601c      	str	r4, [r3, #0]
 8009a04:	e728      	b.n	8009858 <__gethex+0x124>
 8009a06:	bf00      	nop
 8009a08:	0800be38 	.word	0x0800be38
 8009a0c:	0800bdc0 	.word	0x0800bdc0
 8009a10:	0800bdd1 	.word	0x0800bdd1
 8009a14:	4620      	mov	r0, r4
 8009a16:	1e71      	subs	r1, r6, #1
 8009a18:	f000 fe4d 	bl	800a6b6 <__any_on>
 8009a1c:	2800      	cmp	r0, #0
 8009a1e:	d1e6      	bne.n	80099ee <__gethex+0x2ba>
 8009a20:	4621      	mov	r1, r4
 8009a22:	9802      	ldr	r0, [sp, #8]
 8009a24:	f000 f9f0 	bl	8009e08 <_Bfree>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009a2c:	2750      	movs	r7, #80	; 0x50
 8009a2e:	6013      	str	r3, [r2, #0]
 8009a30:	e712      	b.n	8009858 <__gethex+0x124>
 8009a32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d1f3      	bne.n	8009a20 <__gethex+0x2ec>
 8009a38:	e7d9      	b.n	80099ee <__gethex+0x2ba>
 8009a3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d1d6      	bne.n	80099ee <__gethex+0x2ba>
 8009a40:	e7ee      	b.n	8009a20 <__gethex+0x2ec>
 8009a42:	1e6f      	subs	r7, r5, #1
 8009a44:	f1ba 0f00 	cmp.w	sl, #0
 8009a48:	d132      	bne.n	8009ab0 <__gethex+0x37c>
 8009a4a:	b127      	cbz	r7, 8009a56 <__gethex+0x322>
 8009a4c:	4639      	mov	r1, r7
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f000 fe31 	bl	800a6b6 <__any_on>
 8009a54:	4682      	mov	sl, r0
 8009a56:	2101      	movs	r1, #1
 8009a58:	117b      	asrs	r3, r7, #5
 8009a5a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009a5e:	f007 071f 	and.w	r7, r7, #31
 8009a62:	fa01 f707 	lsl.w	r7, r1, r7
 8009a66:	421f      	tst	r7, r3
 8009a68:	f04f 0702 	mov.w	r7, #2
 8009a6c:	4629      	mov	r1, r5
 8009a6e:	4620      	mov	r0, r4
 8009a70:	bf18      	it	ne
 8009a72:	f04a 0a02 	orrne.w	sl, sl, #2
 8009a76:	1b76      	subs	r6, r6, r5
 8009a78:	f7ff fdf4 	bl	8009664 <rshift>
 8009a7c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009a80:	f1ba 0f00 	cmp.w	sl, #0
 8009a84:	d048      	beq.n	8009b18 <__gethex+0x3e4>
 8009a86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a8a:	2b02      	cmp	r3, #2
 8009a8c:	d015      	beq.n	8009aba <__gethex+0x386>
 8009a8e:	2b03      	cmp	r3, #3
 8009a90:	d017      	beq.n	8009ac2 <__gethex+0x38e>
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d109      	bne.n	8009aaa <__gethex+0x376>
 8009a96:	f01a 0f02 	tst.w	sl, #2
 8009a9a:	d006      	beq.n	8009aaa <__gethex+0x376>
 8009a9c:	f8d9 0000 	ldr.w	r0, [r9]
 8009aa0:	ea4a 0a00 	orr.w	sl, sl, r0
 8009aa4:	f01a 0f01 	tst.w	sl, #1
 8009aa8:	d10e      	bne.n	8009ac8 <__gethex+0x394>
 8009aaa:	f047 0710 	orr.w	r7, r7, #16
 8009aae:	e033      	b.n	8009b18 <__gethex+0x3e4>
 8009ab0:	f04f 0a01 	mov.w	sl, #1
 8009ab4:	e7cf      	b.n	8009a56 <__gethex+0x322>
 8009ab6:	2701      	movs	r7, #1
 8009ab8:	e7e2      	b.n	8009a80 <__gethex+0x34c>
 8009aba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009abc:	f1c3 0301 	rsb	r3, r3, #1
 8009ac0:	9315      	str	r3, [sp, #84]	; 0x54
 8009ac2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d0f0      	beq.n	8009aaa <__gethex+0x376>
 8009ac8:	f04f 0c00 	mov.w	ip, #0
 8009acc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009ad0:	f104 0314 	add.w	r3, r4, #20
 8009ad4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009ad8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009adc:	4618      	mov	r0, r3
 8009ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ae2:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009ae6:	d01c      	beq.n	8009b22 <__gethex+0x3ee>
 8009ae8:	3201      	adds	r2, #1
 8009aea:	6002      	str	r2, [r0, #0]
 8009aec:	2f02      	cmp	r7, #2
 8009aee:	f104 0314 	add.w	r3, r4, #20
 8009af2:	d13d      	bne.n	8009b70 <__gethex+0x43c>
 8009af4:	f8d8 2000 	ldr.w	r2, [r8]
 8009af8:	3a01      	subs	r2, #1
 8009afa:	42b2      	cmp	r2, r6
 8009afc:	d10a      	bne.n	8009b14 <__gethex+0x3e0>
 8009afe:	2201      	movs	r2, #1
 8009b00:	1171      	asrs	r1, r6, #5
 8009b02:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b06:	f006 061f 	and.w	r6, r6, #31
 8009b0a:	fa02 f606 	lsl.w	r6, r2, r6
 8009b0e:	421e      	tst	r6, r3
 8009b10:	bf18      	it	ne
 8009b12:	4617      	movne	r7, r2
 8009b14:	f047 0720 	orr.w	r7, r7, #32
 8009b18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009b1a:	601c      	str	r4, [r3, #0]
 8009b1c:	9b05      	ldr	r3, [sp, #20]
 8009b1e:	601d      	str	r5, [r3, #0]
 8009b20:	e69a      	b.n	8009858 <__gethex+0x124>
 8009b22:	4299      	cmp	r1, r3
 8009b24:	f843 cc04 	str.w	ip, [r3, #-4]
 8009b28:	d8d8      	bhi.n	8009adc <__gethex+0x3a8>
 8009b2a:	68a3      	ldr	r3, [r4, #8]
 8009b2c:	459b      	cmp	fp, r3
 8009b2e:	db17      	blt.n	8009b60 <__gethex+0x42c>
 8009b30:	6861      	ldr	r1, [r4, #4]
 8009b32:	9802      	ldr	r0, [sp, #8]
 8009b34:	3101      	adds	r1, #1
 8009b36:	f000 f927 	bl	8009d88 <_Balloc>
 8009b3a:	4681      	mov	r9, r0
 8009b3c:	b918      	cbnz	r0, 8009b46 <__gethex+0x412>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	2184      	movs	r1, #132	; 0x84
 8009b42:	4b19      	ldr	r3, [pc, #100]	; (8009ba8 <__gethex+0x474>)
 8009b44:	e6ab      	b.n	800989e <__gethex+0x16a>
 8009b46:	6922      	ldr	r2, [r4, #16]
 8009b48:	f104 010c 	add.w	r1, r4, #12
 8009b4c:	3202      	adds	r2, #2
 8009b4e:	0092      	lsls	r2, r2, #2
 8009b50:	300c      	adds	r0, #12
 8009b52:	f7fd f9d7 	bl	8006f04 <memcpy>
 8009b56:	4621      	mov	r1, r4
 8009b58:	9802      	ldr	r0, [sp, #8]
 8009b5a:	f000 f955 	bl	8009e08 <_Bfree>
 8009b5e:	464c      	mov	r4, r9
 8009b60:	6923      	ldr	r3, [r4, #16]
 8009b62:	1c5a      	adds	r2, r3, #1
 8009b64:	6122      	str	r2, [r4, #16]
 8009b66:	2201      	movs	r2, #1
 8009b68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009b6c:	615a      	str	r2, [r3, #20]
 8009b6e:	e7bd      	b.n	8009aec <__gethex+0x3b8>
 8009b70:	6922      	ldr	r2, [r4, #16]
 8009b72:	455a      	cmp	r2, fp
 8009b74:	dd0b      	ble.n	8009b8e <__gethex+0x45a>
 8009b76:	2101      	movs	r1, #1
 8009b78:	4620      	mov	r0, r4
 8009b7a:	f7ff fd73 	bl	8009664 <rshift>
 8009b7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b82:	3501      	adds	r5, #1
 8009b84:	42ab      	cmp	r3, r5
 8009b86:	f6ff aed4 	blt.w	8009932 <__gethex+0x1fe>
 8009b8a:	2701      	movs	r7, #1
 8009b8c:	e7c2      	b.n	8009b14 <__gethex+0x3e0>
 8009b8e:	f016 061f 	ands.w	r6, r6, #31
 8009b92:	d0fa      	beq.n	8009b8a <__gethex+0x456>
 8009b94:	4453      	add	r3, sl
 8009b96:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009b9a:	f000 f9e7 	bl	8009f6c <__hi0bits>
 8009b9e:	f1c6 0620 	rsb	r6, r6, #32
 8009ba2:	42b0      	cmp	r0, r6
 8009ba4:	dbe7      	blt.n	8009b76 <__gethex+0x442>
 8009ba6:	e7f0      	b.n	8009b8a <__gethex+0x456>
 8009ba8:	0800bdc0 	.word	0x0800bdc0

08009bac <L_shift>:
 8009bac:	f1c2 0208 	rsb	r2, r2, #8
 8009bb0:	0092      	lsls	r2, r2, #2
 8009bb2:	b570      	push	{r4, r5, r6, lr}
 8009bb4:	f1c2 0620 	rsb	r6, r2, #32
 8009bb8:	6843      	ldr	r3, [r0, #4]
 8009bba:	6804      	ldr	r4, [r0, #0]
 8009bbc:	fa03 f506 	lsl.w	r5, r3, r6
 8009bc0:	432c      	orrs	r4, r5
 8009bc2:	40d3      	lsrs	r3, r2
 8009bc4:	6004      	str	r4, [r0, #0]
 8009bc6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009bca:	4288      	cmp	r0, r1
 8009bcc:	d3f4      	bcc.n	8009bb8 <L_shift+0xc>
 8009bce:	bd70      	pop	{r4, r5, r6, pc}

08009bd0 <__match>:
 8009bd0:	b530      	push	{r4, r5, lr}
 8009bd2:	6803      	ldr	r3, [r0, #0]
 8009bd4:	3301      	adds	r3, #1
 8009bd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bda:	b914      	cbnz	r4, 8009be2 <__match+0x12>
 8009bdc:	6003      	str	r3, [r0, #0]
 8009bde:	2001      	movs	r0, #1
 8009be0:	bd30      	pop	{r4, r5, pc}
 8009be2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009be6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009bea:	2d19      	cmp	r5, #25
 8009bec:	bf98      	it	ls
 8009bee:	3220      	addls	r2, #32
 8009bf0:	42a2      	cmp	r2, r4
 8009bf2:	d0f0      	beq.n	8009bd6 <__match+0x6>
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	e7f3      	b.n	8009be0 <__match+0x10>

08009bf8 <__hexnan>:
 8009bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bfc:	2500      	movs	r5, #0
 8009bfe:	680b      	ldr	r3, [r1, #0]
 8009c00:	4682      	mov	sl, r0
 8009c02:	115e      	asrs	r6, r3, #5
 8009c04:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009c08:	f013 031f 	ands.w	r3, r3, #31
 8009c0c:	bf18      	it	ne
 8009c0e:	3604      	addne	r6, #4
 8009c10:	1f37      	subs	r7, r6, #4
 8009c12:	46b9      	mov	r9, r7
 8009c14:	463c      	mov	r4, r7
 8009c16:	46ab      	mov	fp, r5
 8009c18:	b087      	sub	sp, #28
 8009c1a:	4690      	mov	r8, r2
 8009c1c:	6802      	ldr	r2, [r0, #0]
 8009c1e:	9301      	str	r3, [sp, #4]
 8009c20:	f846 5c04 	str.w	r5, [r6, #-4]
 8009c24:	9502      	str	r5, [sp, #8]
 8009c26:	7851      	ldrb	r1, [r2, #1]
 8009c28:	1c53      	adds	r3, r2, #1
 8009c2a:	9303      	str	r3, [sp, #12]
 8009c2c:	b341      	cbz	r1, 8009c80 <__hexnan+0x88>
 8009c2e:	4608      	mov	r0, r1
 8009c30:	9205      	str	r2, [sp, #20]
 8009c32:	9104      	str	r1, [sp, #16]
 8009c34:	f7ff fd69 	bl	800970a <__hexdig_fun>
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	d14f      	bne.n	8009cdc <__hexnan+0xe4>
 8009c3c:	9904      	ldr	r1, [sp, #16]
 8009c3e:	9a05      	ldr	r2, [sp, #20]
 8009c40:	2920      	cmp	r1, #32
 8009c42:	d818      	bhi.n	8009c76 <__hexnan+0x7e>
 8009c44:	9b02      	ldr	r3, [sp, #8]
 8009c46:	459b      	cmp	fp, r3
 8009c48:	dd13      	ble.n	8009c72 <__hexnan+0x7a>
 8009c4a:	454c      	cmp	r4, r9
 8009c4c:	d206      	bcs.n	8009c5c <__hexnan+0x64>
 8009c4e:	2d07      	cmp	r5, #7
 8009c50:	dc04      	bgt.n	8009c5c <__hexnan+0x64>
 8009c52:	462a      	mov	r2, r5
 8009c54:	4649      	mov	r1, r9
 8009c56:	4620      	mov	r0, r4
 8009c58:	f7ff ffa8 	bl	8009bac <L_shift>
 8009c5c:	4544      	cmp	r4, r8
 8009c5e:	d950      	bls.n	8009d02 <__hexnan+0x10a>
 8009c60:	2300      	movs	r3, #0
 8009c62:	f1a4 0904 	sub.w	r9, r4, #4
 8009c66:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c6a:	461d      	mov	r5, r3
 8009c6c:	464c      	mov	r4, r9
 8009c6e:	f8cd b008 	str.w	fp, [sp, #8]
 8009c72:	9a03      	ldr	r2, [sp, #12]
 8009c74:	e7d7      	b.n	8009c26 <__hexnan+0x2e>
 8009c76:	2929      	cmp	r1, #41	; 0x29
 8009c78:	d156      	bne.n	8009d28 <__hexnan+0x130>
 8009c7a:	3202      	adds	r2, #2
 8009c7c:	f8ca 2000 	str.w	r2, [sl]
 8009c80:	f1bb 0f00 	cmp.w	fp, #0
 8009c84:	d050      	beq.n	8009d28 <__hexnan+0x130>
 8009c86:	454c      	cmp	r4, r9
 8009c88:	d206      	bcs.n	8009c98 <__hexnan+0xa0>
 8009c8a:	2d07      	cmp	r5, #7
 8009c8c:	dc04      	bgt.n	8009c98 <__hexnan+0xa0>
 8009c8e:	462a      	mov	r2, r5
 8009c90:	4649      	mov	r1, r9
 8009c92:	4620      	mov	r0, r4
 8009c94:	f7ff ff8a 	bl	8009bac <L_shift>
 8009c98:	4544      	cmp	r4, r8
 8009c9a:	d934      	bls.n	8009d06 <__hexnan+0x10e>
 8009c9c:	4623      	mov	r3, r4
 8009c9e:	f1a8 0204 	sub.w	r2, r8, #4
 8009ca2:	f853 1b04 	ldr.w	r1, [r3], #4
 8009ca6:	429f      	cmp	r7, r3
 8009ca8:	f842 1f04 	str.w	r1, [r2, #4]!
 8009cac:	d2f9      	bcs.n	8009ca2 <__hexnan+0xaa>
 8009cae:	1b3b      	subs	r3, r7, r4
 8009cb0:	f023 0303 	bic.w	r3, r3, #3
 8009cb4:	3304      	adds	r3, #4
 8009cb6:	3401      	adds	r4, #1
 8009cb8:	3e03      	subs	r6, #3
 8009cba:	42b4      	cmp	r4, r6
 8009cbc:	bf88      	it	hi
 8009cbe:	2304      	movhi	r3, #4
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	4443      	add	r3, r8
 8009cc4:	f843 2b04 	str.w	r2, [r3], #4
 8009cc8:	429f      	cmp	r7, r3
 8009cca:	d2fb      	bcs.n	8009cc4 <__hexnan+0xcc>
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	b91b      	cbnz	r3, 8009cd8 <__hexnan+0xe0>
 8009cd0:	4547      	cmp	r7, r8
 8009cd2:	d127      	bne.n	8009d24 <__hexnan+0x12c>
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	603b      	str	r3, [r7, #0]
 8009cd8:	2005      	movs	r0, #5
 8009cda:	e026      	b.n	8009d2a <__hexnan+0x132>
 8009cdc:	3501      	adds	r5, #1
 8009cde:	2d08      	cmp	r5, #8
 8009ce0:	f10b 0b01 	add.w	fp, fp, #1
 8009ce4:	dd06      	ble.n	8009cf4 <__hexnan+0xfc>
 8009ce6:	4544      	cmp	r4, r8
 8009ce8:	d9c3      	bls.n	8009c72 <__hexnan+0x7a>
 8009cea:	2300      	movs	r3, #0
 8009cec:	2501      	movs	r5, #1
 8009cee:	f844 3c04 	str.w	r3, [r4, #-4]
 8009cf2:	3c04      	subs	r4, #4
 8009cf4:	6822      	ldr	r2, [r4, #0]
 8009cf6:	f000 000f 	and.w	r0, r0, #15
 8009cfa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009cfe:	6022      	str	r2, [r4, #0]
 8009d00:	e7b7      	b.n	8009c72 <__hexnan+0x7a>
 8009d02:	2508      	movs	r5, #8
 8009d04:	e7b5      	b.n	8009c72 <__hexnan+0x7a>
 8009d06:	9b01      	ldr	r3, [sp, #4]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d0df      	beq.n	8009ccc <__hexnan+0xd4>
 8009d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d10:	f1c3 0320 	rsb	r3, r3, #32
 8009d14:	fa22 f303 	lsr.w	r3, r2, r3
 8009d18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009d1c:	401a      	ands	r2, r3
 8009d1e:	f846 2c04 	str.w	r2, [r6, #-4]
 8009d22:	e7d3      	b.n	8009ccc <__hexnan+0xd4>
 8009d24:	3f04      	subs	r7, #4
 8009d26:	e7d1      	b.n	8009ccc <__hexnan+0xd4>
 8009d28:	2004      	movs	r0, #4
 8009d2a:	b007      	add	sp, #28
 8009d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d30 <_localeconv_r>:
 8009d30:	4800      	ldr	r0, [pc, #0]	; (8009d34 <_localeconv_r+0x4>)
 8009d32:	4770      	bx	lr
 8009d34:	200001e0 	.word	0x200001e0

08009d38 <malloc>:
 8009d38:	4b02      	ldr	r3, [pc, #8]	; (8009d44 <malloc+0xc>)
 8009d3a:	4601      	mov	r1, r0
 8009d3c:	6818      	ldr	r0, [r3, #0]
 8009d3e:	f000 bd57 	b.w	800a7f0 <_malloc_r>
 8009d42:	bf00      	nop
 8009d44:	20000088 	.word	0x20000088

08009d48 <__ascii_mbtowc>:
 8009d48:	b082      	sub	sp, #8
 8009d4a:	b901      	cbnz	r1, 8009d4e <__ascii_mbtowc+0x6>
 8009d4c:	a901      	add	r1, sp, #4
 8009d4e:	b142      	cbz	r2, 8009d62 <__ascii_mbtowc+0x1a>
 8009d50:	b14b      	cbz	r3, 8009d66 <__ascii_mbtowc+0x1e>
 8009d52:	7813      	ldrb	r3, [r2, #0]
 8009d54:	600b      	str	r3, [r1, #0]
 8009d56:	7812      	ldrb	r2, [r2, #0]
 8009d58:	1e10      	subs	r0, r2, #0
 8009d5a:	bf18      	it	ne
 8009d5c:	2001      	movne	r0, #1
 8009d5e:	b002      	add	sp, #8
 8009d60:	4770      	bx	lr
 8009d62:	4610      	mov	r0, r2
 8009d64:	e7fb      	b.n	8009d5e <__ascii_mbtowc+0x16>
 8009d66:	f06f 0001 	mvn.w	r0, #1
 8009d6a:	e7f8      	b.n	8009d5e <__ascii_mbtowc+0x16>

08009d6c <memchr>:
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	b510      	push	{r4, lr}
 8009d70:	b2c9      	uxtb	r1, r1
 8009d72:	4402      	add	r2, r0
 8009d74:	4293      	cmp	r3, r2
 8009d76:	4618      	mov	r0, r3
 8009d78:	d101      	bne.n	8009d7e <memchr+0x12>
 8009d7a:	2000      	movs	r0, #0
 8009d7c:	e003      	b.n	8009d86 <memchr+0x1a>
 8009d7e:	7804      	ldrb	r4, [r0, #0]
 8009d80:	3301      	adds	r3, #1
 8009d82:	428c      	cmp	r4, r1
 8009d84:	d1f6      	bne.n	8009d74 <memchr+0x8>
 8009d86:	bd10      	pop	{r4, pc}

08009d88 <_Balloc>:
 8009d88:	b570      	push	{r4, r5, r6, lr}
 8009d8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009d8c:	4604      	mov	r4, r0
 8009d8e:	460d      	mov	r5, r1
 8009d90:	b976      	cbnz	r6, 8009db0 <_Balloc+0x28>
 8009d92:	2010      	movs	r0, #16
 8009d94:	f7ff ffd0 	bl	8009d38 <malloc>
 8009d98:	4602      	mov	r2, r0
 8009d9a:	6260      	str	r0, [r4, #36]	; 0x24
 8009d9c:	b920      	cbnz	r0, 8009da8 <_Balloc+0x20>
 8009d9e:	2166      	movs	r1, #102	; 0x66
 8009da0:	4b17      	ldr	r3, [pc, #92]	; (8009e00 <_Balloc+0x78>)
 8009da2:	4818      	ldr	r0, [pc, #96]	; (8009e04 <_Balloc+0x7c>)
 8009da4:	f000 ff2c 	bl	800ac00 <__assert_func>
 8009da8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dac:	6006      	str	r6, [r0, #0]
 8009dae:	60c6      	str	r6, [r0, #12]
 8009db0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009db2:	68f3      	ldr	r3, [r6, #12]
 8009db4:	b183      	cbz	r3, 8009dd8 <_Balloc+0x50>
 8009db6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009dbe:	b9b8      	cbnz	r0, 8009df0 <_Balloc+0x68>
 8009dc0:	2101      	movs	r1, #1
 8009dc2:	fa01 f605 	lsl.w	r6, r1, r5
 8009dc6:	1d72      	adds	r2, r6, #5
 8009dc8:	4620      	mov	r0, r4
 8009dca:	0092      	lsls	r2, r2, #2
 8009dcc:	f000 fc94 	bl	800a6f8 <_calloc_r>
 8009dd0:	b160      	cbz	r0, 8009dec <_Balloc+0x64>
 8009dd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009dd6:	e00e      	b.n	8009df6 <_Balloc+0x6e>
 8009dd8:	2221      	movs	r2, #33	; 0x21
 8009dda:	2104      	movs	r1, #4
 8009ddc:	4620      	mov	r0, r4
 8009dde:	f000 fc8b 	bl	800a6f8 <_calloc_r>
 8009de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009de4:	60f0      	str	r0, [r6, #12]
 8009de6:	68db      	ldr	r3, [r3, #12]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1e4      	bne.n	8009db6 <_Balloc+0x2e>
 8009dec:	2000      	movs	r0, #0
 8009dee:	bd70      	pop	{r4, r5, r6, pc}
 8009df0:	6802      	ldr	r2, [r0, #0]
 8009df2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009df6:	2300      	movs	r3, #0
 8009df8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009dfc:	e7f7      	b.n	8009dee <_Balloc+0x66>
 8009dfe:	bf00      	nop
 8009e00:	0800bd4e 	.word	0x0800bd4e
 8009e04:	0800be4c 	.word	0x0800be4c

08009e08 <_Bfree>:
 8009e08:	b570      	push	{r4, r5, r6, lr}
 8009e0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e0c:	4605      	mov	r5, r0
 8009e0e:	460c      	mov	r4, r1
 8009e10:	b976      	cbnz	r6, 8009e30 <_Bfree+0x28>
 8009e12:	2010      	movs	r0, #16
 8009e14:	f7ff ff90 	bl	8009d38 <malloc>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	6268      	str	r0, [r5, #36]	; 0x24
 8009e1c:	b920      	cbnz	r0, 8009e28 <_Bfree+0x20>
 8009e1e:	218a      	movs	r1, #138	; 0x8a
 8009e20:	4b08      	ldr	r3, [pc, #32]	; (8009e44 <_Bfree+0x3c>)
 8009e22:	4809      	ldr	r0, [pc, #36]	; (8009e48 <_Bfree+0x40>)
 8009e24:	f000 feec 	bl	800ac00 <__assert_func>
 8009e28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e2c:	6006      	str	r6, [r0, #0]
 8009e2e:	60c6      	str	r6, [r0, #12]
 8009e30:	b13c      	cbz	r4, 8009e42 <_Bfree+0x3a>
 8009e32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009e34:	6862      	ldr	r2, [r4, #4]
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e3c:	6021      	str	r1, [r4, #0]
 8009e3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e42:	bd70      	pop	{r4, r5, r6, pc}
 8009e44:	0800bd4e 	.word	0x0800bd4e
 8009e48:	0800be4c 	.word	0x0800be4c

08009e4c <__multadd>:
 8009e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e50:	4607      	mov	r7, r0
 8009e52:	460c      	mov	r4, r1
 8009e54:	461e      	mov	r6, r3
 8009e56:	2000      	movs	r0, #0
 8009e58:	690d      	ldr	r5, [r1, #16]
 8009e5a:	f101 0c14 	add.w	ip, r1, #20
 8009e5e:	f8dc 3000 	ldr.w	r3, [ip]
 8009e62:	3001      	adds	r0, #1
 8009e64:	b299      	uxth	r1, r3
 8009e66:	fb02 6101 	mla	r1, r2, r1, r6
 8009e6a:	0c1e      	lsrs	r6, r3, #16
 8009e6c:	0c0b      	lsrs	r3, r1, #16
 8009e6e:	fb02 3306 	mla	r3, r2, r6, r3
 8009e72:	b289      	uxth	r1, r1
 8009e74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009e78:	4285      	cmp	r5, r0
 8009e7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009e7e:	f84c 1b04 	str.w	r1, [ip], #4
 8009e82:	dcec      	bgt.n	8009e5e <__multadd+0x12>
 8009e84:	b30e      	cbz	r6, 8009eca <__multadd+0x7e>
 8009e86:	68a3      	ldr	r3, [r4, #8]
 8009e88:	42ab      	cmp	r3, r5
 8009e8a:	dc19      	bgt.n	8009ec0 <__multadd+0x74>
 8009e8c:	6861      	ldr	r1, [r4, #4]
 8009e8e:	4638      	mov	r0, r7
 8009e90:	3101      	adds	r1, #1
 8009e92:	f7ff ff79 	bl	8009d88 <_Balloc>
 8009e96:	4680      	mov	r8, r0
 8009e98:	b928      	cbnz	r0, 8009ea6 <__multadd+0x5a>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	21b5      	movs	r1, #181	; 0xb5
 8009e9e:	4b0c      	ldr	r3, [pc, #48]	; (8009ed0 <__multadd+0x84>)
 8009ea0:	480c      	ldr	r0, [pc, #48]	; (8009ed4 <__multadd+0x88>)
 8009ea2:	f000 fead 	bl	800ac00 <__assert_func>
 8009ea6:	6922      	ldr	r2, [r4, #16]
 8009ea8:	f104 010c 	add.w	r1, r4, #12
 8009eac:	3202      	adds	r2, #2
 8009eae:	0092      	lsls	r2, r2, #2
 8009eb0:	300c      	adds	r0, #12
 8009eb2:	f7fd f827 	bl	8006f04 <memcpy>
 8009eb6:	4621      	mov	r1, r4
 8009eb8:	4638      	mov	r0, r7
 8009eba:	f7ff ffa5 	bl	8009e08 <_Bfree>
 8009ebe:	4644      	mov	r4, r8
 8009ec0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ec4:	3501      	adds	r5, #1
 8009ec6:	615e      	str	r6, [r3, #20]
 8009ec8:	6125      	str	r5, [r4, #16]
 8009eca:	4620      	mov	r0, r4
 8009ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ed0:	0800bdc0 	.word	0x0800bdc0
 8009ed4:	0800be4c 	.word	0x0800be4c

08009ed8 <__s2b>:
 8009ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009edc:	4615      	mov	r5, r2
 8009ede:	2209      	movs	r2, #9
 8009ee0:	461f      	mov	r7, r3
 8009ee2:	3308      	adds	r3, #8
 8009ee4:	460c      	mov	r4, r1
 8009ee6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009eea:	4606      	mov	r6, r0
 8009eec:	2201      	movs	r2, #1
 8009eee:	2100      	movs	r1, #0
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	db09      	blt.n	8009f08 <__s2b+0x30>
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	f7ff ff47 	bl	8009d88 <_Balloc>
 8009efa:	b940      	cbnz	r0, 8009f0e <__s2b+0x36>
 8009efc:	4602      	mov	r2, r0
 8009efe:	21ce      	movs	r1, #206	; 0xce
 8009f00:	4b18      	ldr	r3, [pc, #96]	; (8009f64 <__s2b+0x8c>)
 8009f02:	4819      	ldr	r0, [pc, #100]	; (8009f68 <__s2b+0x90>)
 8009f04:	f000 fe7c 	bl	800ac00 <__assert_func>
 8009f08:	0052      	lsls	r2, r2, #1
 8009f0a:	3101      	adds	r1, #1
 8009f0c:	e7f0      	b.n	8009ef0 <__s2b+0x18>
 8009f0e:	9b08      	ldr	r3, [sp, #32]
 8009f10:	2d09      	cmp	r5, #9
 8009f12:	6143      	str	r3, [r0, #20]
 8009f14:	f04f 0301 	mov.w	r3, #1
 8009f18:	6103      	str	r3, [r0, #16]
 8009f1a:	dd16      	ble.n	8009f4a <__s2b+0x72>
 8009f1c:	f104 0909 	add.w	r9, r4, #9
 8009f20:	46c8      	mov	r8, r9
 8009f22:	442c      	add	r4, r5
 8009f24:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009f28:	4601      	mov	r1, r0
 8009f2a:	220a      	movs	r2, #10
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	3b30      	subs	r3, #48	; 0x30
 8009f30:	f7ff ff8c 	bl	8009e4c <__multadd>
 8009f34:	45a0      	cmp	r8, r4
 8009f36:	d1f5      	bne.n	8009f24 <__s2b+0x4c>
 8009f38:	f1a5 0408 	sub.w	r4, r5, #8
 8009f3c:	444c      	add	r4, r9
 8009f3e:	1b2d      	subs	r5, r5, r4
 8009f40:	1963      	adds	r3, r4, r5
 8009f42:	42bb      	cmp	r3, r7
 8009f44:	db04      	blt.n	8009f50 <__s2b+0x78>
 8009f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f4a:	2509      	movs	r5, #9
 8009f4c:	340a      	adds	r4, #10
 8009f4e:	e7f6      	b.n	8009f3e <__s2b+0x66>
 8009f50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009f54:	4601      	mov	r1, r0
 8009f56:	220a      	movs	r2, #10
 8009f58:	4630      	mov	r0, r6
 8009f5a:	3b30      	subs	r3, #48	; 0x30
 8009f5c:	f7ff ff76 	bl	8009e4c <__multadd>
 8009f60:	e7ee      	b.n	8009f40 <__s2b+0x68>
 8009f62:	bf00      	nop
 8009f64:	0800bdc0 	.word	0x0800bdc0
 8009f68:	0800be4c 	.word	0x0800be4c

08009f6c <__hi0bits>:
 8009f6c:	0c02      	lsrs	r2, r0, #16
 8009f6e:	0412      	lsls	r2, r2, #16
 8009f70:	4603      	mov	r3, r0
 8009f72:	b9ca      	cbnz	r2, 8009fa8 <__hi0bits+0x3c>
 8009f74:	0403      	lsls	r3, r0, #16
 8009f76:	2010      	movs	r0, #16
 8009f78:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009f7c:	bf04      	itt	eq
 8009f7e:	021b      	lsleq	r3, r3, #8
 8009f80:	3008      	addeq	r0, #8
 8009f82:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009f86:	bf04      	itt	eq
 8009f88:	011b      	lsleq	r3, r3, #4
 8009f8a:	3004      	addeq	r0, #4
 8009f8c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009f90:	bf04      	itt	eq
 8009f92:	009b      	lsleq	r3, r3, #2
 8009f94:	3002      	addeq	r0, #2
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	db05      	blt.n	8009fa6 <__hi0bits+0x3a>
 8009f9a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009f9e:	f100 0001 	add.w	r0, r0, #1
 8009fa2:	bf08      	it	eq
 8009fa4:	2020      	moveq	r0, #32
 8009fa6:	4770      	bx	lr
 8009fa8:	2000      	movs	r0, #0
 8009faa:	e7e5      	b.n	8009f78 <__hi0bits+0xc>

08009fac <__lo0bits>:
 8009fac:	6803      	ldr	r3, [r0, #0]
 8009fae:	4602      	mov	r2, r0
 8009fb0:	f013 0007 	ands.w	r0, r3, #7
 8009fb4:	d00b      	beq.n	8009fce <__lo0bits+0x22>
 8009fb6:	07d9      	lsls	r1, r3, #31
 8009fb8:	d421      	bmi.n	8009ffe <__lo0bits+0x52>
 8009fba:	0798      	lsls	r0, r3, #30
 8009fbc:	bf49      	itett	mi
 8009fbe:	085b      	lsrmi	r3, r3, #1
 8009fc0:	089b      	lsrpl	r3, r3, #2
 8009fc2:	2001      	movmi	r0, #1
 8009fc4:	6013      	strmi	r3, [r2, #0]
 8009fc6:	bf5c      	itt	pl
 8009fc8:	2002      	movpl	r0, #2
 8009fca:	6013      	strpl	r3, [r2, #0]
 8009fcc:	4770      	bx	lr
 8009fce:	b299      	uxth	r1, r3
 8009fd0:	b909      	cbnz	r1, 8009fd6 <__lo0bits+0x2a>
 8009fd2:	2010      	movs	r0, #16
 8009fd4:	0c1b      	lsrs	r3, r3, #16
 8009fd6:	b2d9      	uxtb	r1, r3
 8009fd8:	b909      	cbnz	r1, 8009fde <__lo0bits+0x32>
 8009fda:	3008      	adds	r0, #8
 8009fdc:	0a1b      	lsrs	r3, r3, #8
 8009fde:	0719      	lsls	r1, r3, #28
 8009fe0:	bf04      	itt	eq
 8009fe2:	091b      	lsreq	r3, r3, #4
 8009fe4:	3004      	addeq	r0, #4
 8009fe6:	0799      	lsls	r1, r3, #30
 8009fe8:	bf04      	itt	eq
 8009fea:	089b      	lsreq	r3, r3, #2
 8009fec:	3002      	addeq	r0, #2
 8009fee:	07d9      	lsls	r1, r3, #31
 8009ff0:	d403      	bmi.n	8009ffa <__lo0bits+0x4e>
 8009ff2:	085b      	lsrs	r3, r3, #1
 8009ff4:	f100 0001 	add.w	r0, r0, #1
 8009ff8:	d003      	beq.n	800a002 <__lo0bits+0x56>
 8009ffa:	6013      	str	r3, [r2, #0]
 8009ffc:	4770      	bx	lr
 8009ffe:	2000      	movs	r0, #0
 800a000:	4770      	bx	lr
 800a002:	2020      	movs	r0, #32
 800a004:	4770      	bx	lr
	...

0800a008 <__i2b>:
 800a008:	b510      	push	{r4, lr}
 800a00a:	460c      	mov	r4, r1
 800a00c:	2101      	movs	r1, #1
 800a00e:	f7ff febb 	bl	8009d88 <_Balloc>
 800a012:	4602      	mov	r2, r0
 800a014:	b928      	cbnz	r0, 800a022 <__i2b+0x1a>
 800a016:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a01a:	4b04      	ldr	r3, [pc, #16]	; (800a02c <__i2b+0x24>)
 800a01c:	4804      	ldr	r0, [pc, #16]	; (800a030 <__i2b+0x28>)
 800a01e:	f000 fdef 	bl	800ac00 <__assert_func>
 800a022:	2301      	movs	r3, #1
 800a024:	6144      	str	r4, [r0, #20]
 800a026:	6103      	str	r3, [r0, #16]
 800a028:	bd10      	pop	{r4, pc}
 800a02a:	bf00      	nop
 800a02c:	0800bdc0 	.word	0x0800bdc0
 800a030:	0800be4c 	.word	0x0800be4c

0800a034 <__multiply>:
 800a034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a038:	4691      	mov	r9, r2
 800a03a:	690a      	ldr	r2, [r1, #16]
 800a03c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a040:	460c      	mov	r4, r1
 800a042:	429a      	cmp	r2, r3
 800a044:	bfbe      	ittt	lt
 800a046:	460b      	movlt	r3, r1
 800a048:	464c      	movlt	r4, r9
 800a04a:	4699      	movlt	r9, r3
 800a04c:	6927      	ldr	r7, [r4, #16]
 800a04e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a052:	68a3      	ldr	r3, [r4, #8]
 800a054:	6861      	ldr	r1, [r4, #4]
 800a056:	eb07 060a 	add.w	r6, r7, sl
 800a05a:	42b3      	cmp	r3, r6
 800a05c:	b085      	sub	sp, #20
 800a05e:	bfb8      	it	lt
 800a060:	3101      	addlt	r1, #1
 800a062:	f7ff fe91 	bl	8009d88 <_Balloc>
 800a066:	b930      	cbnz	r0, 800a076 <__multiply+0x42>
 800a068:	4602      	mov	r2, r0
 800a06a:	f240 115d 	movw	r1, #349	; 0x15d
 800a06e:	4b43      	ldr	r3, [pc, #268]	; (800a17c <__multiply+0x148>)
 800a070:	4843      	ldr	r0, [pc, #268]	; (800a180 <__multiply+0x14c>)
 800a072:	f000 fdc5 	bl	800ac00 <__assert_func>
 800a076:	f100 0514 	add.w	r5, r0, #20
 800a07a:	462b      	mov	r3, r5
 800a07c:	2200      	movs	r2, #0
 800a07e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a082:	4543      	cmp	r3, r8
 800a084:	d321      	bcc.n	800a0ca <__multiply+0x96>
 800a086:	f104 0314 	add.w	r3, r4, #20
 800a08a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a08e:	f109 0314 	add.w	r3, r9, #20
 800a092:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a096:	9202      	str	r2, [sp, #8]
 800a098:	1b3a      	subs	r2, r7, r4
 800a09a:	3a15      	subs	r2, #21
 800a09c:	f022 0203 	bic.w	r2, r2, #3
 800a0a0:	3204      	adds	r2, #4
 800a0a2:	f104 0115 	add.w	r1, r4, #21
 800a0a6:	428f      	cmp	r7, r1
 800a0a8:	bf38      	it	cc
 800a0aa:	2204      	movcc	r2, #4
 800a0ac:	9201      	str	r2, [sp, #4]
 800a0ae:	9a02      	ldr	r2, [sp, #8]
 800a0b0:	9303      	str	r3, [sp, #12]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d80c      	bhi.n	800a0d0 <__multiply+0x9c>
 800a0b6:	2e00      	cmp	r6, #0
 800a0b8:	dd03      	ble.n	800a0c2 <__multiply+0x8e>
 800a0ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d059      	beq.n	800a176 <__multiply+0x142>
 800a0c2:	6106      	str	r6, [r0, #16]
 800a0c4:	b005      	add	sp, #20
 800a0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ca:	f843 2b04 	str.w	r2, [r3], #4
 800a0ce:	e7d8      	b.n	800a082 <__multiply+0x4e>
 800a0d0:	f8b3 a000 	ldrh.w	sl, [r3]
 800a0d4:	f1ba 0f00 	cmp.w	sl, #0
 800a0d8:	d023      	beq.n	800a122 <__multiply+0xee>
 800a0da:	46a9      	mov	r9, r5
 800a0dc:	f04f 0c00 	mov.w	ip, #0
 800a0e0:	f104 0e14 	add.w	lr, r4, #20
 800a0e4:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a0e8:	f8d9 1000 	ldr.w	r1, [r9]
 800a0ec:	fa1f fb82 	uxth.w	fp, r2
 800a0f0:	b289      	uxth	r1, r1
 800a0f2:	fb0a 110b 	mla	r1, sl, fp, r1
 800a0f6:	4461      	add	r1, ip
 800a0f8:	f8d9 c000 	ldr.w	ip, [r9]
 800a0fc:	0c12      	lsrs	r2, r2, #16
 800a0fe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a102:	fb0a c202 	mla	r2, sl, r2, ip
 800a106:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a10a:	b289      	uxth	r1, r1
 800a10c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a110:	4577      	cmp	r7, lr
 800a112:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a116:	f849 1b04 	str.w	r1, [r9], #4
 800a11a:	d8e3      	bhi.n	800a0e4 <__multiply+0xb0>
 800a11c:	9a01      	ldr	r2, [sp, #4]
 800a11e:	f845 c002 	str.w	ip, [r5, r2]
 800a122:	9a03      	ldr	r2, [sp, #12]
 800a124:	3304      	adds	r3, #4
 800a126:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a12a:	f1b9 0f00 	cmp.w	r9, #0
 800a12e:	d020      	beq.n	800a172 <__multiply+0x13e>
 800a130:	46ae      	mov	lr, r5
 800a132:	f04f 0a00 	mov.w	sl, #0
 800a136:	6829      	ldr	r1, [r5, #0]
 800a138:	f104 0c14 	add.w	ip, r4, #20
 800a13c:	f8bc b000 	ldrh.w	fp, [ip]
 800a140:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a144:	b289      	uxth	r1, r1
 800a146:	fb09 220b 	mla	r2, r9, fp, r2
 800a14a:	4492      	add	sl, r2
 800a14c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a150:	f84e 1b04 	str.w	r1, [lr], #4
 800a154:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a158:	f8be 1000 	ldrh.w	r1, [lr]
 800a15c:	0c12      	lsrs	r2, r2, #16
 800a15e:	fb09 1102 	mla	r1, r9, r2, r1
 800a162:	4567      	cmp	r7, ip
 800a164:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a168:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a16c:	d8e6      	bhi.n	800a13c <__multiply+0x108>
 800a16e:	9a01      	ldr	r2, [sp, #4]
 800a170:	50a9      	str	r1, [r5, r2]
 800a172:	3504      	adds	r5, #4
 800a174:	e79b      	b.n	800a0ae <__multiply+0x7a>
 800a176:	3e01      	subs	r6, #1
 800a178:	e79d      	b.n	800a0b6 <__multiply+0x82>
 800a17a:	bf00      	nop
 800a17c:	0800bdc0 	.word	0x0800bdc0
 800a180:	0800be4c 	.word	0x0800be4c

0800a184 <__pow5mult>:
 800a184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a188:	4615      	mov	r5, r2
 800a18a:	f012 0203 	ands.w	r2, r2, #3
 800a18e:	4606      	mov	r6, r0
 800a190:	460f      	mov	r7, r1
 800a192:	d007      	beq.n	800a1a4 <__pow5mult+0x20>
 800a194:	4c25      	ldr	r4, [pc, #148]	; (800a22c <__pow5mult+0xa8>)
 800a196:	3a01      	subs	r2, #1
 800a198:	2300      	movs	r3, #0
 800a19a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a19e:	f7ff fe55 	bl	8009e4c <__multadd>
 800a1a2:	4607      	mov	r7, r0
 800a1a4:	10ad      	asrs	r5, r5, #2
 800a1a6:	d03d      	beq.n	800a224 <__pow5mult+0xa0>
 800a1a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a1aa:	b97c      	cbnz	r4, 800a1cc <__pow5mult+0x48>
 800a1ac:	2010      	movs	r0, #16
 800a1ae:	f7ff fdc3 	bl	8009d38 <malloc>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	6270      	str	r0, [r6, #36]	; 0x24
 800a1b6:	b928      	cbnz	r0, 800a1c4 <__pow5mult+0x40>
 800a1b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a1bc:	4b1c      	ldr	r3, [pc, #112]	; (800a230 <__pow5mult+0xac>)
 800a1be:	481d      	ldr	r0, [pc, #116]	; (800a234 <__pow5mult+0xb0>)
 800a1c0:	f000 fd1e 	bl	800ac00 <__assert_func>
 800a1c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1c8:	6004      	str	r4, [r0, #0]
 800a1ca:	60c4      	str	r4, [r0, #12]
 800a1cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a1d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a1d4:	b94c      	cbnz	r4, 800a1ea <__pow5mult+0x66>
 800a1d6:	f240 2171 	movw	r1, #625	; 0x271
 800a1da:	4630      	mov	r0, r6
 800a1dc:	f7ff ff14 	bl	800a008 <__i2b>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	4604      	mov	r4, r0
 800a1e4:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1e8:	6003      	str	r3, [r0, #0]
 800a1ea:	f04f 0900 	mov.w	r9, #0
 800a1ee:	07eb      	lsls	r3, r5, #31
 800a1f0:	d50a      	bpl.n	800a208 <__pow5mult+0x84>
 800a1f2:	4639      	mov	r1, r7
 800a1f4:	4622      	mov	r2, r4
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	f7ff ff1c 	bl	800a034 <__multiply>
 800a1fc:	4680      	mov	r8, r0
 800a1fe:	4639      	mov	r1, r7
 800a200:	4630      	mov	r0, r6
 800a202:	f7ff fe01 	bl	8009e08 <_Bfree>
 800a206:	4647      	mov	r7, r8
 800a208:	106d      	asrs	r5, r5, #1
 800a20a:	d00b      	beq.n	800a224 <__pow5mult+0xa0>
 800a20c:	6820      	ldr	r0, [r4, #0]
 800a20e:	b938      	cbnz	r0, 800a220 <__pow5mult+0x9c>
 800a210:	4622      	mov	r2, r4
 800a212:	4621      	mov	r1, r4
 800a214:	4630      	mov	r0, r6
 800a216:	f7ff ff0d 	bl	800a034 <__multiply>
 800a21a:	6020      	str	r0, [r4, #0]
 800a21c:	f8c0 9000 	str.w	r9, [r0]
 800a220:	4604      	mov	r4, r0
 800a222:	e7e4      	b.n	800a1ee <__pow5mult+0x6a>
 800a224:	4638      	mov	r0, r7
 800a226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a22a:	bf00      	nop
 800a22c:	0800bf98 	.word	0x0800bf98
 800a230:	0800bd4e 	.word	0x0800bd4e
 800a234:	0800be4c 	.word	0x0800be4c

0800a238 <__lshift>:
 800a238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a23c:	460c      	mov	r4, r1
 800a23e:	4607      	mov	r7, r0
 800a240:	4691      	mov	r9, r2
 800a242:	6923      	ldr	r3, [r4, #16]
 800a244:	6849      	ldr	r1, [r1, #4]
 800a246:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a24a:	68a3      	ldr	r3, [r4, #8]
 800a24c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a250:	f108 0601 	add.w	r6, r8, #1
 800a254:	42b3      	cmp	r3, r6
 800a256:	db0b      	blt.n	800a270 <__lshift+0x38>
 800a258:	4638      	mov	r0, r7
 800a25a:	f7ff fd95 	bl	8009d88 <_Balloc>
 800a25e:	4605      	mov	r5, r0
 800a260:	b948      	cbnz	r0, 800a276 <__lshift+0x3e>
 800a262:	4602      	mov	r2, r0
 800a264:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a268:	4b29      	ldr	r3, [pc, #164]	; (800a310 <__lshift+0xd8>)
 800a26a:	482a      	ldr	r0, [pc, #168]	; (800a314 <__lshift+0xdc>)
 800a26c:	f000 fcc8 	bl	800ac00 <__assert_func>
 800a270:	3101      	adds	r1, #1
 800a272:	005b      	lsls	r3, r3, #1
 800a274:	e7ee      	b.n	800a254 <__lshift+0x1c>
 800a276:	2300      	movs	r3, #0
 800a278:	f100 0114 	add.w	r1, r0, #20
 800a27c:	f100 0210 	add.w	r2, r0, #16
 800a280:	4618      	mov	r0, r3
 800a282:	4553      	cmp	r3, sl
 800a284:	db37      	blt.n	800a2f6 <__lshift+0xbe>
 800a286:	6920      	ldr	r0, [r4, #16]
 800a288:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a28c:	f104 0314 	add.w	r3, r4, #20
 800a290:	f019 091f 	ands.w	r9, r9, #31
 800a294:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a298:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a29c:	d02f      	beq.n	800a2fe <__lshift+0xc6>
 800a29e:	468a      	mov	sl, r1
 800a2a0:	f04f 0c00 	mov.w	ip, #0
 800a2a4:	f1c9 0e20 	rsb	lr, r9, #32
 800a2a8:	681a      	ldr	r2, [r3, #0]
 800a2aa:	fa02 f209 	lsl.w	r2, r2, r9
 800a2ae:	ea42 020c 	orr.w	r2, r2, ip
 800a2b2:	f84a 2b04 	str.w	r2, [sl], #4
 800a2b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2ba:	4298      	cmp	r0, r3
 800a2bc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a2c0:	d8f2      	bhi.n	800a2a8 <__lshift+0x70>
 800a2c2:	1b03      	subs	r3, r0, r4
 800a2c4:	3b15      	subs	r3, #21
 800a2c6:	f023 0303 	bic.w	r3, r3, #3
 800a2ca:	3304      	adds	r3, #4
 800a2cc:	f104 0215 	add.w	r2, r4, #21
 800a2d0:	4290      	cmp	r0, r2
 800a2d2:	bf38      	it	cc
 800a2d4:	2304      	movcc	r3, #4
 800a2d6:	f841 c003 	str.w	ip, [r1, r3]
 800a2da:	f1bc 0f00 	cmp.w	ip, #0
 800a2de:	d001      	beq.n	800a2e4 <__lshift+0xac>
 800a2e0:	f108 0602 	add.w	r6, r8, #2
 800a2e4:	3e01      	subs	r6, #1
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	4621      	mov	r1, r4
 800a2ea:	612e      	str	r6, [r5, #16]
 800a2ec:	f7ff fd8c 	bl	8009e08 <_Bfree>
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	e7c1      	b.n	800a282 <__lshift+0x4a>
 800a2fe:	3904      	subs	r1, #4
 800a300:	f853 2b04 	ldr.w	r2, [r3], #4
 800a304:	4298      	cmp	r0, r3
 800a306:	f841 2f04 	str.w	r2, [r1, #4]!
 800a30a:	d8f9      	bhi.n	800a300 <__lshift+0xc8>
 800a30c:	e7ea      	b.n	800a2e4 <__lshift+0xac>
 800a30e:	bf00      	nop
 800a310:	0800bdc0 	.word	0x0800bdc0
 800a314:	0800be4c 	.word	0x0800be4c

0800a318 <__mcmp>:
 800a318:	4603      	mov	r3, r0
 800a31a:	690a      	ldr	r2, [r1, #16]
 800a31c:	6900      	ldr	r0, [r0, #16]
 800a31e:	b530      	push	{r4, r5, lr}
 800a320:	1a80      	subs	r0, r0, r2
 800a322:	d10d      	bne.n	800a340 <__mcmp+0x28>
 800a324:	3314      	adds	r3, #20
 800a326:	3114      	adds	r1, #20
 800a328:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a32c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a330:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a334:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a338:	4295      	cmp	r5, r2
 800a33a:	d002      	beq.n	800a342 <__mcmp+0x2a>
 800a33c:	d304      	bcc.n	800a348 <__mcmp+0x30>
 800a33e:	2001      	movs	r0, #1
 800a340:	bd30      	pop	{r4, r5, pc}
 800a342:	42a3      	cmp	r3, r4
 800a344:	d3f4      	bcc.n	800a330 <__mcmp+0x18>
 800a346:	e7fb      	b.n	800a340 <__mcmp+0x28>
 800a348:	f04f 30ff 	mov.w	r0, #4294967295
 800a34c:	e7f8      	b.n	800a340 <__mcmp+0x28>
	...

0800a350 <__mdiff>:
 800a350:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a354:	460d      	mov	r5, r1
 800a356:	4607      	mov	r7, r0
 800a358:	4611      	mov	r1, r2
 800a35a:	4628      	mov	r0, r5
 800a35c:	4614      	mov	r4, r2
 800a35e:	f7ff ffdb 	bl	800a318 <__mcmp>
 800a362:	1e06      	subs	r6, r0, #0
 800a364:	d111      	bne.n	800a38a <__mdiff+0x3a>
 800a366:	4631      	mov	r1, r6
 800a368:	4638      	mov	r0, r7
 800a36a:	f7ff fd0d 	bl	8009d88 <_Balloc>
 800a36e:	4602      	mov	r2, r0
 800a370:	b928      	cbnz	r0, 800a37e <__mdiff+0x2e>
 800a372:	f240 2132 	movw	r1, #562	; 0x232
 800a376:	4b3a      	ldr	r3, [pc, #232]	; (800a460 <__mdiff+0x110>)
 800a378:	483a      	ldr	r0, [pc, #232]	; (800a464 <__mdiff+0x114>)
 800a37a:	f000 fc41 	bl	800ac00 <__assert_func>
 800a37e:	2301      	movs	r3, #1
 800a380:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a384:	4610      	mov	r0, r2
 800a386:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a38a:	bfa4      	itt	ge
 800a38c:	4623      	movge	r3, r4
 800a38e:	462c      	movge	r4, r5
 800a390:	4638      	mov	r0, r7
 800a392:	6861      	ldr	r1, [r4, #4]
 800a394:	bfa6      	itte	ge
 800a396:	461d      	movge	r5, r3
 800a398:	2600      	movge	r6, #0
 800a39a:	2601      	movlt	r6, #1
 800a39c:	f7ff fcf4 	bl	8009d88 <_Balloc>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	b918      	cbnz	r0, 800a3ac <__mdiff+0x5c>
 800a3a4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3a8:	4b2d      	ldr	r3, [pc, #180]	; (800a460 <__mdiff+0x110>)
 800a3aa:	e7e5      	b.n	800a378 <__mdiff+0x28>
 800a3ac:	f102 0814 	add.w	r8, r2, #20
 800a3b0:	46c2      	mov	sl, r8
 800a3b2:	f04f 0c00 	mov.w	ip, #0
 800a3b6:	6927      	ldr	r7, [r4, #16]
 800a3b8:	60c6      	str	r6, [r0, #12]
 800a3ba:	692e      	ldr	r6, [r5, #16]
 800a3bc:	f104 0014 	add.w	r0, r4, #20
 800a3c0:	f105 0914 	add.w	r9, r5, #20
 800a3c4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a3c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a3cc:	3410      	adds	r4, #16
 800a3ce:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a3d2:	f859 3b04 	ldr.w	r3, [r9], #4
 800a3d6:	fa1f f18b 	uxth.w	r1, fp
 800a3da:	448c      	add	ip, r1
 800a3dc:	b299      	uxth	r1, r3
 800a3de:	0c1b      	lsrs	r3, r3, #16
 800a3e0:	ebac 0101 	sub.w	r1, ip, r1
 800a3e4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a3e8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a3ec:	b289      	uxth	r1, r1
 800a3ee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a3f2:	454e      	cmp	r6, r9
 800a3f4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a3f8:	f84a 3b04 	str.w	r3, [sl], #4
 800a3fc:	d8e7      	bhi.n	800a3ce <__mdiff+0x7e>
 800a3fe:	1b73      	subs	r3, r6, r5
 800a400:	3b15      	subs	r3, #21
 800a402:	f023 0303 	bic.w	r3, r3, #3
 800a406:	3515      	adds	r5, #21
 800a408:	3304      	adds	r3, #4
 800a40a:	42ae      	cmp	r6, r5
 800a40c:	bf38      	it	cc
 800a40e:	2304      	movcc	r3, #4
 800a410:	4418      	add	r0, r3
 800a412:	4443      	add	r3, r8
 800a414:	461e      	mov	r6, r3
 800a416:	4605      	mov	r5, r0
 800a418:	4575      	cmp	r5, lr
 800a41a:	d30e      	bcc.n	800a43a <__mdiff+0xea>
 800a41c:	f10e 0103 	add.w	r1, lr, #3
 800a420:	1a09      	subs	r1, r1, r0
 800a422:	f021 0103 	bic.w	r1, r1, #3
 800a426:	3803      	subs	r0, #3
 800a428:	4586      	cmp	lr, r0
 800a42a:	bf38      	it	cc
 800a42c:	2100      	movcc	r1, #0
 800a42e:	4419      	add	r1, r3
 800a430:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a434:	b18b      	cbz	r3, 800a45a <__mdiff+0x10a>
 800a436:	6117      	str	r7, [r2, #16]
 800a438:	e7a4      	b.n	800a384 <__mdiff+0x34>
 800a43a:	f855 8b04 	ldr.w	r8, [r5], #4
 800a43e:	fa1f f188 	uxth.w	r1, r8
 800a442:	4461      	add	r1, ip
 800a444:	140c      	asrs	r4, r1, #16
 800a446:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a44a:	b289      	uxth	r1, r1
 800a44c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a450:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a454:	f846 1b04 	str.w	r1, [r6], #4
 800a458:	e7de      	b.n	800a418 <__mdiff+0xc8>
 800a45a:	3f01      	subs	r7, #1
 800a45c:	e7e8      	b.n	800a430 <__mdiff+0xe0>
 800a45e:	bf00      	nop
 800a460:	0800bdc0 	.word	0x0800bdc0
 800a464:	0800be4c 	.word	0x0800be4c

0800a468 <__ulp>:
 800a468:	4b11      	ldr	r3, [pc, #68]	; (800a4b0 <__ulp+0x48>)
 800a46a:	400b      	ands	r3, r1
 800a46c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a470:	2b00      	cmp	r3, #0
 800a472:	dd02      	ble.n	800a47a <__ulp+0x12>
 800a474:	2000      	movs	r0, #0
 800a476:	4619      	mov	r1, r3
 800a478:	4770      	bx	lr
 800a47a:	425b      	negs	r3, r3
 800a47c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a480:	f04f 0000 	mov.w	r0, #0
 800a484:	f04f 0100 	mov.w	r1, #0
 800a488:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a48c:	da04      	bge.n	800a498 <__ulp+0x30>
 800a48e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a492:	fa43 f102 	asr.w	r1, r3, r2
 800a496:	4770      	bx	lr
 800a498:	f1a2 0314 	sub.w	r3, r2, #20
 800a49c:	2b1e      	cmp	r3, #30
 800a49e:	bfd6      	itet	le
 800a4a0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a4a4:	2301      	movgt	r3, #1
 800a4a6:	fa22 f303 	lsrle.w	r3, r2, r3
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	4770      	bx	lr
 800a4ae:	bf00      	nop
 800a4b0:	7ff00000 	.word	0x7ff00000

0800a4b4 <__b2d>:
 800a4b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4b8:	6907      	ldr	r7, [r0, #16]
 800a4ba:	f100 0914 	add.w	r9, r0, #20
 800a4be:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800a4c2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800a4c6:	f1a7 0804 	sub.w	r8, r7, #4
 800a4ca:	4630      	mov	r0, r6
 800a4cc:	f7ff fd4e 	bl	8009f6c <__hi0bits>
 800a4d0:	f1c0 0320 	rsb	r3, r0, #32
 800a4d4:	280a      	cmp	r0, #10
 800a4d6:	600b      	str	r3, [r1, #0]
 800a4d8:	491f      	ldr	r1, [pc, #124]	; (800a558 <__b2d+0xa4>)
 800a4da:	dc17      	bgt.n	800a50c <__b2d+0x58>
 800a4dc:	45c1      	cmp	r9, r8
 800a4de:	bf28      	it	cs
 800a4e0:	2200      	movcs	r2, #0
 800a4e2:	f1c0 0c0b 	rsb	ip, r0, #11
 800a4e6:	fa26 f30c 	lsr.w	r3, r6, ip
 800a4ea:	bf38      	it	cc
 800a4ec:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a4f0:	ea43 0501 	orr.w	r5, r3, r1
 800a4f4:	f100 0315 	add.w	r3, r0, #21
 800a4f8:	fa06 f303 	lsl.w	r3, r6, r3
 800a4fc:	fa22 f20c 	lsr.w	r2, r2, ip
 800a500:	ea43 0402 	orr.w	r4, r3, r2
 800a504:	4620      	mov	r0, r4
 800a506:	4629      	mov	r1, r5
 800a508:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a50c:	45c1      	cmp	r9, r8
 800a50e:	bf2e      	itee	cs
 800a510:	2200      	movcs	r2, #0
 800a512:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a516:	f1a7 0808 	subcc.w	r8, r7, #8
 800a51a:	f1b0 030b 	subs.w	r3, r0, #11
 800a51e:	d016      	beq.n	800a54e <__b2d+0x9a>
 800a520:	f1c3 0720 	rsb	r7, r3, #32
 800a524:	fa22 f107 	lsr.w	r1, r2, r7
 800a528:	45c8      	cmp	r8, r9
 800a52a:	fa06 f603 	lsl.w	r6, r6, r3
 800a52e:	ea46 0601 	orr.w	r6, r6, r1
 800a532:	bf94      	ite	ls
 800a534:	2100      	movls	r1, #0
 800a536:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800a53a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800a53e:	fa02 f003 	lsl.w	r0, r2, r3
 800a542:	40f9      	lsrs	r1, r7
 800a544:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a548:	ea40 0401 	orr.w	r4, r0, r1
 800a54c:	e7da      	b.n	800a504 <__b2d+0x50>
 800a54e:	4614      	mov	r4, r2
 800a550:	ea46 0501 	orr.w	r5, r6, r1
 800a554:	e7d6      	b.n	800a504 <__b2d+0x50>
 800a556:	bf00      	nop
 800a558:	3ff00000 	.word	0x3ff00000

0800a55c <__d2b>:
 800a55c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a560:	2101      	movs	r1, #1
 800a562:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a566:	4690      	mov	r8, r2
 800a568:	461d      	mov	r5, r3
 800a56a:	f7ff fc0d 	bl	8009d88 <_Balloc>
 800a56e:	4604      	mov	r4, r0
 800a570:	b930      	cbnz	r0, 800a580 <__d2b+0x24>
 800a572:	4602      	mov	r2, r0
 800a574:	f240 310a 	movw	r1, #778	; 0x30a
 800a578:	4b24      	ldr	r3, [pc, #144]	; (800a60c <__d2b+0xb0>)
 800a57a:	4825      	ldr	r0, [pc, #148]	; (800a610 <__d2b+0xb4>)
 800a57c:	f000 fb40 	bl	800ac00 <__assert_func>
 800a580:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a584:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a588:	bb2d      	cbnz	r5, 800a5d6 <__d2b+0x7a>
 800a58a:	9301      	str	r3, [sp, #4]
 800a58c:	f1b8 0300 	subs.w	r3, r8, #0
 800a590:	d026      	beq.n	800a5e0 <__d2b+0x84>
 800a592:	4668      	mov	r0, sp
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	f7ff fd09 	bl	8009fac <__lo0bits>
 800a59a:	9900      	ldr	r1, [sp, #0]
 800a59c:	b1f0      	cbz	r0, 800a5dc <__d2b+0x80>
 800a59e:	9a01      	ldr	r2, [sp, #4]
 800a5a0:	f1c0 0320 	rsb	r3, r0, #32
 800a5a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a5a8:	430b      	orrs	r3, r1
 800a5aa:	40c2      	lsrs	r2, r0
 800a5ac:	6163      	str	r3, [r4, #20]
 800a5ae:	9201      	str	r2, [sp, #4]
 800a5b0:	9b01      	ldr	r3, [sp, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	bf14      	ite	ne
 800a5b6:	2102      	movne	r1, #2
 800a5b8:	2101      	moveq	r1, #1
 800a5ba:	61a3      	str	r3, [r4, #24]
 800a5bc:	6121      	str	r1, [r4, #16]
 800a5be:	b1c5      	cbz	r5, 800a5f2 <__d2b+0x96>
 800a5c0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a5c4:	4405      	add	r5, r0
 800a5c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a5ca:	603d      	str	r5, [r7, #0]
 800a5cc:	6030      	str	r0, [r6, #0]
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	b002      	add	sp, #8
 800a5d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a5da:	e7d6      	b.n	800a58a <__d2b+0x2e>
 800a5dc:	6161      	str	r1, [r4, #20]
 800a5de:	e7e7      	b.n	800a5b0 <__d2b+0x54>
 800a5e0:	a801      	add	r0, sp, #4
 800a5e2:	f7ff fce3 	bl	8009fac <__lo0bits>
 800a5e6:	2101      	movs	r1, #1
 800a5e8:	9b01      	ldr	r3, [sp, #4]
 800a5ea:	6121      	str	r1, [r4, #16]
 800a5ec:	6163      	str	r3, [r4, #20]
 800a5ee:	3020      	adds	r0, #32
 800a5f0:	e7e5      	b.n	800a5be <__d2b+0x62>
 800a5f2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a5f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a5fa:	6038      	str	r0, [r7, #0]
 800a5fc:	6918      	ldr	r0, [r3, #16]
 800a5fe:	f7ff fcb5 	bl	8009f6c <__hi0bits>
 800a602:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a606:	6031      	str	r1, [r6, #0]
 800a608:	e7e1      	b.n	800a5ce <__d2b+0x72>
 800a60a:	bf00      	nop
 800a60c:	0800bdc0 	.word	0x0800bdc0
 800a610:	0800be4c 	.word	0x0800be4c

0800a614 <__ratio>:
 800a614:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a618:	4688      	mov	r8, r1
 800a61a:	4669      	mov	r1, sp
 800a61c:	4681      	mov	r9, r0
 800a61e:	f7ff ff49 	bl	800a4b4 <__b2d>
 800a622:	460f      	mov	r7, r1
 800a624:	4604      	mov	r4, r0
 800a626:	460d      	mov	r5, r1
 800a628:	4640      	mov	r0, r8
 800a62a:	a901      	add	r1, sp, #4
 800a62c:	f7ff ff42 	bl	800a4b4 <__b2d>
 800a630:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a634:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a638:	468b      	mov	fp, r1
 800a63a:	eba3 0c02 	sub.w	ip, r3, r2
 800a63e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a642:	1a9b      	subs	r3, r3, r2
 800a644:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a648:	2b00      	cmp	r3, #0
 800a64a:	bfd5      	itete	le
 800a64c:	460a      	movle	r2, r1
 800a64e:	462a      	movgt	r2, r5
 800a650:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a654:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a658:	bfd8      	it	le
 800a65a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a65e:	465b      	mov	r3, fp
 800a660:	4602      	mov	r2, r0
 800a662:	4639      	mov	r1, r7
 800a664:	4620      	mov	r0, r4
 800a666:	f7f6 f861 	bl	800072c <__aeabi_ddiv>
 800a66a:	b003      	add	sp, #12
 800a66c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a670 <__copybits>:
 800a670:	3901      	subs	r1, #1
 800a672:	b570      	push	{r4, r5, r6, lr}
 800a674:	1149      	asrs	r1, r1, #5
 800a676:	6914      	ldr	r4, [r2, #16]
 800a678:	3101      	adds	r1, #1
 800a67a:	f102 0314 	add.w	r3, r2, #20
 800a67e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a682:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a686:	1f05      	subs	r5, r0, #4
 800a688:	42a3      	cmp	r3, r4
 800a68a:	d30c      	bcc.n	800a6a6 <__copybits+0x36>
 800a68c:	1aa3      	subs	r3, r4, r2
 800a68e:	3b11      	subs	r3, #17
 800a690:	f023 0303 	bic.w	r3, r3, #3
 800a694:	3211      	adds	r2, #17
 800a696:	42a2      	cmp	r2, r4
 800a698:	bf88      	it	hi
 800a69a:	2300      	movhi	r3, #0
 800a69c:	4418      	add	r0, r3
 800a69e:	2300      	movs	r3, #0
 800a6a0:	4288      	cmp	r0, r1
 800a6a2:	d305      	bcc.n	800a6b0 <__copybits+0x40>
 800a6a4:	bd70      	pop	{r4, r5, r6, pc}
 800a6a6:	f853 6b04 	ldr.w	r6, [r3], #4
 800a6aa:	f845 6f04 	str.w	r6, [r5, #4]!
 800a6ae:	e7eb      	b.n	800a688 <__copybits+0x18>
 800a6b0:	f840 3b04 	str.w	r3, [r0], #4
 800a6b4:	e7f4      	b.n	800a6a0 <__copybits+0x30>

0800a6b6 <__any_on>:
 800a6b6:	f100 0214 	add.w	r2, r0, #20
 800a6ba:	6900      	ldr	r0, [r0, #16]
 800a6bc:	114b      	asrs	r3, r1, #5
 800a6be:	4298      	cmp	r0, r3
 800a6c0:	b510      	push	{r4, lr}
 800a6c2:	db11      	blt.n	800a6e8 <__any_on+0x32>
 800a6c4:	dd0a      	ble.n	800a6dc <__any_on+0x26>
 800a6c6:	f011 011f 	ands.w	r1, r1, #31
 800a6ca:	d007      	beq.n	800a6dc <__any_on+0x26>
 800a6cc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a6d0:	fa24 f001 	lsr.w	r0, r4, r1
 800a6d4:	fa00 f101 	lsl.w	r1, r0, r1
 800a6d8:	428c      	cmp	r4, r1
 800a6da:	d10b      	bne.n	800a6f4 <__any_on+0x3e>
 800a6dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d803      	bhi.n	800a6ec <__any_on+0x36>
 800a6e4:	2000      	movs	r0, #0
 800a6e6:	bd10      	pop	{r4, pc}
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	e7f7      	b.n	800a6dc <__any_on+0x26>
 800a6ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a6f0:	2900      	cmp	r1, #0
 800a6f2:	d0f5      	beq.n	800a6e0 <__any_on+0x2a>
 800a6f4:	2001      	movs	r0, #1
 800a6f6:	e7f6      	b.n	800a6e6 <__any_on+0x30>

0800a6f8 <_calloc_r>:
 800a6f8:	b570      	push	{r4, r5, r6, lr}
 800a6fa:	fba1 5402 	umull	r5, r4, r1, r2
 800a6fe:	b934      	cbnz	r4, 800a70e <_calloc_r+0x16>
 800a700:	4629      	mov	r1, r5
 800a702:	f000 f875 	bl	800a7f0 <_malloc_r>
 800a706:	4606      	mov	r6, r0
 800a708:	b928      	cbnz	r0, 800a716 <_calloc_r+0x1e>
 800a70a:	4630      	mov	r0, r6
 800a70c:	bd70      	pop	{r4, r5, r6, pc}
 800a70e:	220c      	movs	r2, #12
 800a710:	2600      	movs	r6, #0
 800a712:	6002      	str	r2, [r0, #0]
 800a714:	e7f9      	b.n	800a70a <_calloc_r+0x12>
 800a716:	462a      	mov	r2, r5
 800a718:	4621      	mov	r1, r4
 800a71a:	f7fc fc01 	bl	8006f20 <memset>
 800a71e:	e7f4      	b.n	800a70a <_calloc_r+0x12>

0800a720 <_free_r>:
 800a720:	b538      	push	{r3, r4, r5, lr}
 800a722:	4605      	mov	r5, r0
 800a724:	2900      	cmp	r1, #0
 800a726:	d040      	beq.n	800a7aa <_free_r+0x8a>
 800a728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a72c:	1f0c      	subs	r4, r1, #4
 800a72e:	2b00      	cmp	r3, #0
 800a730:	bfb8      	it	lt
 800a732:	18e4      	addlt	r4, r4, r3
 800a734:	f000 faae 	bl	800ac94 <__malloc_lock>
 800a738:	4a1c      	ldr	r2, [pc, #112]	; (800a7ac <_free_r+0x8c>)
 800a73a:	6813      	ldr	r3, [r2, #0]
 800a73c:	b933      	cbnz	r3, 800a74c <_free_r+0x2c>
 800a73e:	6063      	str	r3, [r4, #4]
 800a740:	6014      	str	r4, [r2, #0]
 800a742:	4628      	mov	r0, r5
 800a744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a748:	f000 baaa 	b.w	800aca0 <__malloc_unlock>
 800a74c:	42a3      	cmp	r3, r4
 800a74e:	d908      	bls.n	800a762 <_free_r+0x42>
 800a750:	6820      	ldr	r0, [r4, #0]
 800a752:	1821      	adds	r1, r4, r0
 800a754:	428b      	cmp	r3, r1
 800a756:	bf01      	itttt	eq
 800a758:	6819      	ldreq	r1, [r3, #0]
 800a75a:	685b      	ldreq	r3, [r3, #4]
 800a75c:	1809      	addeq	r1, r1, r0
 800a75e:	6021      	streq	r1, [r4, #0]
 800a760:	e7ed      	b.n	800a73e <_free_r+0x1e>
 800a762:	461a      	mov	r2, r3
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	b10b      	cbz	r3, 800a76c <_free_r+0x4c>
 800a768:	42a3      	cmp	r3, r4
 800a76a:	d9fa      	bls.n	800a762 <_free_r+0x42>
 800a76c:	6811      	ldr	r1, [r2, #0]
 800a76e:	1850      	adds	r0, r2, r1
 800a770:	42a0      	cmp	r0, r4
 800a772:	d10b      	bne.n	800a78c <_free_r+0x6c>
 800a774:	6820      	ldr	r0, [r4, #0]
 800a776:	4401      	add	r1, r0
 800a778:	1850      	adds	r0, r2, r1
 800a77a:	4283      	cmp	r3, r0
 800a77c:	6011      	str	r1, [r2, #0]
 800a77e:	d1e0      	bne.n	800a742 <_free_r+0x22>
 800a780:	6818      	ldr	r0, [r3, #0]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	4401      	add	r1, r0
 800a786:	6011      	str	r1, [r2, #0]
 800a788:	6053      	str	r3, [r2, #4]
 800a78a:	e7da      	b.n	800a742 <_free_r+0x22>
 800a78c:	d902      	bls.n	800a794 <_free_r+0x74>
 800a78e:	230c      	movs	r3, #12
 800a790:	602b      	str	r3, [r5, #0]
 800a792:	e7d6      	b.n	800a742 <_free_r+0x22>
 800a794:	6820      	ldr	r0, [r4, #0]
 800a796:	1821      	adds	r1, r4, r0
 800a798:	428b      	cmp	r3, r1
 800a79a:	bf01      	itttt	eq
 800a79c:	6819      	ldreq	r1, [r3, #0]
 800a79e:	685b      	ldreq	r3, [r3, #4]
 800a7a0:	1809      	addeq	r1, r1, r0
 800a7a2:	6021      	streq	r1, [r4, #0]
 800a7a4:	6063      	str	r3, [r4, #4]
 800a7a6:	6054      	str	r4, [r2, #4]
 800a7a8:	e7cb      	b.n	800a742 <_free_r+0x22>
 800a7aa:	bd38      	pop	{r3, r4, r5, pc}
 800a7ac:	200004f0 	.word	0x200004f0

0800a7b0 <sbrk_aligned>:
 800a7b0:	b570      	push	{r4, r5, r6, lr}
 800a7b2:	4e0e      	ldr	r6, [pc, #56]	; (800a7ec <sbrk_aligned+0x3c>)
 800a7b4:	460c      	mov	r4, r1
 800a7b6:	6831      	ldr	r1, [r6, #0]
 800a7b8:	4605      	mov	r5, r0
 800a7ba:	b911      	cbnz	r1, 800a7c2 <sbrk_aligned+0x12>
 800a7bc:	f000 f9ee 	bl	800ab9c <_sbrk_r>
 800a7c0:	6030      	str	r0, [r6, #0]
 800a7c2:	4621      	mov	r1, r4
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	f000 f9e9 	bl	800ab9c <_sbrk_r>
 800a7ca:	1c43      	adds	r3, r0, #1
 800a7cc:	d00a      	beq.n	800a7e4 <sbrk_aligned+0x34>
 800a7ce:	1cc4      	adds	r4, r0, #3
 800a7d0:	f024 0403 	bic.w	r4, r4, #3
 800a7d4:	42a0      	cmp	r0, r4
 800a7d6:	d007      	beq.n	800a7e8 <sbrk_aligned+0x38>
 800a7d8:	1a21      	subs	r1, r4, r0
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f000 f9de 	bl	800ab9c <_sbrk_r>
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	d101      	bne.n	800a7e8 <sbrk_aligned+0x38>
 800a7e4:	f04f 34ff 	mov.w	r4, #4294967295
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	bd70      	pop	{r4, r5, r6, pc}
 800a7ec:	200004f4 	.word	0x200004f4

0800a7f0 <_malloc_r>:
 800a7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7f4:	1ccd      	adds	r5, r1, #3
 800a7f6:	f025 0503 	bic.w	r5, r5, #3
 800a7fa:	3508      	adds	r5, #8
 800a7fc:	2d0c      	cmp	r5, #12
 800a7fe:	bf38      	it	cc
 800a800:	250c      	movcc	r5, #12
 800a802:	2d00      	cmp	r5, #0
 800a804:	4607      	mov	r7, r0
 800a806:	db01      	blt.n	800a80c <_malloc_r+0x1c>
 800a808:	42a9      	cmp	r1, r5
 800a80a:	d905      	bls.n	800a818 <_malloc_r+0x28>
 800a80c:	230c      	movs	r3, #12
 800a80e:	2600      	movs	r6, #0
 800a810:	603b      	str	r3, [r7, #0]
 800a812:	4630      	mov	r0, r6
 800a814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a818:	4e2e      	ldr	r6, [pc, #184]	; (800a8d4 <_malloc_r+0xe4>)
 800a81a:	f000 fa3b 	bl	800ac94 <__malloc_lock>
 800a81e:	6833      	ldr	r3, [r6, #0]
 800a820:	461c      	mov	r4, r3
 800a822:	bb34      	cbnz	r4, 800a872 <_malloc_r+0x82>
 800a824:	4629      	mov	r1, r5
 800a826:	4638      	mov	r0, r7
 800a828:	f7ff ffc2 	bl	800a7b0 <sbrk_aligned>
 800a82c:	1c43      	adds	r3, r0, #1
 800a82e:	4604      	mov	r4, r0
 800a830:	d14d      	bne.n	800a8ce <_malloc_r+0xde>
 800a832:	6834      	ldr	r4, [r6, #0]
 800a834:	4626      	mov	r6, r4
 800a836:	2e00      	cmp	r6, #0
 800a838:	d140      	bne.n	800a8bc <_malloc_r+0xcc>
 800a83a:	6823      	ldr	r3, [r4, #0]
 800a83c:	4631      	mov	r1, r6
 800a83e:	4638      	mov	r0, r7
 800a840:	eb04 0803 	add.w	r8, r4, r3
 800a844:	f000 f9aa 	bl	800ab9c <_sbrk_r>
 800a848:	4580      	cmp	r8, r0
 800a84a:	d13a      	bne.n	800a8c2 <_malloc_r+0xd2>
 800a84c:	6821      	ldr	r1, [r4, #0]
 800a84e:	3503      	adds	r5, #3
 800a850:	1a6d      	subs	r5, r5, r1
 800a852:	f025 0503 	bic.w	r5, r5, #3
 800a856:	3508      	adds	r5, #8
 800a858:	2d0c      	cmp	r5, #12
 800a85a:	bf38      	it	cc
 800a85c:	250c      	movcc	r5, #12
 800a85e:	4638      	mov	r0, r7
 800a860:	4629      	mov	r1, r5
 800a862:	f7ff ffa5 	bl	800a7b0 <sbrk_aligned>
 800a866:	3001      	adds	r0, #1
 800a868:	d02b      	beq.n	800a8c2 <_malloc_r+0xd2>
 800a86a:	6823      	ldr	r3, [r4, #0]
 800a86c:	442b      	add	r3, r5
 800a86e:	6023      	str	r3, [r4, #0]
 800a870:	e00e      	b.n	800a890 <_malloc_r+0xa0>
 800a872:	6822      	ldr	r2, [r4, #0]
 800a874:	1b52      	subs	r2, r2, r5
 800a876:	d41e      	bmi.n	800a8b6 <_malloc_r+0xc6>
 800a878:	2a0b      	cmp	r2, #11
 800a87a:	d916      	bls.n	800a8aa <_malloc_r+0xba>
 800a87c:	1961      	adds	r1, r4, r5
 800a87e:	42a3      	cmp	r3, r4
 800a880:	6025      	str	r5, [r4, #0]
 800a882:	bf18      	it	ne
 800a884:	6059      	strne	r1, [r3, #4]
 800a886:	6863      	ldr	r3, [r4, #4]
 800a888:	bf08      	it	eq
 800a88a:	6031      	streq	r1, [r6, #0]
 800a88c:	5162      	str	r2, [r4, r5]
 800a88e:	604b      	str	r3, [r1, #4]
 800a890:	4638      	mov	r0, r7
 800a892:	f104 060b 	add.w	r6, r4, #11
 800a896:	f000 fa03 	bl	800aca0 <__malloc_unlock>
 800a89a:	f026 0607 	bic.w	r6, r6, #7
 800a89e:	1d23      	adds	r3, r4, #4
 800a8a0:	1af2      	subs	r2, r6, r3
 800a8a2:	d0b6      	beq.n	800a812 <_malloc_r+0x22>
 800a8a4:	1b9b      	subs	r3, r3, r6
 800a8a6:	50a3      	str	r3, [r4, r2]
 800a8a8:	e7b3      	b.n	800a812 <_malloc_r+0x22>
 800a8aa:	6862      	ldr	r2, [r4, #4]
 800a8ac:	42a3      	cmp	r3, r4
 800a8ae:	bf0c      	ite	eq
 800a8b0:	6032      	streq	r2, [r6, #0]
 800a8b2:	605a      	strne	r2, [r3, #4]
 800a8b4:	e7ec      	b.n	800a890 <_malloc_r+0xa0>
 800a8b6:	4623      	mov	r3, r4
 800a8b8:	6864      	ldr	r4, [r4, #4]
 800a8ba:	e7b2      	b.n	800a822 <_malloc_r+0x32>
 800a8bc:	4634      	mov	r4, r6
 800a8be:	6876      	ldr	r6, [r6, #4]
 800a8c0:	e7b9      	b.n	800a836 <_malloc_r+0x46>
 800a8c2:	230c      	movs	r3, #12
 800a8c4:	4638      	mov	r0, r7
 800a8c6:	603b      	str	r3, [r7, #0]
 800a8c8:	f000 f9ea 	bl	800aca0 <__malloc_unlock>
 800a8cc:	e7a1      	b.n	800a812 <_malloc_r+0x22>
 800a8ce:	6025      	str	r5, [r4, #0]
 800a8d0:	e7de      	b.n	800a890 <_malloc_r+0xa0>
 800a8d2:	bf00      	nop
 800a8d4:	200004f0 	.word	0x200004f0

0800a8d8 <__ssputs_r>:
 800a8d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8dc:	688e      	ldr	r6, [r1, #8]
 800a8de:	4682      	mov	sl, r0
 800a8e0:	429e      	cmp	r6, r3
 800a8e2:	460c      	mov	r4, r1
 800a8e4:	4690      	mov	r8, r2
 800a8e6:	461f      	mov	r7, r3
 800a8e8:	d838      	bhi.n	800a95c <__ssputs_r+0x84>
 800a8ea:	898a      	ldrh	r2, [r1, #12]
 800a8ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8f0:	d032      	beq.n	800a958 <__ssputs_r+0x80>
 800a8f2:	6825      	ldr	r5, [r4, #0]
 800a8f4:	6909      	ldr	r1, [r1, #16]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	eba5 0901 	sub.w	r9, r5, r1
 800a8fc:	6965      	ldr	r5, [r4, #20]
 800a8fe:	444b      	add	r3, r9
 800a900:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a904:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a908:	106d      	asrs	r5, r5, #1
 800a90a:	429d      	cmp	r5, r3
 800a90c:	bf38      	it	cc
 800a90e:	461d      	movcc	r5, r3
 800a910:	0553      	lsls	r3, r2, #21
 800a912:	d531      	bpl.n	800a978 <__ssputs_r+0xa0>
 800a914:	4629      	mov	r1, r5
 800a916:	f7ff ff6b 	bl	800a7f0 <_malloc_r>
 800a91a:	4606      	mov	r6, r0
 800a91c:	b950      	cbnz	r0, 800a934 <__ssputs_r+0x5c>
 800a91e:	230c      	movs	r3, #12
 800a920:	f04f 30ff 	mov.w	r0, #4294967295
 800a924:	f8ca 3000 	str.w	r3, [sl]
 800a928:	89a3      	ldrh	r3, [r4, #12]
 800a92a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a92e:	81a3      	strh	r3, [r4, #12]
 800a930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a934:	464a      	mov	r2, r9
 800a936:	6921      	ldr	r1, [r4, #16]
 800a938:	f7fc fae4 	bl	8006f04 <memcpy>
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a946:	81a3      	strh	r3, [r4, #12]
 800a948:	6126      	str	r6, [r4, #16]
 800a94a:	444e      	add	r6, r9
 800a94c:	6026      	str	r6, [r4, #0]
 800a94e:	463e      	mov	r6, r7
 800a950:	6165      	str	r5, [r4, #20]
 800a952:	eba5 0509 	sub.w	r5, r5, r9
 800a956:	60a5      	str	r5, [r4, #8]
 800a958:	42be      	cmp	r6, r7
 800a95a:	d900      	bls.n	800a95e <__ssputs_r+0x86>
 800a95c:	463e      	mov	r6, r7
 800a95e:	4632      	mov	r2, r6
 800a960:	4641      	mov	r1, r8
 800a962:	6820      	ldr	r0, [r4, #0]
 800a964:	f000 f97c 	bl	800ac60 <memmove>
 800a968:	68a3      	ldr	r3, [r4, #8]
 800a96a:	2000      	movs	r0, #0
 800a96c:	1b9b      	subs	r3, r3, r6
 800a96e:	60a3      	str	r3, [r4, #8]
 800a970:	6823      	ldr	r3, [r4, #0]
 800a972:	4433      	add	r3, r6
 800a974:	6023      	str	r3, [r4, #0]
 800a976:	e7db      	b.n	800a930 <__ssputs_r+0x58>
 800a978:	462a      	mov	r2, r5
 800a97a:	f000 f997 	bl	800acac <_realloc_r>
 800a97e:	4606      	mov	r6, r0
 800a980:	2800      	cmp	r0, #0
 800a982:	d1e1      	bne.n	800a948 <__ssputs_r+0x70>
 800a984:	4650      	mov	r0, sl
 800a986:	6921      	ldr	r1, [r4, #16]
 800a988:	f7ff feca 	bl	800a720 <_free_r>
 800a98c:	e7c7      	b.n	800a91e <__ssputs_r+0x46>
	...

0800a990 <_svfiprintf_r>:
 800a990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a994:	4698      	mov	r8, r3
 800a996:	898b      	ldrh	r3, [r1, #12]
 800a998:	4607      	mov	r7, r0
 800a99a:	061b      	lsls	r3, r3, #24
 800a99c:	460d      	mov	r5, r1
 800a99e:	4614      	mov	r4, r2
 800a9a0:	b09d      	sub	sp, #116	; 0x74
 800a9a2:	d50e      	bpl.n	800a9c2 <_svfiprintf_r+0x32>
 800a9a4:	690b      	ldr	r3, [r1, #16]
 800a9a6:	b963      	cbnz	r3, 800a9c2 <_svfiprintf_r+0x32>
 800a9a8:	2140      	movs	r1, #64	; 0x40
 800a9aa:	f7ff ff21 	bl	800a7f0 <_malloc_r>
 800a9ae:	6028      	str	r0, [r5, #0]
 800a9b0:	6128      	str	r0, [r5, #16]
 800a9b2:	b920      	cbnz	r0, 800a9be <_svfiprintf_r+0x2e>
 800a9b4:	230c      	movs	r3, #12
 800a9b6:	603b      	str	r3, [r7, #0]
 800a9b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9bc:	e0d1      	b.n	800ab62 <_svfiprintf_r+0x1d2>
 800a9be:	2340      	movs	r3, #64	; 0x40
 800a9c0:	616b      	str	r3, [r5, #20]
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c6:	2320      	movs	r3, #32
 800a9c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9cc:	2330      	movs	r3, #48	; 0x30
 800a9ce:	f04f 0901 	mov.w	r9, #1
 800a9d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9d6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ab7c <_svfiprintf_r+0x1ec>
 800a9da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9de:	4623      	mov	r3, r4
 800a9e0:	469a      	mov	sl, r3
 800a9e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9e6:	b10a      	cbz	r2, 800a9ec <_svfiprintf_r+0x5c>
 800a9e8:	2a25      	cmp	r2, #37	; 0x25
 800a9ea:	d1f9      	bne.n	800a9e0 <_svfiprintf_r+0x50>
 800a9ec:	ebba 0b04 	subs.w	fp, sl, r4
 800a9f0:	d00b      	beq.n	800aa0a <_svfiprintf_r+0x7a>
 800a9f2:	465b      	mov	r3, fp
 800a9f4:	4622      	mov	r2, r4
 800a9f6:	4629      	mov	r1, r5
 800a9f8:	4638      	mov	r0, r7
 800a9fa:	f7ff ff6d 	bl	800a8d8 <__ssputs_r>
 800a9fe:	3001      	adds	r0, #1
 800aa00:	f000 80aa 	beq.w	800ab58 <_svfiprintf_r+0x1c8>
 800aa04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa06:	445a      	add	r2, fp
 800aa08:	9209      	str	r2, [sp, #36]	; 0x24
 800aa0a:	f89a 3000 	ldrb.w	r3, [sl]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	f000 80a2 	beq.w	800ab58 <_svfiprintf_r+0x1c8>
 800aa14:	2300      	movs	r3, #0
 800aa16:	f04f 32ff 	mov.w	r2, #4294967295
 800aa1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa1e:	f10a 0a01 	add.w	sl, sl, #1
 800aa22:	9304      	str	r3, [sp, #16]
 800aa24:	9307      	str	r3, [sp, #28]
 800aa26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa2a:	931a      	str	r3, [sp, #104]	; 0x68
 800aa2c:	4654      	mov	r4, sl
 800aa2e:	2205      	movs	r2, #5
 800aa30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa34:	4851      	ldr	r0, [pc, #324]	; (800ab7c <_svfiprintf_r+0x1ec>)
 800aa36:	f7ff f999 	bl	8009d6c <memchr>
 800aa3a:	9a04      	ldr	r2, [sp, #16]
 800aa3c:	b9d8      	cbnz	r0, 800aa76 <_svfiprintf_r+0xe6>
 800aa3e:	06d0      	lsls	r0, r2, #27
 800aa40:	bf44      	itt	mi
 800aa42:	2320      	movmi	r3, #32
 800aa44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa48:	0711      	lsls	r1, r2, #28
 800aa4a:	bf44      	itt	mi
 800aa4c:	232b      	movmi	r3, #43	; 0x2b
 800aa4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa52:	f89a 3000 	ldrb.w	r3, [sl]
 800aa56:	2b2a      	cmp	r3, #42	; 0x2a
 800aa58:	d015      	beq.n	800aa86 <_svfiprintf_r+0xf6>
 800aa5a:	4654      	mov	r4, sl
 800aa5c:	2000      	movs	r0, #0
 800aa5e:	f04f 0c0a 	mov.w	ip, #10
 800aa62:	9a07      	ldr	r2, [sp, #28]
 800aa64:	4621      	mov	r1, r4
 800aa66:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa6a:	3b30      	subs	r3, #48	; 0x30
 800aa6c:	2b09      	cmp	r3, #9
 800aa6e:	d94e      	bls.n	800ab0e <_svfiprintf_r+0x17e>
 800aa70:	b1b0      	cbz	r0, 800aaa0 <_svfiprintf_r+0x110>
 800aa72:	9207      	str	r2, [sp, #28]
 800aa74:	e014      	b.n	800aaa0 <_svfiprintf_r+0x110>
 800aa76:	eba0 0308 	sub.w	r3, r0, r8
 800aa7a:	fa09 f303 	lsl.w	r3, r9, r3
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	46a2      	mov	sl, r4
 800aa82:	9304      	str	r3, [sp, #16]
 800aa84:	e7d2      	b.n	800aa2c <_svfiprintf_r+0x9c>
 800aa86:	9b03      	ldr	r3, [sp, #12]
 800aa88:	1d19      	adds	r1, r3, #4
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	9103      	str	r1, [sp, #12]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	bfbb      	ittet	lt
 800aa92:	425b      	neglt	r3, r3
 800aa94:	f042 0202 	orrlt.w	r2, r2, #2
 800aa98:	9307      	strge	r3, [sp, #28]
 800aa9a:	9307      	strlt	r3, [sp, #28]
 800aa9c:	bfb8      	it	lt
 800aa9e:	9204      	strlt	r2, [sp, #16]
 800aaa0:	7823      	ldrb	r3, [r4, #0]
 800aaa2:	2b2e      	cmp	r3, #46	; 0x2e
 800aaa4:	d10c      	bne.n	800aac0 <_svfiprintf_r+0x130>
 800aaa6:	7863      	ldrb	r3, [r4, #1]
 800aaa8:	2b2a      	cmp	r3, #42	; 0x2a
 800aaaa:	d135      	bne.n	800ab18 <_svfiprintf_r+0x188>
 800aaac:	9b03      	ldr	r3, [sp, #12]
 800aaae:	3402      	adds	r4, #2
 800aab0:	1d1a      	adds	r2, r3, #4
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	9203      	str	r2, [sp, #12]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	bfb8      	it	lt
 800aaba:	f04f 33ff 	movlt.w	r3, #4294967295
 800aabe:	9305      	str	r3, [sp, #20]
 800aac0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800ab80 <_svfiprintf_r+0x1f0>
 800aac4:	2203      	movs	r2, #3
 800aac6:	4650      	mov	r0, sl
 800aac8:	7821      	ldrb	r1, [r4, #0]
 800aaca:	f7ff f94f 	bl	8009d6c <memchr>
 800aace:	b140      	cbz	r0, 800aae2 <_svfiprintf_r+0x152>
 800aad0:	2340      	movs	r3, #64	; 0x40
 800aad2:	eba0 000a 	sub.w	r0, r0, sl
 800aad6:	fa03 f000 	lsl.w	r0, r3, r0
 800aada:	9b04      	ldr	r3, [sp, #16]
 800aadc:	3401      	adds	r4, #1
 800aade:	4303      	orrs	r3, r0
 800aae0:	9304      	str	r3, [sp, #16]
 800aae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aae6:	2206      	movs	r2, #6
 800aae8:	4826      	ldr	r0, [pc, #152]	; (800ab84 <_svfiprintf_r+0x1f4>)
 800aaea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aaee:	f7ff f93d 	bl	8009d6c <memchr>
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d038      	beq.n	800ab68 <_svfiprintf_r+0x1d8>
 800aaf6:	4b24      	ldr	r3, [pc, #144]	; (800ab88 <_svfiprintf_r+0x1f8>)
 800aaf8:	bb1b      	cbnz	r3, 800ab42 <_svfiprintf_r+0x1b2>
 800aafa:	9b03      	ldr	r3, [sp, #12]
 800aafc:	3307      	adds	r3, #7
 800aafe:	f023 0307 	bic.w	r3, r3, #7
 800ab02:	3308      	adds	r3, #8
 800ab04:	9303      	str	r3, [sp, #12]
 800ab06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab08:	4433      	add	r3, r6
 800ab0a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab0c:	e767      	b.n	800a9de <_svfiprintf_r+0x4e>
 800ab0e:	460c      	mov	r4, r1
 800ab10:	2001      	movs	r0, #1
 800ab12:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab16:	e7a5      	b.n	800aa64 <_svfiprintf_r+0xd4>
 800ab18:	2300      	movs	r3, #0
 800ab1a:	f04f 0c0a 	mov.w	ip, #10
 800ab1e:	4619      	mov	r1, r3
 800ab20:	3401      	adds	r4, #1
 800ab22:	9305      	str	r3, [sp, #20]
 800ab24:	4620      	mov	r0, r4
 800ab26:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab2a:	3a30      	subs	r2, #48	; 0x30
 800ab2c:	2a09      	cmp	r2, #9
 800ab2e:	d903      	bls.n	800ab38 <_svfiprintf_r+0x1a8>
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d0c5      	beq.n	800aac0 <_svfiprintf_r+0x130>
 800ab34:	9105      	str	r1, [sp, #20]
 800ab36:	e7c3      	b.n	800aac0 <_svfiprintf_r+0x130>
 800ab38:	4604      	mov	r4, r0
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab40:	e7f0      	b.n	800ab24 <_svfiprintf_r+0x194>
 800ab42:	ab03      	add	r3, sp, #12
 800ab44:	9300      	str	r3, [sp, #0]
 800ab46:	462a      	mov	r2, r5
 800ab48:	4638      	mov	r0, r7
 800ab4a:	4b10      	ldr	r3, [pc, #64]	; (800ab8c <_svfiprintf_r+0x1fc>)
 800ab4c:	a904      	add	r1, sp, #16
 800ab4e:	f7fc fa8d 	bl	800706c <_printf_float>
 800ab52:	1c42      	adds	r2, r0, #1
 800ab54:	4606      	mov	r6, r0
 800ab56:	d1d6      	bne.n	800ab06 <_svfiprintf_r+0x176>
 800ab58:	89ab      	ldrh	r3, [r5, #12]
 800ab5a:	065b      	lsls	r3, r3, #25
 800ab5c:	f53f af2c 	bmi.w	800a9b8 <_svfiprintf_r+0x28>
 800ab60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab62:	b01d      	add	sp, #116	; 0x74
 800ab64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab68:	ab03      	add	r3, sp, #12
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	462a      	mov	r2, r5
 800ab6e:	4638      	mov	r0, r7
 800ab70:	4b06      	ldr	r3, [pc, #24]	; (800ab8c <_svfiprintf_r+0x1fc>)
 800ab72:	a904      	add	r1, sp, #16
 800ab74:	f7fc fd16 	bl	80075a4 <_printf_i>
 800ab78:	e7eb      	b.n	800ab52 <_svfiprintf_r+0x1c2>
 800ab7a:	bf00      	nop
 800ab7c:	0800bfa4 	.word	0x0800bfa4
 800ab80:	0800bfaa 	.word	0x0800bfaa
 800ab84:	0800bfae 	.word	0x0800bfae
 800ab88:	0800706d 	.word	0x0800706d
 800ab8c:	0800a8d9 	.word	0x0800a8d9

0800ab90 <nan>:
 800ab90:	2000      	movs	r0, #0
 800ab92:	4901      	ldr	r1, [pc, #4]	; (800ab98 <nan+0x8>)
 800ab94:	4770      	bx	lr
 800ab96:	bf00      	nop
 800ab98:	7ff80000 	.word	0x7ff80000

0800ab9c <_sbrk_r>:
 800ab9c:	b538      	push	{r3, r4, r5, lr}
 800ab9e:	2300      	movs	r3, #0
 800aba0:	4d05      	ldr	r5, [pc, #20]	; (800abb8 <_sbrk_r+0x1c>)
 800aba2:	4604      	mov	r4, r0
 800aba4:	4608      	mov	r0, r1
 800aba6:	602b      	str	r3, [r5, #0]
 800aba8:	f7f7 f924 	bl	8001df4 <_sbrk>
 800abac:	1c43      	adds	r3, r0, #1
 800abae:	d102      	bne.n	800abb6 <_sbrk_r+0x1a>
 800abb0:	682b      	ldr	r3, [r5, #0]
 800abb2:	b103      	cbz	r3, 800abb6 <_sbrk_r+0x1a>
 800abb4:	6023      	str	r3, [r4, #0]
 800abb6:	bd38      	pop	{r3, r4, r5, pc}
 800abb8:	200004f8 	.word	0x200004f8

0800abbc <strncmp>:
 800abbc:	4603      	mov	r3, r0
 800abbe:	b510      	push	{r4, lr}
 800abc0:	b172      	cbz	r2, 800abe0 <strncmp+0x24>
 800abc2:	3901      	subs	r1, #1
 800abc4:	1884      	adds	r4, r0, r2
 800abc6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800abca:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800abce:	4290      	cmp	r0, r2
 800abd0:	d101      	bne.n	800abd6 <strncmp+0x1a>
 800abd2:	42a3      	cmp	r3, r4
 800abd4:	d101      	bne.n	800abda <strncmp+0x1e>
 800abd6:	1a80      	subs	r0, r0, r2
 800abd8:	bd10      	pop	{r4, pc}
 800abda:	2800      	cmp	r0, #0
 800abdc:	d1f3      	bne.n	800abc6 <strncmp+0xa>
 800abde:	e7fa      	b.n	800abd6 <strncmp+0x1a>
 800abe0:	4610      	mov	r0, r2
 800abe2:	e7f9      	b.n	800abd8 <strncmp+0x1c>

0800abe4 <__ascii_wctomb>:
 800abe4:	4603      	mov	r3, r0
 800abe6:	4608      	mov	r0, r1
 800abe8:	b141      	cbz	r1, 800abfc <__ascii_wctomb+0x18>
 800abea:	2aff      	cmp	r2, #255	; 0xff
 800abec:	d904      	bls.n	800abf8 <__ascii_wctomb+0x14>
 800abee:	228a      	movs	r2, #138	; 0x8a
 800abf0:	f04f 30ff 	mov.w	r0, #4294967295
 800abf4:	601a      	str	r2, [r3, #0]
 800abf6:	4770      	bx	lr
 800abf8:	2001      	movs	r0, #1
 800abfa:	700a      	strb	r2, [r1, #0]
 800abfc:	4770      	bx	lr
	...

0800ac00 <__assert_func>:
 800ac00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac02:	4614      	mov	r4, r2
 800ac04:	461a      	mov	r2, r3
 800ac06:	4b09      	ldr	r3, [pc, #36]	; (800ac2c <__assert_func+0x2c>)
 800ac08:	4605      	mov	r5, r0
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	68d8      	ldr	r0, [r3, #12]
 800ac0e:	b14c      	cbz	r4, 800ac24 <__assert_func+0x24>
 800ac10:	4b07      	ldr	r3, [pc, #28]	; (800ac30 <__assert_func+0x30>)
 800ac12:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac16:	9100      	str	r1, [sp, #0]
 800ac18:	462b      	mov	r3, r5
 800ac1a:	4906      	ldr	r1, [pc, #24]	; (800ac34 <__assert_func+0x34>)
 800ac1c:	f000 f80e 	bl	800ac3c <fiprintf>
 800ac20:	f000 fa8a 	bl	800b138 <abort>
 800ac24:	4b04      	ldr	r3, [pc, #16]	; (800ac38 <__assert_func+0x38>)
 800ac26:	461c      	mov	r4, r3
 800ac28:	e7f3      	b.n	800ac12 <__assert_func+0x12>
 800ac2a:	bf00      	nop
 800ac2c:	20000088 	.word	0x20000088
 800ac30:	0800bfb5 	.word	0x0800bfb5
 800ac34:	0800bfc2 	.word	0x0800bfc2
 800ac38:	0800bff0 	.word	0x0800bff0

0800ac3c <fiprintf>:
 800ac3c:	b40e      	push	{r1, r2, r3}
 800ac3e:	b503      	push	{r0, r1, lr}
 800ac40:	4601      	mov	r1, r0
 800ac42:	ab03      	add	r3, sp, #12
 800ac44:	4805      	ldr	r0, [pc, #20]	; (800ac5c <fiprintf+0x20>)
 800ac46:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac4a:	6800      	ldr	r0, [r0, #0]
 800ac4c:	9301      	str	r3, [sp, #4]
 800ac4e:	f000 f883 	bl	800ad58 <_vfiprintf_r>
 800ac52:	b002      	add	sp, #8
 800ac54:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac58:	b003      	add	sp, #12
 800ac5a:	4770      	bx	lr
 800ac5c:	20000088 	.word	0x20000088

0800ac60 <memmove>:
 800ac60:	4288      	cmp	r0, r1
 800ac62:	b510      	push	{r4, lr}
 800ac64:	eb01 0402 	add.w	r4, r1, r2
 800ac68:	d902      	bls.n	800ac70 <memmove+0x10>
 800ac6a:	4284      	cmp	r4, r0
 800ac6c:	4623      	mov	r3, r4
 800ac6e:	d807      	bhi.n	800ac80 <memmove+0x20>
 800ac70:	1e43      	subs	r3, r0, #1
 800ac72:	42a1      	cmp	r1, r4
 800ac74:	d008      	beq.n	800ac88 <memmove+0x28>
 800ac76:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac7e:	e7f8      	b.n	800ac72 <memmove+0x12>
 800ac80:	4601      	mov	r1, r0
 800ac82:	4402      	add	r2, r0
 800ac84:	428a      	cmp	r2, r1
 800ac86:	d100      	bne.n	800ac8a <memmove+0x2a>
 800ac88:	bd10      	pop	{r4, pc}
 800ac8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac92:	e7f7      	b.n	800ac84 <memmove+0x24>

0800ac94 <__malloc_lock>:
 800ac94:	4801      	ldr	r0, [pc, #4]	; (800ac9c <__malloc_lock+0x8>)
 800ac96:	f000 bc0b 	b.w	800b4b0 <__retarget_lock_acquire_recursive>
 800ac9a:	bf00      	nop
 800ac9c:	200004fc 	.word	0x200004fc

0800aca0 <__malloc_unlock>:
 800aca0:	4801      	ldr	r0, [pc, #4]	; (800aca8 <__malloc_unlock+0x8>)
 800aca2:	f000 bc06 	b.w	800b4b2 <__retarget_lock_release_recursive>
 800aca6:	bf00      	nop
 800aca8:	200004fc 	.word	0x200004fc

0800acac <_realloc_r>:
 800acac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acb0:	4680      	mov	r8, r0
 800acb2:	4614      	mov	r4, r2
 800acb4:	460e      	mov	r6, r1
 800acb6:	b921      	cbnz	r1, 800acc2 <_realloc_r+0x16>
 800acb8:	4611      	mov	r1, r2
 800acba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acbe:	f7ff bd97 	b.w	800a7f0 <_malloc_r>
 800acc2:	b92a      	cbnz	r2, 800acd0 <_realloc_r+0x24>
 800acc4:	f7ff fd2c 	bl	800a720 <_free_r>
 800acc8:	4625      	mov	r5, r4
 800acca:	4628      	mov	r0, r5
 800accc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acd0:	f000 fc56 	bl	800b580 <_malloc_usable_size_r>
 800acd4:	4284      	cmp	r4, r0
 800acd6:	4607      	mov	r7, r0
 800acd8:	d802      	bhi.n	800ace0 <_realloc_r+0x34>
 800acda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800acde:	d812      	bhi.n	800ad06 <_realloc_r+0x5a>
 800ace0:	4621      	mov	r1, r4
 800ace2:	4640      	mov	r0, r8
 800ace4:	f7ff fd84 	bl	800a7f0 <_malloc_r>
 800ace8:	4605      	mov	r5, r0
 800acea:	2800      	cmp	r0, #0
 800acec:	d0ed      	beq.n	800acca <_realloc_r+0x1e>
 800acee:	42bc      	cmp	r4, r7
 800acf0:	4622      	mov	r2, r4
 800acf2:	4631      	mov	r1, r6
 800acf4:	bf28      	it	cs
 800acf6:	463a      	movcs	r2, r7
 800acf8:	f7fc f904 	bl	8006f04 <memcpy>
 800acfc:	4631      	mov	r1, r6
 800acfe:	4640      	mov	r0, r8
 800ad00:	f7ff fd0e 	bl	800a720 <_free_r>
 800ad04:	e7e1      	b.n	800acca <_realloc_r+0x1e>
 800ad06:	4635      	mov	r5, r6
 800ad08:	e7df      	b.n	800acca <_realloc_r+0x1e>

0800ad0a <__sfputc_r>:
 800ad0a:	6893      	ldr	r3, [r2, #8]
 800ad0c:	b410      	push	{r4}
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	6093      	str	r3, [r2, #8]
 800ad14:	da07      	bge.n	800ad26 <__sfputc_r+0x1c>
 800ad16:	6994      	ldr	r4, [r2, #24]
 800ad18:	42a3      	cmp	r3, r4
 800ad1a:	db01      	blt.n	800ad20 <__sfputc_r+0x16>
 800ad1c:	290a      	cmp	r1, #10
 800ad1e:	d102      	bne.n	800ad26 <__sfputc_r+0x1c>
 800ad20:	bc10      	pop	{r4}
 800ad22:	f000 b949 	b.w	800afb8 <__swbuf_r>
 800ad26:	6813      	ldr	r3, [r2, #0]
 800ad28:	1c58      	adds	r0, r3, #1
 800ad2a:	6010      	str	r0, [r2, #0]
 800ad2c:	7019      	strb	r1, [r3, #0]
 800ad2e:	4608      	mov	r0, r1
 800ad30:	bc10      	pop	{r4}
 800ad32:	4770      	bx	lr

0800ad34 <__sfputs_r>:
 800ad34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad36:	4606      	mov	r6, r0
 800ad38:	460f      	mov	r7, r1
 800ad3a:	4614      	mov	r4, r2
 800ad3c:	18d5      	adds	r5, r2, r3
 800ad3e:	42ac      	cmp	r4, r5
 800ad40:	d101      	bne.n	800ad46 <__sfputs_r+0x12>
 800ad42:	2000      	movs	r0, #0
 800ad44:	e007      	b.n	800ad56 <__sfputs_r+0x22>
 800ad46:	463a      	mov	r2, r7
 800ad48:	4630      	mov	r0, r6
 800ad4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad4e:	f7ff ffdc 	bl	800ad0a <__sfputc_r>
 800ad52:	1c43      	adds	r3, r0, #1
 800ad54:	d1f3      	bne.n	800ad3e <__sfputs_r+0xa>
 800ad56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad58 <_vfiprintf_r>:
 800ad58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad5c:	460d      	mov	r5, r1
 800ad5e:	4614      	mov	r4, r2
 800ad60:	4698      	mov	r8, r3
 800ad62:	4606      	mov	r6, r0
 800ad64:	b09d      	sub	sp, #116	; 0x74
 800ad66:	b118      	cbz	r0, 800ad70 <_vfiprintf_r+0x18>
 800ad68:	6983      	ldr	r3, [r0, #24]
 800ad6a:	b90b      	cbnz	r3, 800ad70 <_vfiprintf_r+0x18>
 800ad6c:	f000 fb02 	bl	800b374 <__sinit>
 800ad70:	4b89      	ldr	r3, [pc, #548]	; (800af98 <_vfiprintf_r+0x240>)
 800ad72:	429d      	cmp	r5, r3
 800ad74:	d11b      	bne.n	800adae <_vfiprintf_r+0x56>
 800ad76:	6875      	ldr	r5, [r6, #4]
 800ad78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad7a:	07d9      	lsls	r1, r3, #31
 800ad7c:	d405      	bmi.n	800ad8a <_vfiprintf_r+0x32>
 800ad7e:	89ab      	ldrh	r3, [r5, #12]
 800ad80:	059a      	lsls	r2, r3, #22
 800ad82:	d402      	bmi.n	800ad8a <_vfiprintf_r+0x32>
 800ad84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad86:	f000 fb93 	bl	800b4b0 <__retarget_lock_acquire_recursive>
 800ad8a:	89ab      	ldrh	r3, [r5, #12]
 800ad8c:	071b      	lsls	r3, r3, #28
 800ad8e:	d501      	bpl.n	800ad94 <_vfiprintf_r+0x3c>
 800ad90:	692b      	ldr	r3, [r5, #16]
 800ad92:	b9eb      	cbnz	r3, 800add0 <_vfiprintf_r+0x78>
 800ad94:	4629      	mov	r1, r5
 800ad96:	4630      	mov	r0, r6
 800ad98:	f000 f960 	bl	800b05c <__swsetup_r>
 800ad9c:	b1c0      	cbz	r0, 800add0 <_vfiprintf_r+0x78>
 800ad9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ada0:	07dc      	lsls	r4, r3, #31
 800ada2:	d50e      	bpl.n	800adc2 <_vfiprintf_r+0x6a>
 800ada4:	f04f 30ff 	mov.w	r0, #4294967295
 800ada8:	b01d      	add	sp, #116	; 0x74
 800adaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adae:	4b7b      	ldr	r3, [pc, #492]	; (800af9c <_vfiprintf_r+0x244>)
 800adb0:	429d      	cmp	r5, r3
 800adb2:	d101      	bne.n	800adb8 <_vfiprintf_r+0x60>
 800adb4:	68b5      	ldr	r5, [r6, #8]
 800adb6:	e7df      	b.n	800ad78 <_vfiprintf_r+0x20>
 800adb8:	4b79      	ldr	r3, [pc, #484]	; (800afa0 <_vfiprintf_r+0x248>)
 800adba:	429d      	cmp	r5, r3
 800adbc:	bf08      	it	eq
 800adbe:	68f5      	ldreq	r5, [r6, #12]
 800adc0:	e7da      	b.n	800ad78 <_vfiprintf_r+0x20>
 800adc2:	89ab      	ldrh	r3, [r5, #12]
 800adc4:	0598      	lsls	r0, r3, #22
 800adc6:	d4ed      	bmi.n	800ada4 <_vfiprintf_r+0x4c>
 800adc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adca:	f000 fb72 	bl	800b4b2 <__retarget_lock_release_recursive>
 800adce:	e7e9      	b.n	800ada4 <_vfiprintf_r+0x4c>
 800add0:	2300      	movs	r3, #0
 800add2:	9309      	str	r3, [sp, #36]	; 0x24
 800add4:	2320      	movs	r3, #32
 800add6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adda:	2330      	movs	r3, #48	; 0x30
 800addc:	f04f 0901 	mov.w	r9, #1
 800ade0:	f8cd 800c 	str.w	r8, [sp, #12]
 800ade4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800afa4 <_vfiprintf_r+0x24c>
 800ade8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800adec:	4623      	mov	r3, r4
 800adee:	469a      	mov	sl, r3
 800adf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adf4:	b10a      	cbz	r2, 800adfa <_vfiprintf_r+0xa2>
 800adf6:	2a25      	cmp	r2, #37	; 0x25
 800adf8:	d1f9      	bne.n	800adee <_vfiprintf_r+0x96>
 800adfa:	ebba 0b04 	subs.w	fp, sl, r4
 800adfe:	d00b      	beq.n	800ae18 <_vfiprintf_r+0xc0>
 800ae00:	465b      	mov	r3, fp
 800ae02:	4622      	mov	r2, r4
 800ae04:	4629      	mov	r1, r5
 800ae06:	4630      	mov	r0, r6
 800ae08:	f7ff ff94 	bl	800ad34 <__sfputs_r>
 800ae0c:	3001      	adds	r0, #1
 800ae0e:	f000 80aa 	beq.w	800af66 <_vfiprintf_r+0x20e>
 800ae12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae14:	445a      	add	r2, fp
 800ae16:	9209      	str	r2, [sp, #36]	; 0x24
 800ae18:	f89a 3000 	ldrb.w	r3, [sl]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	f000 80a2 	beq.w	800af66 <_vfiprintf_r+0x20e>
 800ae22:	2300      	movs	r3, #0
 800ae24:	f04f 32ff 	mov.w	r2, #4294967295
 800ae28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae2c:	f10a 0a01 	add.w	sl, sl, #1
 800ae30:	9304      	str	r3, [sp, #16]
 800ae32:	9307      	str	r3, [sp, #28]
 800ae34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae38:	931a      	str	r3, [sp, #104]	; 0x68
 800ae3a:	4654      	mov	r4, sl
 800ae3c:	2205      	movs	r2, #5
 800ae3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae42:	4858      	ldr	r0, [pc, #352]	; (800afa4 <_vfiprintf_r+0x24c>)
 800ae44:	f7fe ff92 	bl	8009d6c <memchr>
 800ae48:	9a04      	ldr	r2, [sp, #16]
 800ae4a:	b9d8      	cbnz	r0, 800ae84 <_vfiprintf_r+0x12c>
 800ae4c:	06d1      	lsls	r1, r2, #27
 800ae4e:	bf44      	itt	mi
 800ae50:	2320      	movmi	r3, #32
 800ae52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae56:	0713      	lsls	r3, r2, #28
 800ae58:	bf44      	itt	mi
 800ae5a:	232b      	movmi	r3, #43	; 0x2b
 800ae5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae60:	f89a 3000 	ldrb.w	r3, [sl]
 800ae64:	2b2a      	cmp	r3, #42	; 0x2a
 800ae66:	d015      	beq.n	800ae94 <_vfiprintf_r+0x13c>
 800ae68:	4654      	mov	r4, sl
 800ae6a:	2000      	movs	r0, #0
 800ae6c:	f04f 0c0a 	mov.w	ip, #10
 800ae70:	9a07      	ldr	r2, [sp, #28]
 800ae72:	4621      	mov	r1, r4
 800ae74:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae78:	3b30      	subs	r3, #48	; 0x30
 800ae7a:	2b09      	cmp	r3, #9
 800ae7c:	d94e      	bls.n	800af1c <_vfiprintf_r+0x1c4>
 800ae7e:	b1b0      	cbz	r0, 800aeae <_vfiprintf_r+0x156>
 800ae80:	9207      	str	r2, [sp, #28]
 800ae82:	e014      	b.n	800aeae <_vfiprintf_r+0x156>
 800ae84:	eba0 0308 	sub.w	r3, r0, r8
 800ae88:	fa09 f303 	lsl.w	r3, r9, r3
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	46a2      	mov	sl, r4
 800ae90:	9304      	str	r3, [sp, #16]
 800ae92:	e7d2      	b.n	800ae3a <_vfiprintf_r+0xe2>
 800ae94:	9b03      	ldr	r3, [sp, #12]
 800ae96:	1d19      	adds	r1, r3, #4
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	9103      	str	r1, [sp, #12]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	bfbb      	ittet	lt
 800aea0:	425b      	neglt	r3, r3
 800aea2:	f042 0202 	orrlt.w	r2, r2, #2
 800aea6:	9307      	strge	r3, [sp, #28]
 800aea8:	9307      	strlt	r3, [sp, #28]
 800aeaa:	bfb8      	it	lt
 800aeac:	9204      	strlt	r2, [sp, #16]
 800aeae:	7823      	ldrb	r3, [r4, #0]
 800aeb0:	2b2e      	cmp	r3, #46	; 0x2e
 800aeb2:	d10c      	bne.n	800aece <_vfiprintf_r+0x176>
 800aeb4:	7863      	ldrb	r3, [r4, #1]
 800aeb6:	2b2a      	cmp	r3, #42	; 0x2a
 800aeb8:	d135      	bne.n	800af26 <_vfiprintf_r+0x1ce>
 800aeba:	9b03      	ldr	r3, [sp, #12]
 800aebc:	3402      	adds	r4, #2
 800aebe:	1d1a      	adds	r2, r3, #4
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	9203      	str	r2, [sp, #12]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	bfb8      	it	lt
 800aec8:	f04f 33ff 	movlt.w	r3, #4294967295
 800aecc:	9305      	str	r3, [sp, #20]
 800aece:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800afa8 <_vfiprintf_r+0x250>
 800aed2:	2203      	movs	r2, #3
 800aed4:	4650      	mov	r0, sl
 800aed6:	7821      	ldrb	r1, [r4, #0]
 800aed8:	f7fe ff48 	bl	8009d6c <memchr>
 800aedc:	b140      	cbz	r0, 800aef0 <_vfiprintf_r+0x198>
 800aede:	2340      	movs	r3, #64	; 0x40
 800aee0:	eba0 000a 	sub.w	r0, r0, sl
 800aee4:	fa03 f000 	lsl.w	r0, r3, r0
 800aee8:	9b04      	ldr	r3, [sp, #16]
 800aeea:	3401      	adds	r4, #1
 800aeec:	4303      	orrs	r3, r0
 800aeee:	9304      	str	r3, [sp, #16]
 800aef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aef4:	2206      	movs	r2, #6
 800aef6:	482d      	ldr	r0, [pc, #180]	; (800afac <_vfiprintf_r+0x254>)
 800aef8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aefc:	f7fe ff36 	bl	8009d6c <memchr>
 800af00:	2800      	cmp	r0, #0
 800af02:	d03f      	beq.n	800af84 <_vfiprintf_r+0x22c>
 800af04:	4b2a      	ldr	r3, [pc, #168]	; (800afb0 <_vfiprintf_r+0x258>)
 800af06:	bb1b      	cbnz	r3, 800af50 <_vfiprintf_r+0x1f8>
 800af08:	9b03      	ldr	r3, [sp, #12]
 800af0a:	3307      	adds	r3, #7
 800af0c:	f023 0307 	bic.w	r3, r3, #7
 800af10:	3308      	adds	r3, #8
 800af12:	9303      	str	r3, [sp, #12]
 800af14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af16:	443b      	add	r3, r7
 800af18:	9309      	str	r3, [sp, #36]	; 0x24
 800af1a:	e767      	b.n	800adec <_vfiprintf_r+0x94>
 800af1c:	460c      	mov	r4, r1
 800af1e:	2001      	movs	r0, #1
 800af20:	fb0c 3202 	mla	r2, ip, r2, r3
 800af24:	e7a5      	b.n	800ae72 <_vfiprintf_r+0x11a>
 800af26:	2300      	movs	r3, #0
 800af28:	f04f 0c0a 	mov.w	ip, #10
 800af2c:	4619      	mov	r1, r3
 800af2e:	3401      	adds	r4, #1
 800af30:	9305      	str	r3, [sp, #20]
 800af32:	4620      	mov	r0, r4
 800af34:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af38:	3a30      	subs	r2, #48	; 0x30
 800af3a:	2a09      	cmp	r2, #9
 800af3c:	d903      	bls.n	800af46 <_vfiprintf_r+0x1ee>
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d0c5      	beq.n	800aece <_vfiprintf_r+0x176>
 800af42:	9105      	str	r1, [sp, #20]
 800af44:	e7c3      	b.n	800aece <_vfiprintf_r+0x176>
 800af46:	4604      	mov	r4, r0
 800af48:	2301      	movs	r3, #1
 800af4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800af4e:	e7f0      	b.n	800af32 <_vfiprintf_r+0x1da>
 800af50:	ab03      	add	r3, sp, #12
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	462a      	mov	r2, r5
 800af56:	4630      	mov	r0, r6
 800af58:	4b16      	ldr	r3, [pc, #88]	; (800afb4 <_vfiprintf_r+0x25c>)
 800af5a:	a904      	add	r1, sp, #16
 800af5c:	f7fc f886 	bl	800706c <_printf_float>
 800af60:	4607      	mov	r7, r0
 800af62:	1c78      	adds	r0, r7, #1
 800af64:	d1d6      	bne.n	800af14 <_vfiprintf_r+0x1bc>
 800af66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af68:	07d9      	lsls	r1, r3, #31
 800af6a:	d405      	bmi.n	800af78 <_vfiprintf_r+0x220>
 800af6c:	89ab      	ldrh	r3, [r5, #12]
 800af6e:	059a      	lsls	r2, r3, #22
 800af70:	d402      	bmi.n	800af78 <_vfiprintf_r+0x220>
 800af72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af74:	f000 fa9d 	bl	800b4b2 <__retarget_lock_release_recursive>
 800af78:	89ab      	ldrh	r3, [r5, #12]
 800af7a:	065b      	lsls	r3, r3, #25
 800af7c:	f53f af12 	bmi.w	800ada4 <_vfiprintf_r+0x4c>
 800af80:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af82:	e711      	b.n	800ada8 <_vfiprintf_r+0x50>
 800af84:	ab03      	add	r3, sp, #12
 800af86:	9300      	str	r3, [sp, #0]
 800af88:	462a      	mov	r2, r5
 800af8a:	4630      	mov	r0, r6
 800af8c:	4b09      	ldr	r3, [pc, #36]	; (800afb4 <_vfiprintf_r+0x25c>)
 800af8e:	a904      	add	r1, sp, #16
 800af90:	f7fc fb08 	bl	80075a4 <_printf_i>
 800af94:	e7e4      	b.n	800af60 <_vfiprintf_r+0x208>
 800af96:	bf00      	nop
 800af98:	0800c014 	.word	0x0800c014
 800af9c:	0800c034 	.word	0x0800c034
 800afa0:	0800bff4 	.word	0x0800bff4
 800afa4:	0800bfa4 	.word	0x0800bfa4
 800afa8:	0800bfaa 	.word	0x0800bfaa
 800afac:	0800bfae 	.word	0x0800bfae
 800afb0:	0800706d 	.word	0x0800706d
 800afb4:	0800ad35 	.word	0x0800ad35

0800afb8 <__swbuf_r>:
 800afb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afba:	460e      	mov	r6, r1
 800afbc:	4614      	mov	r4, r2
 800afbe:	4605      	mov	r5, r0
 800afc0:	b118      	cbz	r0, 800afca <__swbuf_r+0x12>
 800afc2:	6983      	ldr	r3, [r0, #24]
 800afc4:	b90b      	cbnz	r3, 800afca <__swbuf_r+0x12>
 800afc6:	f000 f9d5 	bl	800b374 <__sinit>
 800afca:	4b21      	ldr	r3, [pc, #132]	; (800b050 <__swbuf_r+0x98>)
 800afcc:	429c      	cmp	r4, r3
 800afce:	d12b      	bne.n	800b028 <__swbuf_r+0x70>
 800afd0:	686c      	ldr	r4, [r5, #4]
 800afd2:	69a3      	ldr	r3, [r4, #24]
 800afd4:	60a3      	str	r3, [r4, #8]
 800afd6:	89a3      	ldrh	r3, [r4, #12]
 800afd8:	071a      	lsls	r2, r3, #28
 800afda:	d52f      	bpl.n	800b03c <__swbuf_r+0x84>
 800afdc:	6923      	ldr	r3, [r4, #16]
 800afde:	b36b      	cbz	r3, 800b03c <__swbuf_r+0x84>
 800afe0:	6923      	ldr	r3, [r4, #16]
 800afe2:	6820      	ldr	r0, [r4, #0]
 800afe4:	b2f6      	uxtb	r6, r6
 800afe6:	1ac0      	subs	r0, r0, r3
 800afe8:	6963      	ldr	r3, [r4, #20]
 800afea:	4637      	mov	r7, r6
 800afec:	4283      	cmp	r3, r0
 800afee:	dc04      	bgt.n	800affa <__swbuf_r+0x42>
 800aff0:	4621      	mov	r1, r4
 800aff2:	4628      	mov	r0, r5
 800aff4:	f000 f92a 	bl	800b24c <_fflush_r>
 800aff8:	bb30      	cbnz	r0, 800b048 <__swbuf_r+0x90>
 800affa:	68a3      	ldr	r3, [r4, #8]
 800affc:	3001      	adds	r0, #1
 800affe:	3b01      	subs	r3, #1
 800b000:	60a3      	str	r3, [r4, #8]
 800b002:	6823      	ldr	r3, [r4, #0]
 800b004:	1c5a      	adds	r2, r3, #1
 800b006:	6022      	str	r2, [r4, #0]
 800b008:	701e      	strb	r6, [r3, #0]
 800b00a:	6963      	ldr	r3, [r4, #20]
 800b00c:	4283      	cmp	r3, r0
 800b00e:	d004      	beq.n	800b01a <__swbuf_r+0x62>
 800b010:	89a3      	ldrh	r3, [r4, #12]
 800b012:	07db      	lsls	r3, r3, #31
 800b014:	d506      	bpl.n	800b024 <__swbuf_r+0x6c>
 800b016:	2e0a      	cmp	r6, #10
 800b018:	d104      	bne.n	800b024 <__swbuf_r+0x6c>
 800b01a:	4621      	mov	r1, r4
 800b01c:	4628      	mov	r0, r5
 800b01e:	f000 f915 	bl	800b24c <_fflush_r>
 800b022:	b988      	cbnz	r0, 800b048 <__swbuf_r+0x90>
 800b024:	4638      	mov	r0, r7
 800b026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b028:	4b0a      	ldr	r3, [pc, #40]	; (800b054 <__swbuf_r+0x9c>)
 800b02a:	429c      	cmp	r4, r3
 800b02c:	d101      	bne.n	800b032 <__swbuf_r+0x7a>
 800b02e:	68ac      	ldr	r4, [r5, #8]
 800b030:	e7cf      	b.n	800afd2 <__swbuf_r+0x1a>
 800b032:	4b09      	ldr	r3, [pc, #36]	; (800b058 <__swbuf_r+0xa0>)
 800b034:	429c      	cmp	r4, r3
 800b036:	bf08      	it	eq
 800b038:	68ec      	ldreq	r4, [r5, #12]
 800b03a:	e7ca      	b.n	800afd2 <__swbuf_r+0x1a>
 800b03c:	4621      	mov	r1, r4
 800b03e:	4628      	mov	r0, r5
 800b040:	f000 f80c 	bl	800b05c <__swsetup_r>
 800b044:	2800      	cmp	r0, #0
 800b046:	d0cb      	beq.n	800afe0 <__swbuf_r+0x28>
 800b048:	f04f 37ff 	mov.w	r7, #4294967295
 800b04c:	e7ea      	b.n	800b024 <__swbuf_r+0x6c>
 800b04e:	bf00      	nop
 800b050:	0800c014 	.word	0x0800c014
 800b054:	0800c034 	.word	0x0800c034
 800b058:	0800bff4 	.word	0x0800bff4

0800b05c <__swsetup_r>:
 800b05c:	4b32      	ldr	r3, [pc, #200]	; (800b128 <__swsetup_r+0xcc>)
 800b05e:	b570      	push	{r4, r5, r6, lr}
 800b060:	681d      	ldr	r5, [r3, #0]
 800b062:	4606      	mov	r6, r0
 800b064:	460c      	mov	r4, r1
 800b066:	b125      	cbz	r5, 800b072 <__swsetup_r+0x16>
 800b068:	69ab      	ldr	r3, [r5, #24]
 800b06a:	b913      	cbnz	r3, 800b072 <__swsetup_r+0x16>
 800b06c:	4628      	mov	r0, r5
 800b06e:	f000 f981 	bl	800b374 <__sinit>
 800b072:	4b2e      	ldr	r3, [pc, #184]	; (800b12c <__swsetup_r+0xd0>)
 800b074:	429c      	cmp	r4, r3
 800b076:	d10f      	bne.n	800b098 <__swsetup_r+0x3c>
 800b078:	686c      	ldr	r4, [r5, #4]
 800b07a:	89a3      	ldrh	r3, [r4, #12]
 800b07c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b080:	0719      	lsls	r1, r3, #28
 800b082:	d42c      	bmi.n	800b0de <__swsetup_r+0x82>
 800b084:	06dd      	lsls	r5, r3, #27
 800b086:	d411      	bmi.n	800b0ac <__swsetup_r+0x50>
 800b088:	2309      	movs	r3, #9
 800b08a:	6033      	str	r3, [r6, #0]
 800b08c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b090:	f04f 30ff 	mov.w	r0, #4294967295
 800b094:	81a3      	strh	r3, [r4, #12]
 800b096:	e03e      	b.n	800b116 <__swsetup_r+0xba>
 800b098:	4b25      	ldr	r3, [pc, #148]	; (800b130 <__swsetup_r+0xd4>)
 800b09a:	429c      	cmp	r4, r3
 800b09c:	d101      	bne.n	800b0a2 <__swsetup_r+0x46>
 800b09e:	68ac      	ldr	r4, [r5, #8]
 800b0a0:	e7eb      	b.n	800b07a <__swsetup_r+0x1e>
 800b0a2:	4b24      	ldr	r3, [pc, #144]	; (800b134 <__swsetup_r+0xd8>)
 800b0a4:	429c      	cmp	r4, r3
 800b0a6:	bf08      	it	eq
 800b0a8:	68ec      	ldreq	r4, [r5, #12]
 800b0aa:	e7e6      	b.n	800b07a <__swsetup_r+0x1e>
 800b0ac:	0758      	lsls	r0, r3, #29
 800b0ae:	d512      	bpl.n	800b0d6 <__swsetup_r+0x7a>
 800b0b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0b2:	b141      	cbz	r1, 800b0c6 <__swsetup_r+0x6a>
 800b0b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0b8:	4299      	cmp	r1, r3
 800b0ba:	d002      	beq.n	800b0c2 <__swsetup_r+0x66>
 800b0bc:	4630      	mov	r0, r6
 800b0be:	f7ff fb2f 	bl	800a720 <_free_r>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	6363      	str	r3, [r4, #52]	; 0x34
 800b0c6:	89a3      	ldrh	r3, [r4, #12]
 800b0c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b0cc:	81a3      	strh	r3, [r4, #12]
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	6063      	str	r3, [r4, #4]
 800b0d2:	6923      	ldr	r3, [r4, #16]
 800b0d4:	6023      	str	r3, [r4, #0]
 800b0d6:	89a3      	ldrh	r3, [r4, #12]
 800b0d8:	f043 0308 	orr.w	r3, r3, #8
 800b0dc:	81a3      	strh	r3, [r4, #12]
 800b0de:	6923      	ldr	r3, [r4, #16]
 800b0e0:	b94b      	cbnz	r3, 800b0f6 <__swsetup_r+0x9a>
 800b0e2:	89a3      	ldrh	r3, [r4, #12]
 800b0e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b0e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0ec:	d003      	beq.n	800b0f6 <__swsetup_r+0x9a>
 800b0ee:	4621      	mov	r1, r4
 800b0f0:	4630      	mov	r0, r6
 800b0f2:	f000 fa05 	bl	800b500 <__smakebuf_r>
 800b0f6:	89a0      	ldrh	r0, [r4, #12]
 800b0f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b0fc:	f010 0301 	ands.w	r3, r0, #1
 800b100:	d00a      	beq.n	800b118 <__swsetup_r+0xbc>
 800b102:	2300      	movs	r3, #0
 800b104:	60a3      	str	r3, [r4, #8]
 800b106:	6963      	ldr	r3, [r4, #20]
 800b108:	425b      	negs	r3, r3
 800b10a:	61a3      	str	r3, [r4, #24]
 800b10c:	6923      	ldr	r3, [r4, #16]
 800b10e:	b943      	cbnz	r3, 800b122 <__swsetup_r+0xc6>
 800b110:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b114:	d1ba      	bne.n	800b08c <__swsetup_r+0x30>
 800b116:	bd70      	pop	{r4, r5, r6, pc}
 800b118:	0781      	lsls	r1, r0, #30
 800b11a:	bf58      	it	pl
 800b11c:	6963      	ldrpl	r3, [r4, #20]
 800b11e:	60a3      	str	r3, [r4, #8]
 800b120:	e7f4      	b.n	800b10c <__swsetup_r+0xb0>
 800b122:	2000      	movs	r0, #0
 800b124:	e7f7      	b.n	800b116 <__swsetup_r+0xba>
 800b126:	bf00      	nop
 800b128:	20000088 	.word	0x20000088
 800b12c:	0800c014 	.word	0x0800c014
 800b130:	0800c034 	.word	0x0800c034
 800b134:	0800bff4 	.word	0x0800bff4

0800b138 <abort>:
 800b138:	2006      	movs	r0, #6
 800b13a:	b508      	push	{r3, lr}
 800b13c:	f000 fa50 	bl	800b5e0 <raise>
 800b140:	2001      	movs	r0, #1
 800b142:	f7f6 fde4 	bl	8001d0e <_exit>
	...

0800b148 <__sflush_r>:
 800b148:	898a      	ldrh	r2, [r1, #12]
 800b14a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b14c:	4605      	mov	r5, r0
 800b14e:	0710      	lsls	r0, r2, #28
 800b150:	460c      	mov	r4, r1
 800b152:	d457      	bmi.n	800b204 <__sflush_r+0xbc>
 800b154:	684b      	ldr	r3, [r1, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	dc04      	bgt.n	800b164 <__sflush_r+0x1c>
 800b15a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	dc01      	bgt.n	800b164 <__sflush_r+0x1c>
 800b160:	2000      	movs	r0, #0
 800b162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b164:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b166:	2e00      	cmp	r6, #0
 800b168:	d0fa      	beq.n	800b160 <__sflush_r+0x18>
 800b16a:	2300      	movs	r3, #0
 800b16c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b170:	682f      	ldr	r7, [r5, #0]
 800b172:	602b      	str	r3, [r5, #0]
 800b174:	d032      	beq.n	800b1dc <__sflush_r+0x94>
 800b176:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b178:	89a3      	ldrh	r3, [r4, #12]
 800b17a:	075a      	lsls	r2, r3, #29
 800b17c:	d505      	bpl.n	800b18a <__sflush_r+0x42>
 800b17e:	6863      	ldr	r3, [r4, #4]
 800b180:	1ac0      	subs	r0, r0, r3
 800b182:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b184:	b10b      	cbz	r3, 800b18a <__sflush_r+0x42>
 800b186:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b188:	1ac0      	subs	r0, r0, r3
 800b18a:	2300      	movs	r3, #0
 800b18c:	4602      	mov	r2, r0
 800b18e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b190:	4628      	mov	r0, r5
 800b192:	6a21      	ldr	r1, [r4, #32]
 800b194:	47b0      	blx	r6
 800b196:	1c43      	adds	r3, r0, #1
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	d106      	bne.n	800b1aa <__sflush_r+0x62>
 800b19c:	6829      	ldr	r1, [r5, #0]
 800b19e:	291d      	cmp	r1, #29
 800b1a0:	d82c      	bhi.n	800b1fc <__sflush_r+0xb4>
 800b1a2:	4a29      	ldr	r2, [pc, #164]	; (800b248 <__sflush_r+0x100>)
 800b1a4:	40ca      	lsrs	r2, r1
 800b1a6:	07d6      	lsls	r6, r2, #31
 800b1a8:	d528      	bpl.n	800b1fc <__sflush_r+0xb4>
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	6062      	str	r2, [r4, #4]
 800b1ae:	6922      	ldr	r2, [r4, #16]
 800b1b0:	04d9      	lsls	r1, r3, #19
 800b1b2:	6022      	str	r2, [r4, #0]
 800b1b4:	d504      	bpl.n	800b1c0 <__sflush_r+0x78>
 800b1b6:	1c42      	adds	r2, r0, #1
 800b1b8:	d101      	bne.n	800b1be <__sflush_r+0x76>
 800b1ba:	682b      	ldr	r3, [r5, #0]
 800b1bc:	b903      	cbnz	r3, 800b1c0 <__sflush_r+0x78>
 800b1be:	6560      	str	r0, [r4, #84]	; 0x54
 800b1c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1c2:	602f      	str	r7, [r5, #0]
 800b1c4:	2900      	cmp	r1, #0
 800b1c6:	d0cb      	beq.n	800b160 <__sflush_r+0x18>
 800b1c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b1cc:	4299      	cmp	r1, r3
 800b1ce:	d002      	beq.n	800b1d6 <__sflush_r+0x8e>
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	f7ff faa5 	bl	800a720 <_free_r>
 800b1d6:	2000      	movs	r0, #0
 800b1d8:	6360      	str	r0, [r4, #52]	; 0x34
 800b1da:	e7c2      	b.n	800b162 <__sflush_r+0x1a>
 800b1dc:	6a21      	ldr	r1, [r4, #32]
 800b1de:	2301      	movs	r3, #1
 800b1e0:	4628      	mov	r0, r5
 800b1e2:	47b0      	blx	r6
 800b1e4:	1c41      	adds	r1, r0, #1
 800b1e6:	d1c7      	bne.n	800b178 <__sflush_r+0x30>
 800b1e8:	682b      	ldr	r3, [r5, #0]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d0c4      	beq.n	800b178 <__sflush_r+0x30>
 800b1ee:	2b1d      	cmp	r3, #29
 800b1f0:	d001      	beq.n	800b1f6 <__sflush_r+0xae>
 800b1f2:	2b16      	cmp	r3, #22
 800b1f4:	d101      	bne.n	800b1fa <__sflush_r+0xb2>
 800b1f6:	602f      	str	r7, [r5, #0]
 800b1f8:	e7b2      	b.n	800b160 <__sflush_r+0x18>
 800b1fa:	89a3      	ldrh	r3, [r4, #12]
 800b1fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b200:	81a3      	strh	r3, [r4, #12]
 800b202:	e7ae      	b.n	800b162 <__sflush_r+0x1a>
 800b204:	690f      	ldr	r7, [r1, #16]
 800b206:	2f00      	cmp	r7, #0
 800b208:	d0aa      	beq.n	800b160 <__sflush_r+0x18>
 800b20a:	0793      	lsls	r3, r2, #30
 800b20c:	bf18      	it	ne
 800b20e:	2300      	movne	r3, #0
 800b210:	680e      	ldr	r6, [r1, #0]
 800b212:	bf08      	it	eq
 800b214:	694b      	ldreq	r3, [r1, #20]
 800b216:	1bf6      	subs	r6, r6, r7
 800b218:	600f      	str	r7, [r1, #0]
 800b21a:	608b      	str	r3, [r1, #8]
 800b21c:	2e00      	cmp	r6, #0
 800b21e:	dd9f      	ble.n	800b160 <__sflush_r+0x18>
 800b220:	4633      	mov	r3, r6
 800b222:	463a      	mov	r2, r7
 800b224:	4628      	mov	r0, r5
 800b226:	6a21      	ldr	r1, [r4, #32]
 800b228:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800b22c:	47e0      	blx	ip
 800b22e:	2800      	cmp	r0, #0
 800b230:	dc06      	bgt.n	800b240 <__sflush_r+0xf8>
 800b232:	89a3      	ldrh	r3, [r4, #12]
 800b234:	f04f 30ff 	mov.w	r0, #4294967295
 800b238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b23c:	81a3      	strh	r3, [r4, #12]
 800b23e:	e790      	b.n	800b162 <__sflush_r+0x1a>
 800b240:	4407      	add	r7, r0
 800b242:	1a36      	subs	r6, r6, r0
 800b244:	e7ea      	b.n	800b21c <__sflush_r+0xd4>
 800b246:	bf00      	nop
 800b248:	20400001 	.word	0x20400001

0800b24c <_fflush_r>:
 800b24c:	b538      	push	{r3, r4, r5, lr}
 800b24e:	690b      	ldr	r3, [r1, #16]
 800b250:	4605      	mov	r5, r0
 800b252:	460c      	mov	r4, r1
 800b254:	b913      	cbnz	r3, 800b25c <_fflush_r+0x10>
 800b256:	2500      	movs	r5, #0
 800b258:	4628      	mov	r0, r5
 800b25a:	bd38      	pop	{r3, r4, r5, pc}
 800b25c:	b118      	cbz	r0, 800b266 <_fflush_r+0x1a>
 800b25e:	6983      	ldr	r3, [r0, #24]
 800b260:	b90b      	cbnz	r3, 800b266 <_fflush_r+0x1a>
 800b262:	f000 f887 	bl	800b374 <__sinit>
 800b266:	4b14      	ldr	r3, [pc, #80]	; (800b2b8 <_fflush_r+0x6c>)
 800b268:	429c      	cmp	r4, r3
 800b26a:	d11b      	bne.n	800b2a4 <_fflush_r+0x58>
 800b26c:	686c      	ldr	r4, [r5, #4]
 800b26e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d0ef      	beq.n	800b256 <_fflush_r+0xa>
 800b276:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b278:	07d0      	lsls	r0, r2, #31
 800b27a:	d404      	bmi.n	800b286 <_fflush_r+0x3a>
 800b27c:	0599      	lsls	r1, r3, #22
 800b27e:	d402      	bmi.n	800b286 <_fflush_r+0x3a>
 800b280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b282:	f000 f915 	bl	800b4b0 <__retarget_lock_acquire_recursive>
 800b286:	4628      	mov	r0, r5
 800b288:	4621      	mov	r1, r4
 800b28a:	f7ff ff5d 	bl	800b148 <__sflush_r>
 800b28e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b290:	4605      	mov	r5, r0
 800b292:	07da      	lsls	r2, r3, #31
 800b294:	d4e0      	bmi.n	800b258 <_fflush_r+0xc>
 800b296:	89a3      	ldrh	r3, [r4, #12]
 800b298:	059b      	lsls	r3, r3, #22
 800b29a:	d4dd      	bmi.n	800b258 <_fflush_r+0xc>
 800b29c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b29e:	f000 f908 	bl	800b4b2 <__retarget_lock_release_recursive>
 800b2a2:	e7d9      	b.n	800b258 <_fflush_r+0xc>
 800b2a4:	4b05      	ldr	r3, [pc, #20]	; (800b2bc <_fflush_r+0x70>)
 800b2a6:	429c      	cmp	r4, r3
 800b2a8:	d101      	bne.n	800b2ae <_fflush_r+0x62>
 800b2aa:	68ac      	ldr	r4, [r5, #8]
 800b2ac:	e7df      	b.n	800b26e <_fflush_r+0x22>
 800b2ae:	4b04      	ldr	r3, [pc, #16]	; (800b2c0 <_fflush_r+0x74>)
 800b2b0:	429c      	cmp	r4, r3
 800b2b2:	bf08      	it	eq
 800b2b4:	68ec      	ldreq	r4, [r5, #12]
 800b2b6:	e7da      	b.n	800b26e <_fflush_r+0x22>
 800b2b8:	0800c014 	.word	0x0800c014
 800b2bc:	0800c034 	.word	0x0800c034
 800b2c0:	0800bff4 	.word	0x0800bff4

0800b2c4 <std>:
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	b510      	push	{r4, lr}
 800b2c8:	4604      	mov	r4, r0
 800b2ca:	e9c0 3300 	strd	r3, r3, [r0]
 800b2ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b2d2:	6083      	str	r3, [r0, #8]
 800b2d4:	8181      	strh	r1, [r0, #12]
 800b2d6:	6643      	str	r3, [r0, #100]	; 0x64
 800b2d8:	81c2      	strh	r2, [r0, #14]
 800b2da:	6183      	str	r3, [r0, #24]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	2208      	movs	r2, #8
 800b2e0:	305c      	adds	r0, #92	; 0x5c
 800b2e2:	f7fb fe1d 	bl	8006f20 <memset>
 800b2e6:	4b05      	ldr	r3, [pc, #20]	; (800b2fc <std+0x38>)
 800b2e8:	6224      	str	r4, [r4, #32]
 800b2ea:	6263      	str	r3, [r4, #36]	; 0x24
 800b2ec:	4b04      	ldr	r3, [pc, #16]	; (800b300 <std+0x3c>)
 800b2ee:	62a3      	str	r3, [r4, #40]	; 0x28
 800b2f0:	4b04      	ldr	r3, [pc, #16]	; (800b304 <std+0x40>)
 800b2f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b2f4:	4b04      	ldr	r3, [pc, #16]	; (800b308 <std+0x44>)
 800b2f6:	6323      	str	r3, [r4, #48]	; 0x30
 800b2f8:	bd10      	pop	{r4, pc}
 800b2fa:	bf00      	nop
 800b2fc:	0800b619 	.word	0x0800b619
 800b300:	0800b63b 	.word	0x0800b63b
 800b304:	0800b673 	.word	0x0800b673
 800b308:	0800b697 	.word	0x0800b697

0800b30c <_cleanup_r>:
 800b30c:	4901      	ldr	r1, [pc, #4]	; (800b314 <_cleanup_r+0x8>)
 800b30e:	f000 b8af 	b.w	800b470 <_fwalk_reent>
 800b312:	bf00      	nop
 800b314:	0800b24d 	.word	0x0800b24d

0800b318 <__sfmoreglue>:
 800b318:	2268      	movs	r2, #104	; 0x68
 800b31a:	b570      	push	{r4, r5, r6, lr}
 800b31c:	1e4d      	subs	r5, r1, #1
 800b31e:	4355      	muls	r5, r2
 800b320:	460e      	mov	r6, r1
 800b322:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b326:	f7ff fa63 	bl	800a7f0 <_malloc_r>
 800b32a:	4604      	mov	r4, r0
 800b32c:	b140      	cbz	r0, 800b340 <__sfmoreglue+0x28>
 800b32e:	2100      	movs	r1, #0
 800b330:	e9c0 1600 	strd	r1, r6, [r0]
 800b334:	300c      	adds	r0, #12
 800b336:	60a0      	str	r0, [r4, #8]
 800b338:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b33c:	f7fb fdf0 	bl	8006f20 <memset>
 800b340:	4620      	mov	r0, r4
 800b342:	bd70      	pop	{r4, r5, r6, pc}

0800b344 <__sfp_lock_acquire>:
 800b344:	4801      	ldr	r0, [pc, #4]	; (800b34c <__sfp_lock_acquire+0x8>)
 800b346:	f000 b8b3 	b.w	800b4b0 <__retarget_lock_acquire_recursive>
 800b34a:	bf00      	nop
 800b34c:	200004fd 	.word	0x200004fd

0800b350 <__sfp_lock_release>:
 800b350:	4801      	ldr	r0, [pc, #4]	; (800b358 <__sfp_lock_release+0x8>)
 800b352:	f000 b8ae 	b.w	800b4b2 <__retarget_lock_release_recursive>
 800b356:	bf00      	nop
 800b358:	200004fd 	.word	0x200004fd

0800b35c <__sinit_lock_acquire>:
 800b35c:	4801      	ldr	r0, [pc, #4]	; (800b364 <__sinit_lock_acquire+0x8>)
 800b35e:	f000 b8a7 	b.w	800b4b0 <__retarget_lock_acquire_recursive>
 800b362:	bf00      	nop
 800b364:	200004fe 	.word	0x200004fe

0800b368 <__sinit_lock_release>:
 800b368:	4801      	ldr	r0, [pc, #4]	; (800b370 <__sinit_lock_release+0x8>)
 800b36a:	f000 b8a2 	b.w	800b4b2 <__retarget_lock_release_recursive>
 800b36e:	bf00      	nop
 800b370:	200004fe 	.word	0x200004fe

0800b374 <__sinit>:
 800b374:	b510      	push	{r4, lr}
 800b376:	4604      	mov	r4, r0
 800b378:	f7ff fff0 	bl	800b35c <__sinit_lock_acquire>
 800b37c:	69a3      	ldr	r3, [r4, #24]
 800b37e:	b11b      	cbz	r3, 800b388 <__sinit+0x14>
 800b380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b384:	f7ff bff0 	b.w	800b368 <__sinit_lock_release>
 800b388:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b38c:	6523      	str	r3, [r4, #80]	; 0x50
 800b38e:	4b13      	ldr	r3, [pc, #76]	; (800b3dc <__sinit+0x68>)
 800b390:	4a13      	ldr	r2, [pc, #76]	; (800b3e0 <__sinit+0x6c>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	62a2      	str	r2, [r4, #40]	; 0x28
 800b396:	42a3      	cmp	r3, r4
 800b398:	bf08      	it	eq
 800b39a:	2301      	moveq	r3, #1
 800b39c:	4620      	mov	r0, r4
 800b39e:	bf08      	it	eq
 800b3a0:	61a3      	streq	r3, [r4, #24]
 800b3a2:	f000 f81f 	bl	800b3e4 <__sfp>
 800b3a6:	6060      	str	r0, [r4, #4]
 800b3a8:	4620      	mov	r0, r4
 800b3aa:	f000 f81b 	bl	800b3e4 <__sfp>
 800b3ae:	60a0      	str	r0, [r4, #8]
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f000 f817 	bl	800b3e4 <__sfp>
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	2104      	movs	r1, #4
 800b3ba:	60e0      	str	r0, [r4, #12]
 800b3bc:	6860      	ldr	r0, [r4, #4]
 800b3be:	f7ff ff81 	bl	800b2c4 <std>
 800b3c2:	2201      	movs	r2, #1
 800b3c4:	2109      	movs	r1, #9
 800b3c6:	68a0      	ldr	r0, [r4, #8]
 800b3c8:	f7ff ff7c 	bl	800b2c4 <std>
 800b3cc:	2202      	movs	r2, #2
 800b3ce:	2112      	movs	r1, #18
 800b3d0:	68e0      	ldr	r0, [r4, #12]
 800b3d2:	f7ff ff77 	bl	800b2c4 <std>
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	61a3      	str	r3, [r4, #24]
 800b3da:	e7d1      	b.n	800b380 <__sinit+0xc>
 800b3dc:	0800bbac 	.word	0x0800bbac
 800b3e0:	0800b30d 	.word	0x0800b30d

0800b3e4 <__sfp>:
 800b3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3e6:	4607      	mov	r7, r0
 800b3e8:	f7ff ffac 	bl	800b344 <__sfp_lock_acquire>
 800b3ec:	4b1e      	ldr	r3, [pc, #120]	; (800b468 <__sfp+0x84>)
 800b3ee:	681e      	ldr	r6, [r3, #0]
 800b3f0:	69b3      	ldr	r3, [r6, #24]
 800b3f2:	b913      	cbnz	r3, 800b3fa <__sfp+0x16>
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f7ff ffbd 	bl	800b374 <__sinit>
 800b3fa:	3648      	adds	r6, #72	; 0x48
 800b3fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b400:	3b01      	subs	r3, #1
 800b402:	d503      	bpl.n	800b40c <__sfp+0x28>
 800b404:	6833      	ldr	r3, [r6, #0]
 800b406:	b30b      	cbz	r3, 800b44c <__sfp+0x68>
 800b408:	6836      	ldr	r6, [r6, #0]
 800b40a:	e7f7      	b.n	800b3fc <__sfp+0x18>
 800b40c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b410:	b9d5      	cbnz	r5, 800b448 <__sfp+0x64>
 800b412:	4b16      	ldr	r3, [pc, #88]	; (800b46c <__sfp+0x88>)
 800b414:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b418:	60e3      	str	r3, [r4, #12]
 800b41a:	6665      	str	r5, [r4, #100]	; 0x64
 800b41c:	f000 f847 	bl	800b4ae <__retarget_lock_init_recursive>
 800b420:	f7ff ff96 	bl	800b350 <__sfp_lock_release>
 800b424:	2208      	movs	r2, #8
 800b426:	4629      	mov	r1, r5
 800b428:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b42c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b430:	6025      	str	r5, [r4, #0]
 800b432:	61a5      	str	r5, [r4, #24]
 800b434:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b438:	f7fb fd72 	bl	8006f20 <memset>
 800b43c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b440:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b444:	4620      	mov	r0, r4
 800b446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b448:	3468      	adds	r4, #104	; 0x68
 800b44a:	e7d9      	b.n	800b400 <__sfp+0x1c>
 800b44c:	2104      	movs	r1, #4
 800b44e:	4638      	mov	r0, r7
 800b450:	f7ff ff62 	bl	800b318 <__sfmoreglue>
 800b454:	4604      	mov	r4, r0
 800b456:	6030      	str	r0, [r6, #0]
 800b458:	2800      	cmp	r0, #0
 800b45a:	d1d5      	bne.n	800b408 <__sfp+0x24>
 800b45c:	f7ff ff78 	bl	800b350 <__sfp_lock_release>
 800b460:	230c      	movs	r3, #12
 800b462:	603b      	str	r3, [r7, #0]
 800b464:	e7ee      	b.n	800b444 <__sfp+0x60>
 800b466:	bf00      	nop
 800b468:	0800bbac 	.word	0x0800bbac
 800b46c:	ffff0001 	.word	0xffff0001

0800b470 <_fwalk_reent>:
 800b470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b474:	4606      	mov	r6, r0
 800b476:	4688      	mov	r8, r1
 800b478:	2700      	movs	r7, #0
 800b47a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b47e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b482:	f1b9 0901 	subs.w	r9, r9, #1
 800b486:	d505      	bpl.n	800b494 <_fwalk_reent+0x24>
 800b488:	6824      	ldr	r4, [r4, #0]
 800b48a:	2c00      	cmp	r4, #0
 800b48c:	d1f7      	bne.n	800b47e <_fwalk_reent+0xe>
 800b48e:	4638      	mov	r0, r7
 800b490:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b494:	89ab      	ldrh	r3, [r5, #12]
 800b496:	2b01      	cmp	r3, #1
 800b498:	d907      	bls.n	800b4aa <_fwalk_reent+0x3a>
 800b49a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	d003      	beq.n	800b4aa <_fwalk_reent+0x3a>
 800b4a2:	4629      	mov	r1, r5
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	47c0      	blx	r8
 800b4a8:	4307      	orrs	r7, r0
 800b4aa:	3568      	adds	r5, #104	; 0x68
 800b4ac:	e7e9      	b.n	800b482 <_fwalk_reent+0x12>

0800b4ae <__retarget_lock_init_recursive>:
 800b4ae:	4770      	bx	lr

0800b4b0 <__retarget_lock_acquire_recursive>:
 800b4b0:	4770      	bx	lr

0800b4b2 <__retarget_lock_release_recursive>:
 800b4b2:	4770      	bx	lr

0800b4b4 <__swhatbuf_r>:
 800b4b4:	b570      	push	{r4, r5, r6, lr}
 800b4b6:	460e      	mov	r6, r1
 800b4b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4bc:	4614      	mov	r4, r2
 800b4be:	2900      	cmp	r1, #0
 800b4c0:	461d      	mov	r5, r3
 800b4c2:	b096      	sub	sp, #88	; 0x58
 800b4c4:	da08      	bge.n	800b4d8 <__swhatbuf_r+0x24>
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b4cc:	602a      	str	r2, [r5, #0]
 800b4ce:	061a      	lsls	r2, r3, #24
 800b4d0:	d410      	bmi.n	800b4f4 <__swhatbuf_r+0x40>
 800b4d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4d6:	e00e      	b.n	800b4f6 <__swhatbuf_r+0x42>
 800b4d8:	466a      	mov	r2, sp
 800b4da:	f000 f903 	bl	800b6e4 <_fstat_r>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	dbf1      	blt.n	800b4c6 <__swhatbuf_r+0x12>
 800b4e2:	9a01      	ldr	r2, [sp, #4]
 800b4e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b4e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b4ec:	425a      	negs	r2, r3
 800b4ee:	415a      	adcs	r2, r3
 800b4f0:	602a      	str	r2, [r5, #0]
 800b4f2:	e7ee      	b.n	800b4d2 <__swhatbuf_r+0x1e>
 800b4f4:	2340      	movs	r3, #64	; 0x40
 800b4f6:	2000      	movs	r0, #0
 800b4f8:	6023      	str	r3, [r4, #0]
 800b4fa:	b016      	add	sp, #88	; 0x58
 800b4fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b500 <__smakebuf_r>:
 800b500:	898b      	ldrh	r3, [r1, #12]
 800b502:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b504:	079d      	lsls	r5, r3, #30
 800b506:	4606      	mov	r6, r0
 800b508:	460c      	mov	r4, r1
 800b50a:	d507      	bpl.n	800b51c <__smakebuf_r+0x1c>
 800b50c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b510:	6023      	str	r3, [r4, #0]
 800b512:	6123      	str	r3, [r4, #16]
 800b514:	2301      	movs	r3, #1
 800b516:	6163      	str	r3, [r4, #20]
 800b518:	b002      	add	sp, #8
 800b51a:	bd70      	pop	{r4, r5, r6, pc}
 800b51c:	466a      	mov	r2, sp
 800b51e:	ab01      	add	r3, sp, #4
 800b520:	f7ff ffc8 	bl	800b4b4 <__swhatbuf_r>
 800b524:	9900      	ldr	r1, [sp, #0]
 800b526:	4605      	mov	r5, r0
 800b528:	4630      	mov	r0, r6
 800b52a:	f7ff f961 	bl	800a7f0 <_malloc_r>
 800b52e:	b948      	cbnz	r0, 800b544 <__smakebuf_r+0x44>
 800b530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b534:	059a      	lsls	r2, r3, #22
 800b536:	d4ef      	bmi.n	800b518 <__smakebuf_r+0x18>
 800b538:	f023 0303 	bic.w	r3, r3, #3
 800b53c:	f043 0302 	orr.w	r3, r3, #2
 800b540:	81a3      	strh	r3, [r4, #12]
 800b542:	e7e3      	b.n	800b50c <__smakebuf_r+0xc>
 800b544:	4b0d      	ldr	r3, [pc, #52]	; (800b57c <__smakebuf_r+0x7c>)
 800b546:	62b3      	str	r3, [r6, #40]	; 0x28
 800b548:	89a3      	ldrh	r3, [r4, #12]
 800b54a:	6020      	str	r0, [r4, #0]
 800b54c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b550:	81a3      	strh	r3, [r4, #12]
 800b552:	9b00      	ldr	r3, [sp, #0]
 800b554:	6120      	str	r0, [r4, #16]
 800b556:	6163      	str	r3, [r4, #20]
 800b558:	9b01      	ldr	r3, [sp, #4]
 800b55a:	b15b      	cbz	r3, 800b574 <__smakebuf_r+0x74>
 800b55c:	4630      	mov	r0, r6
 800b55e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b562:	f000 f8d1 	bl	800b708 <_isatty_r>
 800b566:	b128      	cbz	r0, 800b574 <__smakebuf_r+0x74>
 800b568:	89a3      	ldrh	r3, [r4, #12]
 800b56a:	f023 0303 	bic.w	r3, r3, #3
 800b56e:	f043 0301 	orr.w	r3, r3, #1
 800b572:	81a3      	strh	r3, [r4, #12]
 800b574:	89a0      	ldrh	r0, [r4, #12]
 800b576:	4305      	orrs	r5, r0
 800b578:	81a5      	strh	r5, [r4, #12]
 800b57a:	e7cd      	b.n	800b518 <__smakebuf_r+0x18>
 800b57c:	0800b30d 	.word	0x0800b30d

0800b580 <_malloc_usable_size_r>:
 800b580:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b584:	1f18      	subs	r0, r3, #4
 800b586:	2b00      	cmp	r3, #0
 800b588:	bfbc      	itt	lt
 800b58a:	580b      	ldrlt	r3, [r1, r0]
 800b58c:	18c0      	addlt	r0, r0, r3
 800b58e:	4770      	bx	lr

0800b590 <_raise_r>:
 800b590:	291f      	cmp	r1, #31
 800b592:	b538      	push	{r3, r4, r5, lr}
 800b594:	4604      	mov	r4, r0
 800b596:	460d      	mov	r5, r1
 800b598:	d904      	bls.n	800b5a4 <_raise_r+0x14>
 800b59a:	2316      	movs	r3, #22
 800b59c:	6003      	str	r3, [r0, #0]
 800b59e:	f04f 30ff 	mov.w	r0, #4294967295
 800b5a2:	bd38      	pop	{r3, r4, r5, pc}
 800b5a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b5a6:	b112      	cbz	r2, 800b5ae <_raise_r+0x1e>
 800b5a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5ac:	b94b      	cbnz	r3, 800b5c2 <_raise_r+0x32>
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	f000 f830 	bl	800b614 <_getpid_r>
 800b5b4:	462a      	mov	r2, r5
 800b5b6:	4601      	mov	r1, r0
 800b5b8:	4620      	mov	r0, r4
 800b5ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5be:	f000 b817 	b.w	800b5f0 <_kill_r>
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	d00a      	beq.n	800b5dc <_raise_r+0x4c>
 800b5c6:	1c59      	adds	r1, r3, #1
 800b5c8:	d103      	bne.n	800b5d2 <_raise_r+0x42>
 800b5ca:	2316      	movs	r3, #22
 800b5cc:	6003      	str	r3, [r0, #0]
 800b5ce:	2001      	movs	r0, #1
 800b5d0:	e7e7      	b.n	800b5a2 <_raise_r+0x12>
 800b5d2:	2400      	movs	r4, #0
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b5da:	4798      	blx	r3
 800b5dc:	2000      	movs	r0, #0
 800b5de:	e7e0      	b.n	800b5a2 <_raise_r+0x12>

0800b5e0 <raise>:
 800b5e0:	4b02      	ldr	r3, [pc, #8]	; (800b5ec <raise+0xc>)
 800b5e2:	4601      	mov	r1, r0
 800b5e4:	6818      	ldr	r0, [r3, #0]
 800b5e6:	f7ff bfd3 	b.w	800b590 <_raise_r>
 800b5ea:	bf00      	nop
 800b5ec:	20000088 	.word	0x20000088

0800b5f0 <_kill_r>:
 800b5f0:	b538      	push	{r3, r4, r5, lr}
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	4d06      	ldr	r5, [pc, #24]	; (800b610 <_kill_r+0x20>)
 800b5f6:	4604      	mov	r4, r0
 800b5f8:	4608      	mov	r0, r1
 800b5fa:	4611      	mov	r1, r2
 800b5fc:	602b      	str	r3, [r5, #0]
 800b5fe:	f7f6 fb76 	bl	8001cee <_kill>
 800b602:	1c43      	adds	r3, r0, #1
 800b604:	d102      	bne.n	800b60c <_kill_r+0x1c>
 800b606:	682b      	ldr	r3, [r5, #0]
 800b608:	b103      	cbz	r3, 800b60c <_kill_r+0x1c>
 800b60a:	6023      	str	r3, [r4, #0]
 800b60c:	bd38      	pop	{r3, r4, r5, pc}
 800b60e:	bf00      	nop
 800b610:	200004f8 	.word	0x200004f8

0800b614 <_getpid_r>:
 800b614:	f7f6 bb64 	b.w	8001ce0 <_getpid>

0800b618 <__sread>:
 800b618:	b510      	push	{r4, lr}
 800b61a:	460c      	mov	r4, r1
 800b61c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b620:	f000 f894 	bl	800b74c <_read_r>
 800b624:	2800      	cmp	r0, #0
 800b626:	bfab      	itete	ge
 800b628:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b62a:	89a3      	ldrhlt	r3, [r4, #12]
 800b62c:	181b      	addge	r3, r3, r0
 800b62e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b632:	bfac      	ite	ge
 800b634:	6563      	strge	r3, [r4, #84]	; 0x54
 800b636:	81a3      	strhlt	r3, [r4, #12]
 800b638:	bd10      	pop	{r4, pc}

0800b63a <__swrite>:
 800b63a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b63e:	461f      	mov	r7, r3
 800b640:	898b      	ldrh	r3, [r1, #12]
 800b642:	4605      	mov	r5, r0
 800b644:	05db      	lsls	r3, r3, #23
 800b646:	460c      	mov	r4, r1
 800b648:	4616      	mov	r6, r2
 800b64a:	d505      	bpl.n	800b658 <__swrite+0x1e>
 800b64c:	2302      	movs	r3, #2
 800b64e:	2200      	movs	r2, #0
 800b650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b654:	f000 f868 	bl	800b728 <_lseek_r>
 800b658:	89a3      	ldrh	r3, [r4, #12]
 800b65a:	4632      	mov	r2, r6
 800b65c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b660:	81a3      	strh	r3, [r4, #12]
 800b662:	4628      	mov	r0, r5
 800b664:	463b      	mov	r3, r7
 800b666:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b66a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b66e:	f000 b817 	b.w	800b6a0 <_write_r>

0800b672 <__sseek>:
 800b672:	b510      	push	{r4, lr}
 800b674:	460c      	mov	r4, r1
 800b676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b67a:	f000 f855 	bl	800b728 <_lseek_r>
 800b67e:	1c43      	adds	r3, r0, #1
 800b680:	89a3      	ldrh	r3, [r4, #12]
 800b682:	bf15      	itete	ne
 800b684:	6560      	strne	r0, [r4, #84]	; 0x54
 800b686:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b68a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b68e:	81a3      	strheq	r3, [r4, #12]
 800b690:	bf18      	it	ne
 800b692:	81a3      	strhne	r3, [r4, #12]
 800b694:	bd10      	pop	{r4, pc}

0800b696 <__sclose>:
 800b696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b69a:	f000 b813 	b.w	800b6c4 <_close_r>
	...

0800b6a0 <_write_r>:
 800b6a0:	b538      	push	{r3, r4, r5, lr}
 800b6a2:	4604      	mov	r4, r0
 800b6a4:	4608      	mov	r0, r1
 800b6a6:	4611      	mov	r1, r2
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	4d05      	ldr	r5, [pc, #20]	; (800b6c0 <_write_r+0x20>)
 800b6ac:	602a      	str	r2, [r5, #0]
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	f7f6 fb54 	bl	8001d5c <_write>
 800b6b4:	1c43      	adds	r3, r0, #1
 800b6b6:	d102      	bne.n	800b6be <_write_r+0x1e>
 800b6b8:	682b      	ldr	r3, [r5, #0]
 800b6ba:	b103      	cbz	r3, 800b6be <_write_r+0x1e>
 800b6bc:	6023      	str	r3, [r4, #0]
 800b6be:	bd38      	pop	{r3, r4, r5, pc}
 800b6c0:	200004f8 	.word	0x200004f8

0800b6c4 <_close_r>:
 800b6c4:	b538      	push	{r3, r4, r5, lr}
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	4d05      	ldr	r5, [pc, #20]	; (800b6e0 <_close_r+0x1c>)
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	4608      	mov	r0, r1
 800b6ce:	602b      	str	r3, [r5, #0]
 800b6d0:	f7f6 fb60 	bl	8001d94 <_close>
 800b6d4:	1c43      	adds	r3, r0, #1
 800b6d6:	d102      	bne.n	800b6de <_close_r+0x1a>
 800b6d8:	682b      	ldr	r3, [r5, #0]
 800b6da:	b103      	cbz	r3, 800b6de <_close_r+0x1a>
 800b6dc:	6023      	str	r3, [r4, #0]
 800b6de:	bd38      	pop	{r3, r4, r5, pc}
 800b6e0:	200004f8 	.word	0x200004f8

0800b6e4 <_fstat_r>:
 800b6e4:	b538      	push	{r3, r4, r5, lr}
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	4d06      	ldr	r5, [pc, #24]	; (800b704 <_fstat_r+0x20>)
 800b6ea:	4604      	mov	r4, r0
 800b6ec:	4608      	mov	r0, r1
 800b6ee:	4611      	mov	r1, r2
 800b6f0:	602b      	str	r3, [r5, #0]
 800b6f2:	f7f6 fb5a 	bl	8001daa <_fstat>
 800b6f6:	1c43      	adds	r3, r0, #1
 800b6f8:	d102      	bne.n	800b700 <_fstat_r+0x1c>
 800b6fa:	682b      	ldr	r3, [r5, #0]
 800b6fc:	b103      	cbz	r3, 800b700 <_fstat_r+0x1c>
 800b6fe:	6023      	str	r3, [r4, #0]
 800b700:	bd38      	pop	{r3, r4, r5, pc}
 800b702:	bf00      	nop
 800b704:	200004f8 	.word	0x200004f8

0800b708 <_isatty_r>:
 800b708:	b538      	push	{r3, r4, r5, lr}
 800b70a:	2300      	movs	r3, #0
 800b70c:	4d05      	ldr	r5, [pc, #20]	; (800b724 <_isatty_r+0x1c>)
 800b70e:	4604      	mov	r4, r0
 800b710:	4608      	mov	r0, r1
 800b712:	602b      	str	r3, [r5, #0]
 800b714:	f7f6 fb58 	bl	8001dc8 <_isatty>
 800b718:	1c43      	adds	r3, r0, #1
 800b71a:	d102      	bne.n	800b722 <_isatty_r+0x1a>
 800b71c:	682b      	ldr	r3, [r5, #0]
 800b71e:	b103      	cbz	r3, 800b722 <_isatty_r+0x1a>
 800b720:	6023      	str	r3, [r4, #0]
 800b722:	bd38      	pop	{r3, r4, r5, pc}
 800b724:	200004f8 	.word	0x200004f8

0800b728 <_lseek_r>:
 800b728:	b538      	push	{r3, r4, r5, lr}
 800b72a:	4604      	mov	r4, r0
 800b72c:	4608      	mov	r0, r1
 800b72e:	4611      	mov	r1, r2
 800b730:	2200      	movs	r2, #0
 800b732:	4d05      	ldr	r5, [pc, #20]	; (800b748 <_lseek_r+0x20>)
 800b734:	602a      	str	r2, [r5, #0]
 800b736:	461a      	mov	r2, r3
 800b738:	f7f6 fb50 	bl	8001ddc <_lseek>
 800b73c:	1c43      	adds	r3, r0, #1
 800b73e:	d102      	bne.n	800b746 <_lseek_r+0x1e>
 800b740:	682b      	ldr	r3, [r5, #0]
 800b742:	b103      	cbz	r3, 800b746 <_lseek_r+0x1e>
 800b744:	6023      	str	r3, [r4, #0]
 800b746:	bd38      	pop	{r3, r4, r5, pc}
 800b748:	200004f8 	.word	0x200004f8

0800b74c <_read_r>:
 800b74c:	b538      	push	{r3, r4, r5, lr}
 800b74e:	4604      	mov	r4, r0
 800b750:	4608      	mov	r0, r1
 800b752:	4611      	mov	r1, r2
 800b754:	2200      	movs	r2, #0
 800b756:	4d05      	ldr	r5, [pc, #20]	; (800b76c <_read_r+0x20>)
 800b758:	602a      	str	r2, [r5, #0]
 800b75a:	461a      	mov	r2, r3
 800b75c:	f7f6 fae1 	bl	8001d22 <_read>
 800b760:	1c43      	adds	r3, r0, #1
 800b762:	d102      	bne.n	800b76a <_read_r+0x1e>
 800b764:	682b      	ldr	r3, [r5, #0]
 800b766:	b103      	cbz	r3, 800b76a <_read_r+0x1e>
 800b768:	6023      	str	r3, [r4, #0]
 800b76a:	bd38      	pop	{r3, r4, r5, pc}
 800b76c:	200004f8 	.word	0x200004f8

0800b770 <log10f>:
 800b770:	b538      	push	{r3, r4, r5, lr}
 800b772:	4604      	mov	r4, r0
 800b774:	f000 f824 	bl	800b7c0 <__ieee754_log10f>
 800b778:	4621      	mov	r1, r4
 800b77a:	4605      	mov	r5, r0
 800b77c:	4620      	mov	r0, r4
 800b77e:	f7f5 fcc7 	bl	8001110 <__aeabi_fcmpun>
 800b782:	b970      	cbnz	r0, 800b7a2 <log10f+0x32>
 800b784:	2100      	movs	r1, #0
 800b786:	4620      	mov	r0, r4
 800b788:	f7f5 fca4 	bl	80010d4 <__aeabi_fcmple>
 800b78c:	b148      	cbz	r0, 800b7a2 <log10f+0x32>
 800b78e:	2100      	movs	r1, #0
 800b790:	4620      	mov	r0, r4
 800b792:	f7f5 fc8b 	bl	80010ac <__aeabi_fcmpeq>
 800b796:	b130      	cbz	r0, 800b7a6 <log10f+0x36>
 800b798:	f7fb fb7a 	bl	8006e90 <__errno>
 800b79c:	2322      	movs	r3, #34	; 0x22
 800b79e:	4d06      	ldr	r5, [pc, #24]	; (800b7b8 <log10f+0x48>)
 800b7a0:	6003      	str	r3, [r0, #0]
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	bd38      	pop	{r3, r4, r5, pc}
 800b7a6:	f7fb fb73 	bl	8006e90 <__errno>
 800b7aa:	2321      	movs	r3, #33	; 0x21
 800b7ac:	6003      	str	r3, [r0, #0]
 800b7ae:	4803      	ldr	r0, [pc, #12]	; (800b7bc <log10f+0x4c>)
 800b7b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7b4:	f7fc ba2a 	b.w	8007c0c <nanf>
 800b7b8:	ff800000 	.word	0xff800000
 800b7bc:	0800bff0 	.word	0x0800bff0

0800b7c0 <__ieee754_log10f>:
 800b7c0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800b7c4:	4601      	mov	r1, r0
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	b570      	push	{r4, r5, r6, lr}
 800b7ca:	d105      	bne.n	800b7d8 <__ieee754_log10f+0x18>
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	f04f 404c 	mov.w	r0, #3422552064	; 0xcc000000
 800b7d2:	f7f5 fb8b 	bl	8000eec <__aeabi_fdiv>
 800b7d6:	bd70      	pop	{r4, r5, r6, pc}
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	da03      	bge.n	800b7e4 <__ieee754_log10f+0x24>
 800b7dc:	f7f5 f9c8 	bl	8000b70 <__aeabi_fsub>
 800b7e0:	2100      	movs	r1, #0
 800b7e2:	e7f6      	b.n	800b7d2 <__ieee754_log10f+0x12>
 800b7e4:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800b7e8:	db02      	blt.n	800b7f0 <__ieee754_log10f+0x30>
 800b7ea:	f7f5 f9c3 	bl	8000b74 <__addsf3>
 800b7ee:	e7f2      	b.n	800b7d6 <__ieee754_log10f+0x16>
 800b7f0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800b7f4:	da2d      	bge.n	800b852 <__ieee754_log10f+0x92>
 800b7f6:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800b7fa:	f7f5 fac3 	bl	8000d84 <__aeabi_fmul>
 800b7fe:	f06f 0218 	mvn.w	r2, #24
 800b802:	4603      	mov	r3, r0
 800b804:	15d8      	asrs	r0, r3, #23
 800b806:	387f      	subs	r0, #127	; 0x7f
 800b808:	4410      	add	r0, r2
 800b80a:	0fc6      	lsrs	r6, r0, #31
 800b80c:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800b810:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800b814:	f7f5 fa62 	bl	8000cdc <__aeabi_i2f>
 800b818:	4605      	mov	r5, r0
 800b81a:	f1c6 007f 	rsb	r0, r6, #127	; 0x7f
 800b81e:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800b822:	f000 f81f 	bl	800b864 <__ieee754_logf>
 800b826:	490c      	ldr	r1, [pc, #48]	; (800b858 <__ieee754_log10f+0x98>)
 800b828:	4606      	mov	r6, r0
 800b82a:	4628      	mov	r0, r5
 800b82c:	f7f5 faaa 	bl	8000d84 <__aeabi_fmul>
 800b830:	490a      	ldr	r1, [pc, #40]	; (800b85c <__ieee754_log10f+0x9c>)
 800b832:	4604      	mov	r4, r0
 800b834:	4630      	mov	r0, r6
 800b836:	f7f5 faa5 	bl	8000d84 <__aeabi_fmul>
 800b83a:	4601      	mov	r1, r0
 800b83c:	4620      	mov	r0, r4
 800b83e:	f7f5 f999 	bl	8000b74 <__addsf3>
 800b842:	4907      	ldr	r1, [pc, #28]	; (800b860 <__ieee754_log10f+0xa0>)
 800b844:	4604      	mov	r4, r0
 800b846:	4628      	mov	r0, r5
 800b848:	f7f5 fa9c 	bl	8000d84 <__aeabi_fmul>
 800b84c:	4601      	mov	r1, r0
 800b84e:	4620      	mov	r0, r4
 800b850:	e7cb      	b.n	800b7ea <__ieee754_log10f+0x2a>
 800b852:	2200      	movs	r2, #0
 800b854:	e7d6      	b.n	800b804 <__ieee754_log10f+0x44>
 800b856:	bf00      	nop
 800b858:	355427db 	.word	0x355427db
 800b85c:	3ede5bd9 	.word	0x3ede5bd9
 800b860:	3e9a2080 	.word	0x3e9a2080

0800b864 <__ieee754_logf>:
 800b864:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800b868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b86c:	4601      	mov	r1, r0
 800b86e:	4603      	mov	r3, r0
 800b870:	d106      	bne.n	800b880 <__ieee754_logf+0x1c>
 800b872:	2100      	movs	r1, #0
 800b874:	f04f 404c 	mov.w	r0, #3422552064	; 0xcc000000
 800b878:	f7f5 fb38 	bl	8000eec <__aeabi_fdiv>
 800b87c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b880:	2800      	cmp	r0, #0
 800b882:	da03      	bge.n	800b88c <__ieee754_logf+0x28>
 800b884:	f7f5 f974 	bl	8000b70 <__aeabi_fsub>
 800b888:	2100      	movs	r1, #0
 800b88a:	e7f5      	b.n	800b878 <__ieee754_logf+0x14>
 800b88c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800b890:	db02      	blt.n	800b898 <__ieee754_logf+0x34>
 800b892:	f7f5 f96f 	bl	8000b74 <__addsf3>
 800b896:	e7f1      	b.n	800b87c <__ieee754_logf+0x18>
 800b898:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800b89c:	da35      	bge.n	800b90a <__ieee754_logf+0xa6>
 800b89e:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800b8a2:	f7f5 fa6f 	bl	8000d84 <__aeabi_fmul>
 800b8a6:	f06f 0218 	mvn.w	r2, #24
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800b8b0:	15de      	asrs	r6, r3, #23
 800b8b2:	4b71      	ldr	r3, [pc, #452]	; (800ba78 <__ieee754_logf+0x214>)
 800b8b4:	3e7f      	subs	r6, #127	; 0x7f
 800b8b6:	4423      	add	r3, r4
 800b8b8:	f403 0000 	and.w	r0, r3, #8388608	; 0x800000
 800b8bc:	f080 507e 	eor.w	r0, r0, #1065353216	; 0x3f800000
 800b8c0:	4416      	add	r6, r2
 800b8c2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b8c6:	4320      	orrs	r0, r4
 800b8c8:	eb06 56d3 	add.w	r6, r6, r3, lsr #23
 800b8cc:	f7f5 f950 	bl	8000b70 <__aeabi_fsub>
 800b8d0:	4b6a      	ldr	r3, [pc, #424]	; (800ba7c <__ieee754_logf+0x218>)
 800b8d2:	f104 020f 	add.w	r2, r4, #15
 800b8d6:	4013      	ands	r3, r2
 800b8d8:	4605      	mov	r5, r0
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d13a      	bne.n	800b954 <__ieee754_logf+0xf0>
 800b8de:	2100      	movs	r1, #0
 800b8e0:	f7f5 fbe4 	bl	80010ac <__aeabi_fcmpeq>
 800b8e4:	b198      	cbz	r0, 800b90e <__ieee754_logf+0xaa>
 800b8e6:	2e00      	cmp	r6, #0
 800b8e8:	f000 80c4 	beq.w	800ba74 <__ieee754_logf+0x210>
 800b8ec:	4630      	mov	r0, r6
 800b8ee:	f7f5 f9f5 	bl	8000cdc <__aeabi_i2f>
 800b8f2:	4963      	ldr	r1, [pc, #396]	; (800ba80 <__ieee754_logf+0x21c>)
 800b8f4:	4605      	mov	r5, r0
 800b8f6:	f7f5 fa45 	bl	8000d84 <__aeabi_fmul>
 800b8fa:	4962      	ldr	r1, [pc, #392]	; (800ba84 <__ieee754_logf+0x220>)
 800b8fc:	4604      	mov	r4, r0
 800b8fe:	4628      	mov	r0, r5
 800b900:	f7f5 fa40 	bl	8000d84 <__aeabi_fmul>
 800b904:	4601      	mov	r1, r0
 800b906:	4620      	mov	r0, r4
 800b908:	e7c3      	b.n	800b892 <__ieee754_logf+0x2e>
 800b90a:	2200      	movs	r2, #0
 800b90c:	e7ce      	b.n	800b8ac <__ieee754_logf+0x48>
 800b90e:	495e      	ldr	r1, [pc, #376]	; (800ba88 <__ieee754_logf+0x224>)
 800b910:	4628      	mov	r0, r5
 800b912:	f7f5 fa37 	bl	8000d84 <__aeabi_fmul>
 800b916:	4601      	mov	r1, r0
 800b918:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800b91c:	f7f5 f928 	bl	8000b70 <__aeabi_fsub>
 800b920:	4629      	mov	r1, r5
 800b922:	4604      	mov	r4, r0
 800b924:	4628      	mov	r0, r5
 800b926:	f7f5 fa2d 	bl	8000d84 <__aeabi_fmul>
 800b92a:	4601      	mov	r1, r0
 800b92c:	4620      	mov	r0, r4
 800b92e:	f7f5 fa29 	bl	8000d84 <__aeabi_fmul>
 800b932:	4604      	mov	r4, r0
 800b934:	b90e      	cbnz	r6, 800b93a <__ieee754_logf+0xd6>
 800b936:	4621      	mov	r1, r4
 800b938:	e06f      	b.n	800ba1a <__ieee754_logf+0x1b6>
 800b93a:	4630      	mov	r0, r6
 800b93c:	f7f5 f9ce 	bl	8000cdc <__aeabi_i2f>
 800b940:	494f      	ldr	r1, [pc, #316]	; (800ba80 <__ieee754_logf+0x21c>)
 800b942:	4607      	mov	r7, r0
 800b944:	f7f5 fa1e 	bl	8000d84 <__aeabi_fmul>
 800b948:	4606      	mov	r6, r0
 800b94a:	4638      	mov	r0, r7
 800b94c:	494d      	ldr	r1, [pc, #308]	; (800ba84 <__ieee754_logf+0x220>)
 800b94e:	f7f5 fa19 	bl	8000d84 <__aeabi_fmul>
 800b952:	e072      	b.n	800ba3a <__ieee754_logf+0x1d6>
 800b954:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b958:	f7f5 f90c 	bl	8000b74 <__addsf3>
 800b95c:	4601      	mov	r1, r0
 800b95e:	4628      	mov	r0, r5
 800b960:	f7f5 fac4 	bl	8000eec <__aeabi_fdiv>
 800b964:	4681      	mov	r9, r0
 800b966:	4630      	mov	r0, r6
 800b968:	f7f5 f9b8 	bl	8000cdc <__aeabi_i2f>
 800b96c:	4649      	mov	r1, r9
 800b96e:	4680      	mov	r8, r0
 800b970:	4648      	mov	r0, r9
 800b972:	f7f5 fa07 	bl	8000d84 <__aeabi_fmul>
 800b976:	4601      	mov	r1, r0
 800b978:	4683      	mov	fp, r0
 800b97a:	f7f5 fa03 	bl	8000d84 <__aeabi_fmul>
 800b97e:	4607      	mov	r7, r0
 800b980:	4942      	ldr	r1, [pc, #264]	; (800ba8c <__ieee754_logf+0x228>)
 800b982:	f7f5 f9ff 	bl	8000d84 <__aeabi_fmul>
 800b986:	4942      	ldr	r1, [pc, #264]	; (800ba90 <__ieee754_logf+0x22c>)
 800b988:	f7f5 f8f4 	bl	8000b74 <__addsf3>
 800b98c:	4639      	mov	r1, r7
 800b98e:	f7f5 f9f9 	bl	8000d84 <__aeabi_fmul>
 800b992:	4940      	ldr	r1, [pc, #256]	; (800ba94 <__ieee754_logf+0x230>)
 800b994:	f7f5 f8ee 	bl	8000b74 <__addsf3>
 800b998:	4639      	mov	r1, r7
 800b99a:	f7f5 f9f3 	bl	8000d84 <__aeabi_fmul>
 800b99e:	493e      	ldr	r1, [pc, #248]	; (800ba98 <__ieee754_logf+0x234>)
 800b9a0:	f7f5 f8e8 	bl	8000b74 <__addsf3>
 800b9a4:	4659      	mov	r1, fp
 800b9a6:	f7f5 f9ed 	bl	8000d84 <__aeabi_fmul>
 800b9aa:	493c      	ldr	r1, [pc, #240]	; (800ba9c <__ieee754_logf+0x238>)
 800b9ac:	4683      	mov	fp, r0
 800b9ae:	4638      	mov	r0, r7
 800b9b0:	f7f5 f9e8 	bl	8000d84 <__aeabi_fmul>
 800b9b4:	493a      	ldr	r1, [pc, #232]	; (800baa0 <__ieee754_logf+0x23c>)
 800b9b6:	f7f5 f8dd 	bl	8000b74 <__addsf3>
 800b9ba:	4639      	mov	r1, r7
 800b9bc:	f7f5 f9e2 	bl	8000d84 <__aeabi_fmul>
 800b9c0:	4938      	ldr	r1, [pc, #224]	; (800baa4 <__ieee754_logf+0x240>)
 800b9c2:	f7f5 f8d7 	bl	8000b74 <__addsf3>
 800b9c6:	4639      	mov	r1, r7
 800b9c8:	f7f5 f9dc 	bl	8000d84 <__aeabi_fmul>
 800b9cc:	4601      	mov	r1, r0
 800b9ce:	4658      	mov	r0, fp
 800b9d0:	f7f5 f8d0 	bl	8000b74 <__addsf3>
 800b9d4:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 800baa8 <__ieee754_logf+0x244>
 800b9d8:	f5c4 1357 	rsb	r3, r4, #3522560	; 0x35c000
 800b9dc:	44a2      	add	sl, r4
 800b9de:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800b9e2:	ea43 030a 	orr.w	r3, r3, sl
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	4607      	mov	r7, r0
 800b9ea:	dd30      	ble.n	800ba4e <__ieee754_logf+0x1ea>
 800b9ec:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	f7f5 f9c7 	bl	8000d84 <__aeabi_fmul>
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	f7f5 f9c4 	bl	8000d84 <__aeabi_fmul>
 800b9fc:	4601      	mov	r1, r0
 800b9fe:	4604      	mov	r4, r0
 800ba00:	4638      	mov	r0, r7
 800ba02:	f7f5 f8b7 	bl	8000b74 <__addsf3>
 800ba06:	4649      	mov	r1, r9
 800ba08:	f7f5 f9bc 	bl	8000d84 <__aeabi_fmul>
 800ba0c:	4607      	mov	r7, r0
 800ba0e:	b946      	cbnz	r6, 800ba22 <__ieee754_logf+0x1be>
 800ba10:	4601      	mov	r1, r0
 800ba12:	4620      	mov	r0, r4
 800ba14:	f7f5 f8ac 	bl	8000b70 <__aeabi_fsub>
 800ba18:	4601      	mov	r1, r0
 800ba1a:	4628      	mov	r0, r5
 800ba1c:	f7f5 f8a8 	bl	8000b70 <__aeabi_fsub>
 800ba20:	e72c      	b.n	800b87c <__ieee754_logf+0x18>
 800ba22:	4917      	ldr	r1, [pc, #92]	; (800ba80 <__ieee754_logf+0x21c>)
 800ba24:	4640      	mov	r0, r8
 800ba26:	f7f5 f9ad 	bl	8000d84 <__aeabi_fmul>
 800ba2a:	4916      	ldr	r1, [pc, #88]	; (800ba84 <__ieee754_logf+0x220>)
 800ba2c:	4606      	mov	r6, r0
 800ba2e:	4640      	mov	r0, r8
 800ba30:	f7f5 f9a8 	bl	8000d84 <__aeabi_fmul>
 800ba34:	4639      	mov	r1, r7
 800ba36:	f7f5 f89d 	bl	8000b74 <__addsf3>
 800ba3a:	4601      	mov	r1, r0
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	f7f5 f897 	bl	8000b70 <__aeabi_fsub>
 800ba42:	4629      	mov	r1, r5
 800ba44:	f7f5 f894 	bl	8000b70 <__aeabi_fsub>
 800ba48:	4601      	mov	r1, r0
 800ba4a:	4630      	mov	r0, r6
 800ba4c:	e7e6      	b.n	800ba1c <__ieee754_logf+0x1b8>
 800ba4e:	4601      	mov	r1, r0
 800ba50:	4628      	mov	r0, r5
 800ba52:	f7f5 f88d 	bl	8000b70 <__aeabi_fsub>
 800ba56:	4649      	mov	r1, r9
 800ba58:	f7f5 f994 	bl	8000d84 <__aeabi_fmul>
 800ba5c:	4604      	mov	r4, r0
 800ba5e:	2e00      	cmp	r6, #0
 800ba60:	f43f af69 	beq.w	800b936 <__ieee754_logf+0xd2>
 800ba64:	4906      	ldr	r1, [pc, #24]	; (800ba80 <__ieee754_logf+0x21c>)
 800ba66:	4640      	mov	r0, r8
 800ba68:	f7f5 f98c 	bl	8000d84 <__aeabi_fmul>
 800ba6c:	4905      	ldr	r1, [pc, #20]	; (800ba84 <__ieee754_logf+0x220>)
 800ba6e:	4606      	mov	r6, r0
 800ba70:	4640      	mov	r0, r8
 800ba72:	e76c      	b.n	800b94e <__ieee754_logf+0xea>
 800ba74:	2000      	movs	r0, #0
 800ba76:	e701      	b.n	800b87c <__ieee754_logf+0x18>
 800ba78:	004afb20 	.word	0x004afb20
 800ba7c:	007ffff0 	.word	0x007ffff0
 800ba80:	3f317180 	.word	0x3f317180
 800ba84:	3717f7d1 	.word	0x3717f7d1
 800ba88:	3eaaaaab 	.word	0x3eaaaaab
 800ba8c:	3e178897 	.word	0x3e178897
 800ba90:	3e3a3325 	.word	0x3e3a3325
 800ba94:	3e924925 	.word	0x3e924925
 800ba98:	3f2aaaab 	.word	0x3f2aaaab
 800ba9c:	3e1cd04f 	.word	0x3e1cd04f
 800baa0:	3e638e29 	.word	0x3e638e29
 800baa4:	3ecccccd 	.word	0x3ecccccd
 800baa8:	ffcf5c30 	.word	0xffcf5c30

0800baac <_init>:
 800baac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baae:	bf00      	nop
 800bab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bab2:	bc08      	pop	{r3}
 800bab4:	469e      	mov	lr, r3
 800bab6:	4770      	bx	lr

0800bab8 <_fini>:
 800bab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baba:	bf00      	nop
 800babc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800babe:	bc08      	pop	{r3}
 800bac0:	469e      	mov	lr, r3
 800bac2:	4770      	bx	lr
