[INFO]: Run Directory: /home/hosni/caravel_sky130/caravel/openlane/caravel_core/runs/23_02_15_11_18
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: caravel_core/runs/23_02_15_11_18/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: caravel_core/runs/23_02_15_11_18/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: caravel_core/runs/23_02_15_11_18/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 3144.56 and height 4743.68.
[INFO]: Applying DEF template...
[INFO]: Performing Manual Macro Placement (log: caravel_core/runs/23_02_15_11_18/logs/placement/4-macro_placement.log)...
[INFO]: Performing Manual Macro Placement (log: caravel_core/runs/23_02_15_11_18/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: caravel_core/runs/23_02_15_11_18/logs/floorplan/6-tap.log)...
[INFO]: Running Diode Insertion (log: caravel_core/runs/23_02_15_11_18/logs/routing/7-obs.log)...
[INFO]: Power planning with power {vccd vccd1 vccd2 vdda1 vdda2 vddio} and ground {vssd vssd1 vssd2 vssa1 vssa2 vssio}...
[INFO]: Generating PDN (log: caravel_core/runs/23_02_15_11_18/logs/floorplan/8-pdn.log)...
[INFO]: Running Global Placement (log: caravel_core/runs/23_02_15_11_18/logs/placement/9-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: caravel_core/runs/23_02_15_11_18/logs/placement/10-resizer.log)...
[INFO]: Running Detailed Placement (log: caravel_core/runs/23_02_15_11_18/logs/placement/11-detailed.log)...
[INFO]: Running Global Placement (log: caravel_core/runs/23_02_15_11_18/logs/placement/12-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: caravel_core/runs/23_02_15_11_18/logs/placement/13-resizer.log)...
[INFO]: Running Detailed Placement (log: caravel_core/runs/23_02_15_11_18/logs/placement/14-detailed.log)...
[INFO]: Running Clock Tree Synthesis (log: caravel_core/runs/23_02_15_11_18/logs/cts/15-cts.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: caravel_core/runs/23_02_15_11_18/logs/cts/16-resizer.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: caravel_core/runs/23_02_15_11_18/logs/routing/17-resizer.log)...
[INFO]: Running Diode Insertion (log: caravel_core/runs/23_02_15_11_18/logs/routing/18-obs.log)...
[INFO]: Running Global Routing (log: caravel_core/runs/23_02_15_11_18/logs/routing/19-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Writing Verilog (log: caravel_core/runs/23_02_15_11_18/logs/routing/19-global_write_netlist.log)...
[INFO]: Running Fill Insertion (log: caravel_core/runs/23_02_15_11_18/logs/routing/21-fill.log)...
[INFO]: Performing Manual Macro Placement (log: caravel_core/runs/23_02_15_11_18/logs/placement/22-macro_placement.log)...
[INFO]: Running Detailed Routing (log: caravel_core/runs/23_02_15_11_18/logs/routing/23-detailed.log)...
[INFO]: Checking Wire Lengths (log: caravel_core/runs/23_02_15_11_18/logs/routing/24-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: caravel_core/runs/23_02_15_11_18/logs/signoff/25-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: caravel_core/runs/23_02_15_11_18/logs/signoff/26-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: caravel_core/runs/23_02_15_11_18/logs/signoff/27-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: caravel_core/runs/23_02_15_11_18/logs/signoff/28-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: caravel_core/runs/23_02_15_11_18/logs/signoff/29-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: caravel_core/runs/23_02_15_11_18/logs/signoff/30-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: caravel_core/runs/23_02_15_11_18/logs/signoff/31-rcx_sta.log)...
[INFO]: Running OpenROAD Antenna Rule Checker (log: caravel_core/runs/23_02_15_11_18/logs/signoff/32-antenna.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: caravel_core/runs/23_02_15_11_18/logs/signoff/33-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Saving current set of views in 'caravel_core/runs/23_02_15_11_18/results/final'...
[INFO]: Saving current set of views in '..'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'caravel_core/runs/23_02_15_11_18/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'caravel_core/runs/23_02_15_11_18/reports/metrics.csv'.
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to 'caravel_core/runs/23_02_15_11_18/reports/signoff/31-rcx_sta.slew.rpt'.
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to 'caravel_core/runs/23_02_15_11_18/reports/signoff/31-rcx_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to 'caravel_core/runs/23_02_15_11_18/reports/signoff/31-rcx_sta.slew.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
