0.7
2020.2
Apr 18 2022
16:05:34
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/AESL_automem_imag_output.v,1666339339,systemVerilog,,,,AESL_automem_imag_output,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/AESL_automem_real_output.v,1666339339,systemVerilog,,,,AESL_automem_real_output,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/AESL_automem_real_sample.v,1666339339,systemVerilog,,,,AESL_automem_real_sample,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/AESL_deadlock_detection_unit.v,1666339340,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/AESL_deadlock_detector.v,1666339340,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/AESL_deadlock_report_unit.v,1666339340,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/csv_file_dump.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dataflow_monitor.sv,1666339340,systemVerilog,D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_fifo_interface.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_process_interface.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/nodf_module_interface.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/upc_loop_interface.svh,,D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dump_file_agent.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/csv_file_dump.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/sample_agent.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/loop_sample_agent.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/sample_manager.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/nodf_module_interface.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/nodf_module_monitor.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_fifo_interface.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_fifo_monitor.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_process_interface.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_process_monitor.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/upc_loop_interface.svh;D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_fifo_interface.svh,1666339340,verilog,,,,df_fifo_intf,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_fifo_monitor.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_process_interface.svh,1666339340,verilog,,,,df_process_intf,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/df_process_monitor.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft.autotb.v,1666339340,systemVerilog,,,D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/fifo_para.vh,apatb_dft_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft.v,1666339209,systemVerilog,,,,dft,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_Loop_VITIS_LOOP_16_1_proc.v,1666339167,systemVerilog,,,,dft_Loop_VITIS_LOOP_16_1_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_Loop_VITIS_LOOP_21_2_proc.v,1666339205,systemVerilog,,,,dft_Loop_VITIS_LOOP_21_2_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2.v,1666339190,systemVerilog,,,,dft_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2_cos_coefficients_table_ROMbkb.v,1666339222,systemVerilog,,,,dft_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2_cos_coefficients_table_ROMbkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2_sin_coefficients_table_ROMcud.v,1666339228,systemVerilog,,,,dft_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2_sin_coefficients_table_ROMcud,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_fadd_32ns_32ns_32_5_full_dsp_1.v,1666339190,systemVerilog,,,,dft_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_fifo_w32_d2_S.v,1666339237,systemVerilog,,,,dft_fifo_w32_d2_S;dft_fifo_w32_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_flow_control_loop_pipe.v,1666339216,systemVerilog,,,,dft_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_flow_control_loop_pipe_sequential_init.v,1666339228,systemVerilog,,,,dft_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft_fmul_32ns_32ns_32_4_max_dsp_1.v,1666339205,systemVerilog,,,,dft_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dump_file_agent.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/fifo_para.vh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/ip/xil_defaultlib/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip.v,1666339349,systemVerilog,,,,dft_fadd_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/ip/xil_defaultlib/dft_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1666339351,systemVerilog,,,,dft_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/loop_sample_agent.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/nodf_module_interface.svh,1666339340,verilog,,,,nodf_module_intf,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/nodf_module_monitor.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/sample_agent.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/sample_manager.svh,1666339340,verilog,,,,,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/upc_loop_interface.svh,1666339340,verilog,,,,upc_loop_intf,,,,,,,,
D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/upc_loop_monitor.svh,1666339340,verilog,,,,,,,,,,,,
