{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589557027801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589557027804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 10:37:07 2020 " "Processing started: Fri May 15 10:37:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589557027804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557027804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ejercicio5 -c ejercicio5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557027804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589557028443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589557028444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joypad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file joypad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 joypad-behavior " "Found design unit 1: joypad-behavior" {  } { { "joypad.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/joypad.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057280 ""} { "Info" "ISGN_ENTITY_NAME" "1 joypad " "Found entity 1: joypad" {  } { { "joypad.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/joypad.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genMhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genMhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/genMhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057282 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/genMhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/hw_image_generator.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057283 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/hw_image_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/vga_controller.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057284 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/vga_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-arqTOP " "Found design unit 1: TOP-arqTOP" {  } { { "TOP.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057286 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/relojlento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057287 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/relojlento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589557057287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589557057407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u0 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u0\"" {  } { { "TOP.vhd" "u0" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589557057413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:u1 A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:u1\"" {  } { { "TOP.vhd" "u1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589557057415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:u2 A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:u2\"" {  } { { "TOP.vhd" "u2" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589557057417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:u3 A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:u3\"" {  } { { "TOP.vhd" "u3" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589557057419 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "snake_head_xy_future hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): inferring latch(es) for signal or variable \"snake_head_xy_future\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/hw_image_generator.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589557057444 "|TOP|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_move:snake_head_xy_future\[0\] hw_image_generator.vhd(135) " "Inferred latch for \"snake_move:snake_head_xy_future\[0\]\" at hw_image_generator.vhd(135)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/hw_image_generator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057518 "|TOP|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_move:snake_head_xy_future\[16\] hw_image_generator.vhd(135) " "Inferred latch for \"snake_move:snake_head_xy_future\[16\]\" at hw_image_generator.vhd(135)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/hw_image_generator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557057519 "|TOP|hw_image_generator:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "joypad joypad:u4 A:behavior " "Elaborating entity \"joypad\" using architecture \"A:behavior\" for hierarchy \"joypad:u4\"" {  } { { "TOP.vhd" "u4" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589557057655 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/hw_image_generator.vhd" 135 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589557060595 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589557060595 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589557061489 "|TOP|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/proyectos/proyectoFinal/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589557061489 "|TOP|red[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589557061489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589557061802 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:food_xy_future\[7\] High " "Register hw_image_generator:u3\|\\snake_move:food_xy_future\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:food_xy_future\[6\] High " "Register hw_image_generator:u3\|\\snake_move:food_xy_future\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:food_xy_future\[3\] High " "Register hw_image_generator:u3\|\\snake_move:food_xy_future\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:food_xy_future\[24\] High " "Register hw_image_generator:u3\|\\snake_move:food_xy_future\[24\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:food_xy_future\[21\] High " "Register hw_image_generator:u3\|\\snake_move:food_xy_future\[21\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:food_xy_future\[19\] High " "Register hw_image_generator:u3\|\\snake_move:food_xy_future\[19\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:food_xy_future\[18\] High " "Register hw_image_generator:u3\|\\snake_move:food_xy_future\[18\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:snake_length_future\[0\] High " "Register hw_image_generator:u3\|\\snake_move:snake_length_future\[0\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[23\] High " "Register hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[23\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[22\] High " "Register hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[22\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[21\] High " "Register hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[21\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[20\] High " "Register hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[20\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[8\] High " "Register hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[6\] High " "Register hw_image_generator:u3\|\\snake_move:snake_head_xy_future\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:u3\|\\snake_move:inited High " "Register hw_image_generator:u3\|\\snake_move:inited will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589557062176 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1589557062176 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589557064132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589557064718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589557064718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2644 " "Implemented 2644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589557065099 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589557065099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2598 " "Implemented 2598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589557065099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589557065099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589557065128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 10:37:45 2020 " "Processing ended: Fri May 15 10:37:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589557065128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589557065128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589557065128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589557065128 ""}
