Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:29:51 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_design_wrapper_timing_summary_routed.rpt -pb zynq_design_wrapper_timing_summary_routed.pb -rpx zynq_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_design_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  370         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (370)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (964)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (370)
--------------------------
 There are 370 register/latch pins with no clock driven by root clock pin: zynq_design_i/controlsubsystemIP_0/U0/clk_enable_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (964)
--------------------------------------------------
 There are 964 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.506        0.000                      0                 4797        0.008        0.000                      0                 4797        4.020        0.000                       0                  1888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.506        0.000                      0                 4797        0.008        0.000                      0                 4797        4.020        0.000                       0                  1888  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[27][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.564ns (19.642%)  route 6.399ns (80.358%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 13.186 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.461     8.026    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.118     8.144 r  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_4/O
                         net (fo=31, routed)          1.203     9.347    zynq_design_i/registerIP_0/U0/write_enable
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.326     9.673 r  zynq_design_i/registerIP_0/U0/bram_mem[27][31]_i_1/O
                         net (fo=32, routed)          1.933    11.606    zynq_design_i/registerIP_0/U0/bram_mem[27]_57
    SLICE_X26Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[27][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.496    13.186    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X26Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[27][31]/C
                         clock pessimism              0.284    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X26Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.111    zynq_design_i/registerIP_0/U0/bram_mem_reg[27][31]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[29][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 1.564ns (19.928%)  route 6.284ns (80.072%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 13.188 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.461     8.026    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.118     8.144 r  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_4/O
                         net (fo=31, routed)          1.016     9.160    zynq_design_i/registerIP_0/U0/write_enable
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.326     9.486 r  zynq_design_i/registerIP_0/U0/bram_mem[29][31]_i_1/O
                         net (fo=32, routed)          2.005    11.491    zynq_design_i/registerIP_0/U0/bram_mem[29]_59
    SLICE_X27Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[29][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.498    13.188    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X27Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[29][31]/C
                         clock pessimism              0.284    13.472    
                         clock uncertainty           -0.154    13.318    
    SLICE_X27Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.113    zynq_design_i/registerIP_0/U0/bram_mem_reg[29][31]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[27][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.564ns (19.913%)  route 6.290ns (80.087%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 13.178 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.461     8.026    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.118     8.144 r  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_4/O
                         net (fo=31, routed)          1.203     9.347    zynq_design_i/registerIP_0/U0/write_enable
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.326     9.673 r  zynq_design_i/registerIP_0/U0/bram_mem[27][31]_i_1/O
                         net (fo=32, routed)          1.824    11.497    zynq_design_i/registerIP_0/U0/bram_mem[27]_57
    SLICE_X28Y27         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[27][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.488    13.178    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X28Y27         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[27][16]/C
                         clock pessimism              0.284    13.462    
                         clock uncertainty           -0.154    13.308    
    SLICE_X28Y27         FDRE (Setup_fdre_C_CE)      -0.169    13.139    zynq_design_i/registerIP_0/U0/bram_mem_reg[27][16]
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[8][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 1.564ns (19.994%)  route 6.258ns (80.006%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 13.184 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.461     8.026    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.118     8.144 r  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_4/O
                         net (fo=31, routed)          1.114     9.259    zynq_design_i/registerIP_0/U0/write_enable
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.585 r  zynq_design_i/registerIP_0/U0/bram_mem[8][31]_i_1/O
                         net (fo=32, routed)          1.881    11.465    zynq_design_i/registerIP_0/U0/bram_mem[8]_38
    SLICE_X27Y32         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[8][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.494    13.184    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X27Y32         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[8][21]/C
                         clock pessimism              0.284    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X27Y32         FDRE (Setup_fdre_C_CE)      -0.205    13.109    zynq_design_i/registerIP_0/U0/bram_mem_reg[8][21]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[24][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 1.564ns (19.912%)  route 6.291ns (80.088%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 13.188 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.461     8.026    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.118     8.144 r  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_4/O
                         net (fo=31, routed)          1.036     9.181    zynq_design_i/registerIP_0/U0/write_enable
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  zynq_design_i/registerIP_0/U0/bram_mem[24][31]_i_1/O
                         net (fo=32, routed)          1.991    11.498    zynq_design_i/registerIP_0/U0/bram_mem[24]_54
    SLICE_X28Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[24][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.498    13.188    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X28Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[24][31]/C
                         clock pessimism              0.284    13.472    
                         clock uncertainty           -0.154    13.318    
    SLICE_X28Y37         FDRE (Setup_fdre_C_CE)      -0.169    13.149    zynq_design_i/registerIP_0/U0/bram_mem_reg[24][31]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[30][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 1.564ns (20.013%)  route 6.251ns (79.987%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 13.186 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.461     8.026    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.118     8.144 r  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_4/O
                         net (fo=31, routed)          1.077     9.221    zynq_design_i/registerIP_0/U0/write_enable
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.326     9.547 r  zynq_design_i/registerIP_0/U0/bram_mem[30][31]_i_1/O
                         net (fo=32, routed)          1.911    11.458    zynq_design_i/registerIP_0/U0/bram_mem[30]_60
    SLICE_X27Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[30][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.496    13.186    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X27Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[30][31]/C
                         clock pessimism              0.284    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X27Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.111    zynq_design_i/registerIP_0/U0/bram_mem_reg[30][31]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[3][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 1.368ns (17.540%)  route 6.432ns (82.461%))
  Logic Levels:           5  (LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 13.184 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.421     7.986    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.110 f  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_5/O
                         net (fo=31, routed)          1.414     9.523    zynq_design_i/registerIP_0/U0/write_addr__9[4]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.647 r  zynq_design_i/registerIP_0/U0/bram_mem[3][31]_i_1/O
                         net (fo=32, routed)          1.795    11.442    zynq_design_i/registerIP_0/U0/bram_mem[3]_33
    SLICE_X25Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.494    13.184    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X25Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][21]/C
                         clock pessimism              0.284    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X25Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.109    zynq_design_i/registerIP_0/U0/bram_mem_reg[3][21]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[3][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 1.368ns (17.540%)  route 6.432ns (82.461%))
  Logic Levels:           5  (LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 13.184 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.421     7.986    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.110 f  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_5/O
                         net (fo=31, routed)          1.414     9.523    zynq_design_i/registerIP_0/U0/write_addr__9[4]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.647 r  zynq_design_i/registerIP_0/U0/bram_mem[3][31]_i_1/O
                         net (fo=32, routed)          1.795    11.442    zynq_design_i/registerIP_0/U0/bram_mem[3]_33
    SLICE_X25Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.494    13.184    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X25Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][26]/C
                         clock pessimism              0.284    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X25Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.109    zynq_design_i/registerIP_0/U0/bram_mem_reg[3][26]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[3][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 1.368ns (17.540%)  route 6.432ns (82.461%))
  Logic Levels:           5  (LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 13.184 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.421     7.986    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X6Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.110 f  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_5/O
                         net (fo=31, routed)          1.414     9.523    zynq_design_i/registerIP_0/U0/write_addr__9[4]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124     9.647 r  zynq_design_i/registerIP_0/U0/bram_mem[3][31]_i_1/O
                         net (fo=32, routed)          1.795    11.442    zynq_design_i/registerIP_0/U0/bram_mem[3]_33
    SLICE_X25Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.494    13.184    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X25Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][31]/C
                         clock pessimism              0.284    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X25Y37         FDRE (Setup_fdre_C_CE)      -0.205    13.109    zynq_design_i/registerIP_0/U0/bram_mem_reg[3][31]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[30][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 1.564ns (20.087%)  route 6.222ns (79.913%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 13.181 - 10.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.683     3.643    <hidden>
    SLICE_X10Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     4.161 f  <hidden>
                         net (fo=7, routed)           0.761     4.921    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.150     5.071 r  <hidden>
                         net (fo=1, routed)           0.469     5.541    <hidden>
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.328     5.869 r  <hidden>
                         net (fo=1, routed)           0.572     6.441    <hidden>
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  <hidden>
                         net (fo=39, routed)          1.461     8.026    zynq_design_i/registerIP_0/U0/s01_axi_wvalid
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.118     8.144 r  zynq_design_i/registerIP_0/U0/bram_mem[1][31]_i_4/O
                         net (fo=31, routed)          1.077     9.221    zynq_design_i/registerIP_0/U0/write_enable
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.326     9.547 r  zynq_design_i/registerIP_0/U0/bram_mem[30][31]_i_1/O
                         net (fo=32, routed)          1.882    11.429    zynq_design_i/registerIP_0/U0/bram_mem[30]_60
    SLICE_X29Y29         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[30][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.491    13.181    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X29Y29         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[30][16]/C
                         clock pessimism              0.284    13.465    
                         clock uncertainty           -0.154    13.311    
    SLICE_X29Y29         FDRE (Setup_fdre_C_CE)      -0.205    13.106    zynq_design_i/registerIP_0/U0/bram_mem_reg[30][16]
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  1.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.823%)  route 0.194ns (48.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.580     1.378    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.542 r  <hidden>
                         net (fo=1, routed)           0.194     1.736    <hidden>
    SLICE_X0Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.781 r  <hidden>
                         net (fo=1, routed)           0.000     1.781    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.854     1.764    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.652    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.773    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.183%)  route 0.207ns (55.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.586     1.383    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.547 r  <hidden>
                         net (fo=2, routed)           0.207     1.755    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.849     1.759    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.647    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.066     1.713    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.568%)  route 0.184ns (55.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.586     1.383    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.531 r  <hidden>
                         net (fo=2, routed)           0.184     1.716    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.849     1.759    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.647    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.022     1.669    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.821%)  route 0.238ns (56.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.582     1.380    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.521 r  <hidden>
                         net (fo=1, routed)           0.238     1.759    <hidden>
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.856     1.766    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.654    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.745    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.208%)  route 0.195ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.586     1.383    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.531 r  <hidden>
                         net (fo=2, routed)           0.195     1.726    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.849     1.759    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.647    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.018     1.665    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.629%)  route 0.261ns (58.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.582     1.380    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.521 r  <hidden>
                         net (fo=1, routed)           0.261     1.781    <hidden>
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  <hidden>
                         net (fo=1, routed)           0.000     1.826    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.856     1.766    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.654    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.746    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X17Y38         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.557    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X17Y38         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.831     1.741    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X17Y38         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.380     1.360    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.075     1.435    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.565     1.362    <hidden>
    SLICE_X15Y43         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141     1.503 r  <hidden>
                         net (fo=1, routed)           0.056     1.559    <hidden>
    SLICE_X15Y43         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.833     1.743    <hidden>
    SLICE_X15Y43         FDCE                                         r  <hidden>
                         clock pessimism             -0.380     1.362    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.075     1.437    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    <hidden>
    SLICE_X15Y38         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  <hidden>
                         net (fo=1, routed)           0.056     1.557    <hidden>
    SLICE_X15Y38         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.831     1.741    <hidden>
    SLICE_X15Y38         FDCE                                         r  <hidden>
                         clock pessimism             -0.380     1.360    
    SLICE_X15Y38         FDCE (Hold_fdce_C_D)         0.075     1.435    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.567     1.364    <hidden>
    SLICE_X9Y41          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     1.505 r  <hidden>
                         net (fo=1, routed)           0.056     1.561    <hidden>
    SLICE_X9Y41          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.835     1.745    <hidden>
    SLICE_X9Y41          FDCE                                         r  <hidden>
                         clock pessimism             -0.380     1.364    
    SLICE_X9Y41          FDCE (Hold_fdce_C_D)         0.075     1.439    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10    zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10    zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11    zynq_design_i/instructionmemIP_0/U0/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11    zynq_design_i/instructionmemIP_0/U0/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3     zynq_design_i/datamemIP_0/U0/ram_mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     zynq_design_i/datamemIP_0/U0/ram_mem_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     zynq_design_i/datamemIP_0/U0/ram_mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     zynq_design_i/datamemIP_0/U0/ram_mem_reg_1_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y39    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y10     zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y10     zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y39    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y39    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y10     zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y10     zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y39    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y39    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y38    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.380ns  (logic 0.124ns (5.211%)  route 2.256ns (94.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.805     1.805    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y10          LUT1 (Prop_lut1_I0_O)        0.124     1.929 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.450     2.380    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y9           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.552     3.242    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y9           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.045ns (4.904%)  route 0.873ns (95.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.700     0.700    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.745 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.172     0.918    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y9           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.854     1.764    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y9           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 0.580ns (14.920%)  route 3.307ns (85.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.538     6.628    <hidden>
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.752 f  <hidden>
                         net (fo=3, routed)           0.770     7.522    <hidden>
    SLICE_X0Y36          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.545     3.235    <hidden>
    SLICE_X0Y36          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 0.580ns (14.920%)  route 3.307ns (85.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.538     6.628    <hidden>
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.752 f  <hidden>
                         net (fo=3, routed)           0.770     7.522    <hidden>
    SLICE_X0Y36          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.545     3.235    <hidden>
    SLICE_X0Y36          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 0.580ns (14.920%)  route 3.307ns (85.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.538     6.628    <hidden>
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.124     6.752 f  <hidden>
                         net (fo=3, routed)           0.770     7.522    <hidden>
    SLICE_X0Y36          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.545     3.235    <hidden>
    SLICE_X0Y36          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 0.608ns (16.730%)  route 3.026ns (83.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.538     6.628    <hidden>
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.152     6.780 f  <hidden>
                         net (fo=3, routed)           0.489     7.269    <hidden>
    SLICE_X2Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.547     3.237    <hidden>
    SLICE_X2Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 0.608ns (16.730%)  route 3.026ns (83.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.538     6.628    <hidden>
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.152     6.780 f  <hidden>
                         net (fo=3, routed)           0.489     7.269    <hidden>
    SLICE_X2Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.547     3.237    <hidden>
    SLICE_X2Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 0.608ns (16.730%)  route 3.026ns (83.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.538     6.628    <hidden>
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.152     6.780 f  <hidden>
                         net (fo=3, routed)           0.489     7.269    <hidden>
    SLICE_X2Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.547     3.237    <hidden>
    SLICE_X2Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 0.580ns (15.998%)  route 3.045ns (84.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.410     6.501    <hidden>
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  <hidden>
                         net (fo=3, routed)           0.635     7.260    <hidden>
    SLICE_X12Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.505     3.195    <hidden>
    SLICE_X12Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 0.580ns (15.998%)  route 3.045ns (84.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.410     6.501    <hidden>
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  <hidden>
                         net (fo=3, routed)           0.635     7.260    <hidden>
    SLICE_X12Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.505     3.195    <hidden>
    SLICE_X12Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 0.580ns (15.998%)  route 3.045ns (84.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.410     6.501    <hidden>
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  <hidden>
                         net (fo=3, routed)           0.635     7.260    <hidden>
    SLICE_X12Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.505     3.195    <hidden>
    SLICE_X12Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.607ns  (logic 0.580ns (16.078%)  route 3.027ns (83.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.675     3.635    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456     4.091 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          2.042     6.133    <hidden>
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124     6.257 f  <hidden>
                         net (fo=3, routed)           0.986     7.242    <hidden>
    SLICE_X0Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.543     3.233    <hidden>
    SLICE_X0Y33          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.004%)  route 0.478ns (71.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.294     1.796    <hidden>
    SLICE_X18Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.841 f  <hidden>
                         net (fo=3, routed)           0.184     2.025    <hidden>
    SLICE_X18Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.832     1.742    <hidden>
    SLICE_X18Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.004%)  route 0.478ns (71.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.294     1.796    <hidden>
    SLICE_X18Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.841 f  <hidden>
                         net (fo=3, routed)           0.184     2.025    <hidden>
    SLICE_X18Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.832     1.742    <hidden>
    SLICE_X18Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.004%)  route 0.478ns (71.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.294     1.796    <hidden>
    SLICE_X18Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.841 f  <hidden>
                         net (fo=3, routed)           0.184     2.025    <hidden>
    SLICE_X18Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.832     1.742    <hidden>
    SLICE_X18Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.832%)  route 0.482ns (72.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.303     1.805    <hidden>
    SLICE_X15Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.850 f  <hidden>
                         net (fo=3, routed)           0.179     2.029    <hidden>
    SLICE_X15Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.831     1.741    <hidden>
    SLICE_X15Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.832%)  route 0.482ns (72.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.303     1.805    <hidden>
    SLICE_X15Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.850 f  <hidden>
                         net (fo=3, routed)           0.179     2.029    <hidden>
    SLICE_X15Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.831     1.741    <hidden>
    SLICE_X15Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.832%)  route 0.482ns (72.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.303     1.805    <hidden>
    SLICE_X15Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.850 f  <hidden>
                         net (fo=3, routed)           0.179     2.029    <hidden>
    SLICE_X15Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.831     1.741    <hidden>
    SLICE_X15Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.288%)  route 0.496ns (72.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.317     1.818    <hidden>
    SLICE_X15Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  <hidden>
                         net (fo=3, routed)           0.179     2.042    <hidden>
    SLICE_X15Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.829     1.739    <hidden>
    SLICE_X15Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.288%)  route 0.496ns (72.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.317     1.818    <hidden>
    SLICE_X15Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  <hidden>
                         net (fo=3, routed)           0.179     2.042    <hidden>
    SLICE_X15Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.829     1.739    <hidden>
    SLICE_X15Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.288%)  route 0.496ns (72.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.317     1.818    <hidden>
    SLICE_X15Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  <hidden>
                         net (fo=3, routed)           0.179     2.042    <hidden>
    SLICE_X15Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.829     1.739    <hidden>
    SLICE_X15Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.185ns (26.004%)  route 0.526ns (73.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.563     1.360    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y39         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.294     1.796    <hidden>
    SLICE_X18Y40         LUT1 (Prop_lut1_I0_O)        0.044     1.840 f  <hidden>
                         net (fo=3, routed)           0.232     2.072    <hidden>
    SLICE_X19Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.832     1.742    <hidden>
    SLICE_X19Y40         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           602 Endpoints
Min Delay           602 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.543ns  (logic 8.162ns (39.732%)  route 12.381ns (60.268%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 FDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.601 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[2]
                         net (fo=1, routed)           1.242    17.843    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[6]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.301    18.144 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_16/O
                         net (fo=1, routed)           0.686    18.830    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_16_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    18.954 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_8/O
                         net (fo=1, routed)           0.394    19.348    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_8_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.472 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_2/O
                         net (fo=1, routed)           0.947    20.419    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_2_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.543 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    20.543    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[22]
    SLICE_X26Y16         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.519ns  (logic 8.584ns (41.834%)  route 11.935ns (58.166%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.596 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.596    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.911 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[3]
                         net (fo=1, routed)           0.766    17.677    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[15]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.307    17.984 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_18/O
                         net (fo=1, routed)           1.059    19.043    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_18_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I3_O)        0.152    19.195 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_6/O
                         net (fo=1, routed)           0.999    20.193    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_6_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I5_O)        0.326    20.519 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    20.519    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[31]
    SLICE_X22Y18         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.843ns  (logic 8.237ns (41.511%)  route 11.606ns (58.489%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[3]
                         net (fo=1, routed)           0.828    17.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[11]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.307    17.929 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_6/O
                         net (fo=1, routed)           1.011    18.939    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_6_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.063 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_2/O
                         net (fo=1, routed)           0.655    19.719    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_2_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.843 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    19.843    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[27]
    SLICE_X27Y18         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.826ns  (logic 8.361ns (42.171%)  route 11.465ns (57.829%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.596 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.596    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.919 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[1]
                         net (fo=1, routed)           1.108    18.027    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[13]
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.306    18.333 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_6/O
                         net (fo=1, routed)           0.398    18.731    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_6_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    18.855 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_2/O
                         net (fo=1, routed)           0.848    19.702    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_2_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.826 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    19.826    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[29]
    SLICE_X24Y18         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.820ns  (logic 8.244ns (41.595%)  route 11.576ns (58.405%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.802 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[1]
                         net (fo=1, routed)           0.990    17.792    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[9]
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.306    18.098 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_6/O
                         net (fo=1, routed)           0.520    18.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_6_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124    18.742 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_2/O
                         net (fo=1, routed)           0.953    19.696    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_2_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.820 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    19.820    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[25]
    SLICE_X26Y18         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.435ns  (logic 8.155ns (41.960%)  route 11.280ns (58.040%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.718 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[2]
                         net (fo=1, routed)           0.726    17.444    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[10]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.301    17.745 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_6/O
                         net (fo=1, routed)           0.789    18.534    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_6_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.124    18.658 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_2/O
                         net (fo=1, routed)           0.653    19.311    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_2_n_0
    SLICE_X25Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.435 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    19.435    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[26]
    SLICE_X25Y17         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.431ns  (logic 8.129ns (41.836%)  route 11.302ns (58.164%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.698 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[0]
                         net (fo=1, routed)           0.734    17.431    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[8]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.295    17.726 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_6/O
                         net (fo=1, routed)           0.661    18.387    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_6_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.124    18.511 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_2/O
                         net (fo=1, routed)           0.795    19.307    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_2_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.124    19.431 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    19.431    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[24]
    SLICE_X28Y16         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.425ns  (logic 8.272ns (42.584%)  route 11.153ns (57.416%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.596 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.596    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.835 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[2]
                         net (fo=1, routed)           0.813    17.648    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[14]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.301    17.949 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_7/O
                         net (fo=1, routed)           0.789    18.738    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_7_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    18.862 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_2/O
                         net (fo=1, routed)           0.440    19.301    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_2_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.425 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    19.425    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[30]
    SLICE_X27Y18         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.139ns  (logic 8.246ns (43.084%)  route 10.893ns (56.916%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.479    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.596 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.596    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.815 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[0]
                         net (fo=1, routed)           0.821    17.636    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[12]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.295    17.931 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_6/O
                         net (fo=1, routed)           0.650    18.582    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_6_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.124    18.706 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_2/O
                         net (fo=1, routed)           0.310    19.015    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.139 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    19.139    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[28]
    SLICE_X26Y17         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.746ns  (logic 8.120ns (43.316%)  route 10.626ns (56.684%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/C
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[2]/Q
                         net (fo=7, routed)           1.210     1.688    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_0[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.301     1.989 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result_i_56/O
                         net (fo=4, routed)           0.276     2.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[31]_i_3/O
                         net (fo=32, routed)          1.768     4.156    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rs2_reg_reg[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.280 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg[4]_i_2/O
                         net (fo=38, routed)          3.723     8.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_7
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.155 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_28/O
                         net (fo=127, routed)         1.111     9.266    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[4]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.053    13.319 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.321    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[2]
                         net (fo=2, routed)           1.023    15.862    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_103
    SLICE_X32Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_1_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.362 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    16.362    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.677 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[3]
                         net (fo=1, routed)           0.476    17.152    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[7]
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.307    17.459 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_9/O
                         net (fo=1, routed)           0.452    17.911    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_9_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I4_O)        0.124    18.035 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_3/O
                         net (fo=1, routed)           0.587    18.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_3_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.124    18.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    18.746    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[23]
    SLICE_X27Y15         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.610%)  route 0.149ns (51.390%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[0]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[0]/Q
                         net (fo=3, routed)           0.149     0.290    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[15]_1[0]
    SLICE_X15Y12         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/instruction_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.819%)  route 0.130ns (44.181%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[0]/C
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[0]/Q
                         net (fo=5, routed)           0.130     0.294    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ifid_instruction_to_OUT[0]
    SLICE_X12Y23         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[0]/C
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[0]/Q
                         net (fo=3, routed)           0.070     0.198    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[4]_1[0]
    SLICE_X9Y14          LUT2 (Prop_lut2_I0_O)        0.099     0.297 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_2[0]
    SLICE_X9Y14          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.186%)  route 0.164ns (53.814%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[7]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[7]/Q
                         net (fo=3, routed)           0.164     0.305    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[15]_1[7]
    SLICE_X15Y13         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[2]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[2]/Q
                         net (fo=3, routed)           0.180     0.308    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[15]_1[2]
    SLICE_X14Y11         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.048%)  route 0.184ns (58.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[6]/C
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[6]/Q
                         net (fo=3, routed)           0.184     0.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[15]_1[6]
    SLICE_X13Y11         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.146%)  route 0.171ns (54.854%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[10]/C
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[10]/Q
                         net (fo=3, routed)           0.171     0.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[15]_1[10]
    SLICE_X15Y12         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/immediate_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.209ns (65.854%)  route 0.108ns (34.146%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[8]/C
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[8]/Q
                         net (fo=3, routed)           0.108     0.272    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/ifid_instruction_to_OUT[8]
    SLICE_X13Y16         LUT4 (Prop_lut4_I0_O)        0.045     0.317 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/immediate_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/immediate_reg_reg[31]_8[1]
    SLICE_X13Y16         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/immediate_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ALUOp_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.209ns (63.532%)  route 0.120ns (36.468%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[4]/C
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[4]/Q
                         net (fo=16, routed)          0.120     0.284    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/ifid_instruction_to_OUT[4]
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/ALUOp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ALUOp_reg_reg[1]_1
    SLICE_X12Y24         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ALUOp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.802%)  route 0.188ns (57.198%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[3]/C
    SLICE_X14Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[3]/Q
                         net (fo=3, routed)           0.188     0.329    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[15]_1[3]
    SLICE_X14Y11         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           702 Endpoints
Min Delay           702 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.125ns  (logic 3.788ns (31.242%)  route 8.337ns (68.758%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.281    14.771    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.124    14.895 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    14.895    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[12]_i_4_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.428 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[15]_1[0]
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.751 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.751    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]_1[1]
    SLICE_X12Y15         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 2.960ns (24.469%)  route 9.137ns (75.531%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.323    14.813    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_0
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.152    14.965 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[0]_i_1/O
                         net (fo=1, routed)           0.758    15.723    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[0]_i_1_n_0
    SLICE_X12Y12         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.041ns  (logic 3.704ns (30.762%)  route 8.337ns (69.238%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.281    14.771    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.124    14.895 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    14.895    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[12]_i_4_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.428 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[15]_1[0]
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.667 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.667    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]_1[2]
    SLICE_X12Y15         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.021ns  (logic 3.684ns (30.647%)  route 8.337ns (69.353%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.281    14.771    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.124    14.895 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    14.895    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg[12]_i_4_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.428 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.428    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[15]_1[0]
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.647 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.647    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]_1[0]
    SLICE_X12Y15         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.992ns  (logic 3.905ns (32.564%)  route 8.087ns (67.436%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.031    14.521    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg_reg[4]
    SLICE_X12Y12         LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    14.645    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/S[0]
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.178 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.178    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.295 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.618 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1_n_6
    SLICE_X12Y14         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.984ns  (logic 3.897ns (32.519%)  route 8.087ns (67.481%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.031    14.521    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg_reg[4]
    SLICE_X12Y12         LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    14.645    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/S[0]
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.178 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.178    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.295 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.610 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.610    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1_n_4
    SLICE_X12Y14         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.908ns  (logic 3.821ns (32.088%)  route 8.087ns (67.912%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.031    14.521    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg_reg[4]
    SLICE_X12Y12         LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    14.645    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/S[0]
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.178 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.178    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.295 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.534 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.534    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1_n_5
    SLICE_X12Y14         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.888ns  (logic 3.801ns (31.974%)  route 8.087ns (68.026%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.031    14.521    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg_reg[4]
    SLICE_X12Y12         LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    14.645    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/S[0]
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.178 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.178    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.295 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.514 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.514    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]_i_1_n_7
    SLICE_X12Y14         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.875ns  (logic 3.788ns (31.899%)  route 8.087ns (68.101%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.031    14.521    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg_reg[4]
    SLICE_X12Y12         LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    14.645    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/S[0]
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.178 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.178    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.501 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.501    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1_n_6
    SLICE_X12Y13         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.867ns  (logic 3.780ns (31.853%)  route 8.087ns (68.147%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.666     3.626    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y26          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     4.082 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[28][2]/Q
                         net (fo=3, routed)           1.495     5.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[28]_27[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.701 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.701    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_6_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     5.948 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     7.093    zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0_i_1_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.298     7.391 r  zynq_design_i/registerIP_0/U0/readdata2[2]_INST_0/O
                         net (fo=2, routed)           1.011     8.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/reg2_data[2]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.526 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/if_flush0_carry_i_17/O
                         net (fo=7, routed)           0.295     8.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/int_early_branch0_inferred__1/i__carry
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.945 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47/O
                         net (fo=2, routed)           1.220    10.165    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_47_n_0
    SLICE_X18Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35/O
                         net (fo=1, routed)           0.000    10.289    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_35_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.821 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.821    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_20_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.935 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.935    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_12_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.163 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg_reg[4]_i_10/CO[2]
                         net (fo=1, routed)           1.094    12.256    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/CONTROLUNIT_INST/data0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.313    12.569 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9/O
                         net (fo=1, routed)           0.796    13.366    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_9_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.490 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pc_reg[4]_i_2/O
                         net (fo=17, routed)          1.031    14.521    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg_reg[4]
    SLICE_X12Y12         LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pcimmadder_inst/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    14.645    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/S[0]
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.178 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.178    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.493 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.493    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]_i_1_n_4
    SLICE_X12Y13         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata2_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.367ns (44.797%)  route 0.452ns (55.203%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.557     1.354    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X29Y19         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.495 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[8][13]/Q
                         net (fo=3, routed)           0.074     1.570    zynq_design_i/registerIP_0/U0/bram_mem_reg[8]_7[13]
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.615 r  zynq_design_i/registerIP_0/U0/readdata2[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     1.615    zynq_design_i/registerIP_0/U0/readdata2[13]_INST_0_i_9_n_0
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I0_O)      0.073     1.688 r  zynq_design_i/registerIP_0/U0/readdata2[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.113     1.801    zynq_design_i/registerIP_0/U0/readdata2[13]_INST_0_i_3_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I3_O)        0.108     1.909 r  zynq_design_i/registerIP_0/U0/readdata2[13]_INST_0/O
                         net (fo=2, routed)           0.265     2.174    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/reg2_data[13]
    SLICE_X20Y18         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata2_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[29][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata2_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.368ns (43.633%)  route 0.475ns (56.367%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.557     1.354    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X19Y30         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[29][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.495 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[29][22]/Q
                         net (fo=3, routed)           0.082     1.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[29]_28[22]
    SLICE_X18Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.622 r  zynq_design_i/registerIP_0/U0/readdata2[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.622    zynq_design_i/registerIP_0/U0/readdata2[22]_INST_0_i_6_n_0
    SLICE_X18Y30         MUXF7 (Prop_muxf7_I1_O)      0.074     1.696 r  zynq_design_i/registerIP_0/U0/readdata2[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.155     1.851    zynq_design_i/registerIP_0/U0/readdata2[22]_INST_0_i_1_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.108     1.959 r  zynq_design_i/registerIP_0/U0/readdata2[22]_INST_0/O
                         net (fo=2, routed)           0.238     2.198    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/reg2_data[22]
    SLICE_X18Y22         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata2_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.210ns (24.833%)  route 0.636ns (75.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.566     1.363    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X10Y38         FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDSE (Prop_fdse_C_Q)         0.164     1.527 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=5, routed)           0.419     1.946    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.046     1.992 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=358, routed)         0.217     2.209    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]_1
    SLICE_X6Y26          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.210ns (24.833%)  route 0.636ns (75.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.566     1.363    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X10Y38         FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDSE (Prop_fdse_C_Q)         0.164     1.527 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=5, routed)           0.419     1.946    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.046     1.992 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=358, routed)         0.217     2.209    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]_1
    SLICE_X6Y26          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.210ns (24.833%)  route 0.636ns (75.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.566     1.363    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X10Y38         FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDSE (Prop_fdse_C_Q)         0.164     1.527 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=5, routed)           0.419     1.946    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.046     1.992 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=358, routed)         0.217     2.209    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]_1
    SLICE_X6Y26          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.210ns (24.833%)  route 0.636ns (75.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.566     1.363    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X10Y38         FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDSE (Prop_fdse_C_Q)         0.164     1.527 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=5, routed)           0.419     1.946    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.046     1.992 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=358, routed)         0.217     2.209    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]_1
    SLICE_X6Y26          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.210ns (24.833%)  route 0.636ns (75.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.566     1.363    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X10Y38         FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDSE (Prop_fdse_C_Q)         0.164     1.527 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=5, routed)           0.419     1.946    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.046     1.992 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=358, routed)         0.217     2.209    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]_1
    SLICE_X6Y26          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.210ns (24.833%)  route 0.636ns (75.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.566     1.363    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X10Y38         FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDSE (Prop_fdse_C_Q)         0.164     1.527 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=5, routed)           0.419     1.946    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.046     1.992 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=358, routed)         0.217     2.209    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg_reg[4]_1
    SLICE_X6Y26          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata1_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.379ns (42.431%)  route 0.514ns (57.569%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.549     1.346    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X24Y25         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.164     1.510 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[18][16]/Q
                         net (fo=3, routed)           0.161     1.672    zynq_design_i/registerIP_0/U0/bram_mem_reg[18]_17[16]
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.717 r  zynq_design_i/registerIP_0/U0/readdata1[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.717    zynq_design_i/registerIP_0/U0/readdata1[16]_INST_0_i_7_n_0
    SLICE_X24Y27         MUXF7 (Prop_muxf7_I0_O)      0.062     1.779 r  zynq_design_i/registerIP_0/U0/readdata1[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.114     1.893    zynq_design_i/registerIP_0/U0/readdata1[16]_INST_0_i_2_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I1_O)        0.108     2.001 r  zynq_design_i/registerIP_0/U0/readdata1[16]_INST_0/O
                         net (fo=2, routed)           0.239     2.240    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/reg1_data[16]
    SLICE_X24Y19         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/registerIP_0/U0/bram_mem_reg[25][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata1_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.365ns (41.004%)  route 0.525ns (58.996%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.561     1.358    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X18Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[25][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.499 r  zynq_design_i/registerIP_0/U0/bram_mem_reg[25][28]/Q
                         net (fo=3, routed)           0.077     1.577    zynq_design_i/registerIP_0/U0/bram_mem_reg[25]_24[28]
    SLICE_X19Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.622 r  zynq_design_i/registerIP_0/U0/readdata1[28]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.622    zynq_design_i/registerIP_0/U0/readdata1[28]_INST_0_i_5_n_0
    SLICE_X19Y34         MUXF7 (Prop_muxf7_I0_O)      0.071     1.693 r  zynq_design_i/registerIP_0/U0/readdata1[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.136     1.828    zynq_design_i/registerIP_0/U0/readdata1[28]_INST_0_i_1_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.108     1.936 r  zynq_design_i/registerIP_0/U0/readdata1[28]_INST_0/O
                         net (fo=2, routed)           0.312     2.249    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/reg1_data[28]
    SLICE_X14Y23         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/readdata1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          1993 Endpoints
Min Delay          1993 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[27][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.334ns  (logic 0.934ns (14.746%)  route 5.400ns (85.254%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.642     3.098    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.250 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[25]_INST_0/O
                         net (fo=5, routed)           1.530     4.780    zynq_design_i/registerIP_0/U0/writedata[25]
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.326     5.106 r  zynq_design_i/registerIP_0/U0/bram_mem[1][25]_i_1/O
                         net (fo=31, routed)          1.228     6.334    zynq_design_i/registerIP_0/U0/write_data[25]
    SLICE_X22Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[27][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.494     3.184    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X22Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[27][25]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 0.907ns (14.445%)  route 5.372ns (85.555%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.663     3.119    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.119     3.238 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[23]_INST_0/O
                         net (fo=5, routed)           1.392     4.630    zynq_design_i/registerIP_0/U0/writedata[23]
    SLICE_X18Y26         LUT5 (Prop_lut5_I4_O)        0.332     4.962 r  zynq_design_i/registerIP_0/U0/bram_mem[1][23]_i_1/O
                         net (fo=31, routed)          1.317     6.279    zynq_design_i/registerIP_0/U0/write_data[23]
    SLICE_X13Y33         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.503     3.193    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X13Y33         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[1][23]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 0.907ns (14.469%)  route 5.362ns (85.531%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.663     3.119    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.119     3.238 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[23]_INST_0/O
                         net (fo=5, routed)           1.392     4.630    zynq_design_i/registerIP_0/U0/writedata[23]
    SLICE_X18Y26         LUT5 (Prop_lut5_I4_O)        0.332     4.962 r  zynq_design_i/registerIP_0/U0/bram_mem[1][23]_i_1/O
                         net (fo=31, routed)          1.307     6.269    zynq_design_i/registerIP_0/U0/write_data[23]
    SLICE_X10Y30         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.499     3.189    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X10Y30         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[10][23]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[2][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 0.907ns (14.541%)  route 5.330ns (85.459%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.663     3.119    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.119     3.238 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[23]_INST_0/O
                         net (fo=5, routed)           1.392     4.630    zynq_design_i/registerIP_0/U0/writedata[23]
    SLICE_X18Y26         LUT5 (Prop_lut5_I4_O)        0.332     4.962 r  zynq_design_i/registerIP_0/U0/bram_mem[1][23]_i_1/O
                         net (fo=31, routed)          1.275     6.237    zynq_design_i/registerIP_0/U0/write_data[23]
    SLICE_X13Y30         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.499     3.189    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X13Y30         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[2][23]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[16][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.218ns  (logic 0.934ns (15.022%)  route 5.284ns (84.978%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.642     3.098    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.250 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[25]_INST_0/O
                         net (fo=5, routed)           1.530     4.780    zynq_design_i/registerIP_0/U0/writedata[25]
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.326     5.106 r  zynq_design_i/registerIP_0/U0/bram_mem[1][25]_i_1/O
                         net (fo=31, routed)          1.112     6.218    zynq_design_i/registerIP_0/U0/write_data[25]
    SLICE_X19Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[16][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.497     3.187    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X19Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[16][25]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 0.934ns (15.022%)  route 5.283ns (84.978%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.642     3.098    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.250 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[25]_INST_0/O
                         net (fo=5, routed)           1.530     4.780    zynq_design_i/registerIP_0/U0/writedata[25]
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.326     5.106 r  zynq_design_i/registerIP_0/U0/bram_mem[1][25]_i_1/O
                         net (fo=31, routed)          1.112     6.217    zynq_design_i/registerIP_0/U0/write_data[25]
    SLICE_X16Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.499     3.189    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X16Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[3][25]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[5][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 0.934ns (15.028%)  route 5.281ns (84.972%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.642     3.098    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.250 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[25]_INST_0/O
                         net (fo=5, routed)           1.530     4.780    zynq_design_i/registerIP_0/U0/writedata[25]
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.326     5.106 r  zynq_design_i/registerIP_0/U0/bram_mem[1][25]_i_1/O
                         net (fo=31, routed)          1.109     6.215    zynq_design_i/registerIP_0/U0/write_data[25]
    SLICE_X17Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.499     3.189    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X17Y37         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[5][25]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[14][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 0.934ns (15.028%)  route 5.281ns (84.972%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.642     3.098    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.250 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[25]_INST_0/O
                         net (fo=5, routed)           1.530     4.780    zynq_design_i/registerIP_0/U0/writedata[25]
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.326     5.106 r  zynq_design_i/registerIP_0/U0/bram_mem[1][25]_i_1/O
                         net (fo=31, routed)          1.109     6.215    zynq_design_i/registerIP_0/U0/write_data[25]
    SLICE_X16Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[14][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.497     3.187    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X16Y34         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[14][25]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[25][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 0.934ns (15.081%)  route 5.259ns (84.919%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.642     3.098    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.250 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[25]_INST_0/O
                         net (fo=5, routed)           1.530     4.780    zynq_design_i/registerIP_0/U0/writedata[25]
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.326     5.106 r  zynq_design_i/registerIP_0/U0/bram_mem[1][25]_i_1/O
                         net (fo=31, routed)          1.087     6.193    zynq_design_i/registerIP_0/U0/write_data[25]
    SLICE_X22Y36         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[25][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.493     3.183    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X22Y36         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[25][25]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 0.934ns (15.081%)  route 5.259ns (84.919%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/MemtoReg_reg_reg/Q
                         net (fo=32, routed)          2.642     3.098    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/memwb_memtoreg_to_wbmux
    SLICE_X23Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.250 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/write_data[25]_INST_0/O
                         net (fo=5, routed)           1.530     4.780    zynq_design_i/registerIP_0/U0/writedata[25]
    SLICE_X20Y28         LUT5 (Prop_lut5_I4_O)        0.326     5.106 r  zynq_design_i/registerIP_0/U0/bram_mem[1][25]_i_1/O
                         net (fo=31, routed)          1.087     6.193    zynq_design_i/registerIP_0/U0/write_data[25]
    SLICE_X23Y36         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        1.493     3.183    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X23Y36         FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[31][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.164ns (26.553%)  route 0.454ns (73.447%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/C
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/Q
                         net (fo=3, routed)           0.454     0.618    zynq_design_i/instructionmemIP_0/U0/pc_address[7]
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.866     1.776    zynq_design_i/instructionmemIP_0/U0/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.164ns (26.216%)  route 0.462ns (73.784%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[6]/C
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[6]/Q
                         net (fo=3, routed)           0.462     0.626    zynq_design_i/instructionmemIP_0/U0/pc_address[4]
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.866     1.776    zynq_design_i/instructionmemIP_0/U0/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.164ns (26.008%)  route 0.467ns (73.992%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]/C
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]/Q
                         net (fo=3, routed)           0.467     0.631    zynq_design_i/instructionmemIP_0/U0/pc_address[2]
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.866     1.776    zynq_design_i/instructionmemIP_0/U0/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.164ns (25.957%)  route 0.468ns (74.043%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]/C
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]/Q
                         net (fo=3, routed)           0.468     0.632    zynq_design_i/instructionmemIP_0/U0/pc_address[6]
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.866     1.776    zynq_design_i/instructionmemIP_0/U0/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[29][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.575%)  route 0.465ns (71.425%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/Q
                         net (fo=39, routed)          0.138     0.279    zynq_design_i/registerIP_0/U0/regwrite
    SLICE_X7Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.324 r  zynq_design_i/registerIP_0/U0/bram_mem[1][6]_i_1/O
                         net (fo=31, routed)          0.327     0.651    zynq_design_i/registerIP_0/U0/write_data[6]
    SLICE_X4Y10          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.853     1.763    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X4Y10          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[29][6]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.708%)  route 0.485ns (72.292%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/Q
                         net (fo=39, routed)          0.138     0.279    zynq_design_i/registerIP_0/U0/regwrite
    SLICE_X7Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.324 r  zynq_design_i/registerIP_0/U0/bram_mem[1][6]_i_1/O
                         net (fo=31, routed)          0.347     0.671    zynq_design_i/registerIP_0/U0/write_data[6]
    SLICE_X2Y16          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.848     1.758    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X2Y16          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[7][6]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.326%)  route 0.510ns (75.674%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[7]/C
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[7]/Q
                         net (fo=3, routed)           0.510     0.674    zynq_design_i/instructionmemIP_0/U0/pc_address[5]
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.866     1.776    zynq_design_i/instructionmemIP_0/U0/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/Q
                         net (fo=39, routed)          0.334     0.475    zynq_design_i/registerIP_0/U0/regwrite
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.520 r  zynq_design_i/registerIP_0/U0/bram_mem[1][3]_i_1/O
                         net (fo=31, routed)          0.158     0.678    zynq_design_i/registerIP_0/U0/write_data[3]
    SLICE_X7Y18          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.827     1.737    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X7Y18          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[7][3]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.301%)  route 0.495ns (72.699%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/Q
                         net (fo=39, routed)          0.138     0.279    zynq_design_i/registerIP_0/U0/regwrite
    SLICE_X7Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.324 r  zynq_design_i/registerIP_0/U0/bram_mem[1][6]_i_1/O
                         net (fo=31, routed)          0.357     0.681    zynq_design_i/registerIP_0/U0/write_data[6]
    SLICE_X5Y17          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.847     1.757    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X5Y17          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[13][6]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/registerIP_0/U0/bram_mem_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.293%)  route 0.496ns (72.707%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/C
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg/Q
                         net (fo=39, routed)          0.138     0.279    zynq_design_i/registerIP_0/U0/regwrite
    SLICE_X7Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.324 r  zynq_design_i/registerIP_0/U0/bram_mem[1][6]_i_1/O
                         net (fo=31, routed)          0.357     0.682    zynq_design_i/registerIP_0/U0/write_data[6]
    SLICE_X2Y17          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1888, routed)        0.847     1.757    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X2Y17          FDRE                                         r  zynq_design_i/registerIP_0/U0/bram_mem_reg[6][6]/C





