-------------------------------------------------------------------------
-- Emil Kosic
-- Department of Electrical and Computer Engineering
-- Iowa State University
-------------------------------------------------------------------------


-- decoder5_32.vhd
-------------------------------------------------------------------------
-- DESCRIPTION: This file contains an implementation of a 5:32 bit decoder
--
-- NOTES:
-- 2/2/24
-------------------------------------------------------------------------


library IEEE;
use IEEE.std_logic_1164.all;

entity decoder5_32 is 
   port ( D_IN : in std_logic_vector(4 downto 0);
         F_OUT : out std_logic_vector(31 downto 0));
      
end decoder5_32;

architecture decoder of decoder5_32 is 
begin 
with D_IN select 
    F_OUT  <= x"00000001" when "00000",
              x"00000002" when "00001",
	      x"00000003" when "00010",
              x"00000004" when "00011", 
              x"00000005" when "00100",
	      x"00000006" when "00101",
	      x"00000007" when "00110",
              x"00000008" when "00111",
	      x"00000009" when "01000",
              x"0000000A" when "01001",
              x"0000000B" when "01010",
	      x"0000000C" when "01011",
 	      x"0000000D" when "01100",
              x"0000000E" when "01101",
	      x"0000000F" when "01110",
              x"00000010" when "01111",
              x"00000011" when "10000",
	      x"00000012" when "10001",
	      x"00000013" when "10010",
	      x"00000014" when "10011", 
              x"00000015" when "10100",
	      x"00000016" when "10101",
	      x"00000017" when "10110",
              x"00000018" when "10111",
	      x"00000019" when "11000",
              x"0000001A" when "11001",
              x"0000001B" when "11010",
	      x"0000001C" when "11011",
 	      x"0000001D" when "11100",
              x"0000001E" when "11101",
	      x"0000001F" when "11110",
              x"00000020" when "11111",
	      x"00000000" when others;

end decoder;
            
