package voodoo.core

import spinal.core._
import spinal.core.sim._
import spinal.lib._
import spinal.lib.bus.bmb._
import voodoo._
import voodoo.frontend.RegisterBank
import voodoo.raster.FastfillWordWriter

object PixelPipeline {
  case class ClipRect() extends Bundle {
    val left = UInt(10 bits)
    val right = UInt(10 bits)
    val lowY = UInt(10 bits)
    val highY = UInt(10 bits)
  }

  case class PaletteRegs() extends Bundle {
    val table0I0 = Bits(32 bits)
    val table0I1 = Bits(32 bits)
    val table0I2 = Bits(32 bits)
    val table0I3 = Bits(32 bits)
    val table0Q0 = Bits(32 bits)
    val table0Q1 = Bits(32 bits)
    val table0Q2 = Bits(32 bits)
    val table0Q3 = Bits(32 bits)
  }

  case class SyncRender(c: Config) extends Bundle {
    val fbzMode = FbzMode()
    val color0 = Bits(32 bits)
    val color1 = Bits(32 bits)
    val fogColor = Bits(32 bits)
    val chromaKey = Bits(32 bits)
    val zaColor = Bits(32 bits)
    val routing = FbRouting(c)
    val tmuSendConfig = Bool()
  }

  case class Controls(c: Config) extends Bundle {
    val clip = ClipRect()
    val lfb = Lfb.Regs(c)
    val fastfill = FastfillWrite.Regs(c)
    val syncRender = SyncRender(c)
    val nccTables = Tmu.NccTables()
    val fogTable = Vec(Bits(16 bits), 64)
    val paletteRegs = PaletteRegs()
  }

  object Controls {
    def fromRegisterBank(c: Config, regBank: RegisterBank, layout: FramebufferLayout): Controls = {
      val ctrl = Controls(c)
      ctrl.clip.left := regBank.renderConfig.clipLeftX
      ctrl.clip.right := regBank.renderConfig.clipRightX
      ctrl.clip.lowY := regBank.renderConfig.clipLowY
      ctrl.clip.highY := regBank.renderConfig.clipHighY
      ctrl.lfb := Lfb.Regs.fromRegisterBank(c, regBank, layout)
      ctrl.fastfill := FastfillWrite.Regs.fromRegisterBank(c, regBank, layout.draw)
      ctrl.syncRender.fbzMode := regBank.renderConfig.fbzModeBundle
      ctrl.syncRender.color0 := regBank.renderConfig.color0
      ctrl.syncRender.color1 := regBank.renderConfig.color1
      ctrl.syncRender.fogColor := regBank.renderConfig.fogColor
      ctrl.syncRender.chromaKey := regBank.renderConfig.chromaKey
      ctrl.syncRender.zaColor := regBank.renderConfig.zaColor
      ctrl.syncRender.routing := layout.draw
      ctrl.syncRender.tmuSendConfig := regBank.tmuConfig.trexInit1(18)
      for (table <- 0 until 2) {
        val yRegs = if (table == 0) regBank.nccTable.table0Y else regBank.nccTable.table1Y
        val iRegs = if (table == 0) regBank.nccTable.table0I else regBank.nccTable.table1I
        val qRegs = if (table == 0) regBank.nccTable.table0Q else regBank.nccTable.table1Q
        val dst = if (table == 0) ctrl.nccTables.table0 else ctrl.nccTables.table1
        for (r <- 0 until 4; b <- 0 until 4) {
          dst.y(r * 4 + b) := yRegs(r)((b + 1) * 8 - 1 downto b * 8).asUInt
        }
        for (idx <- 0 until 4) {
          dst.i(idx) := iRegs(idx)(26 downto 0)
          dst.q(idx) := qRegs(idx)(26 downto 0)
        }
      }
      for ((entry, (dfog, fog)) <- ctrl.fogTable.zip(regBank.fogTable.fogTable)) {
        entry(15 downto 8) := dfog
        entry(7 downto 0) := fog
      }
      ctrl.paletteRegs.table0I0 := regBank.nccTable.table0I0
      ctrl.paletteRegs.table0I1 := regBank.nccTable.table0I1
      ctrl.paletteRegs.table0I2 := regBank.nccTable.table0I2
      ctrl.paletteRegs.table0I3 := regBank.nccTable.table0I3
      ctrl.paletteRegs.table0Q0 := regBank.nccTable.table0Q0
      ctrl.paletteRegs.table0Q1 := regBank.nccTable.table0Q1
      ctrl.paletteRegs.table0Q2 := regBank.nccTable.table0Q2
      ctrl.paletteRegs.table0Q3 := regBank.nccTable.table0Q3
      ctrl
    }
  }

  case class ExternalBusy() extends Bundle {
    val nopCmd = Bool()
    val nopCmdReset = Bool()
    val fastfillCmd = Bool()
    val swapbufferCmd = Bool()
    val swapWaiting = Bool()
  }

  object ExternalBusy {
    def fromCore(regBank: RegisterBank, swapBuffer: SwapBuffer): ExternalBusy = {
      val busy = ExternalBusy()
      busy.nopCmd := regBank.commands.nopCmd.valid
      busy.nopCmdReset := regBank.commands.nopCmd.valid && regBank.commands.nopCmd.payload(0)
      busy.fastfillCmd := regBank.commands.fastfillCmd.valid
      busy.swapbufferCmd := regBank.commands.swapbufferCmd.valid
      busy.swapWaiting := swapBuffer.io.waiting
      busy
    }
  }

  case class SpanPrefetcher(c: Config, colorPlane: Boolean) extends Component {
    val io = new Bundle {
      val span = slave(Stream(Rasterizer.PrefetchSpan(c)))
      val readReq = master(Stream(FramebufferPlaneReader.PrefetchReq(c)))
      val routing = in(FbRouting(c))
      val fbzMode = in(FbzMode())
      val yOriginEnable = in Bool ()
      val yOriginSwapValue = in UInt (c.vertexFormat.nonFraction bits)
    }

    def pixelX(value: AFix): UInt = value.floor(0).asUInt.resize(c.vertexFormat.nonFraction bits)

    val spanY = io.span.payload.y.floor(0).asUInt.resize(c.vertexFormat.nonFraction bits)
    val transformedY = UInt(c.vertexFormat.nonFraction bits)
    transformedY := spanY
    when(io.yOriginEnable) {
      transformedY := io.yOriginSwapValue.resize(c.vertexFormat.nonFraction bits) - spanY
    }

    val planeBase = if (colorPlane) io.routing.colorBaseAddr else io.routing.auxBaseAddr
    val startAddress = FramebufferAddressMath.planeAddress(
      planeBase,
      pixelX(io.span.payload.xStart),
      transformedY,
      io.routing.pixelStride
    )
    val endAddress = FramebufferAddressMath.planeAddress(
      planeBase,
      pixelX(io.span.payload.xEnd),
      transformedY,
      io.routing.pixelStride
    )

    val planeReadNeeded =
      if (colorPlane)
        io.span.payload.pixelConfig.alphaMode.alphaBlendEnable || io.fbzMode.enableDitherSubtract
      else io.fbzMode.enableDepthBuffer

    io.readReq.valid := io.span.valid && planeReadNeeded
    io.span.ready := !planeReadNeeded || io.readReq.ready
    io.readReq.startAddress := startAddress(c.addressWidth.value - 1 downto 0)
    io.readReq.endAddress := endAddress(c.addressWidth.value - 1 downto 0)
  }
}

case class PixelPipeline(c: Config) extends Component {
  import PixelPipeline._

  val io = new Bundle {
    val triangleCmd = slave(Stream(TriangleSetup.Input(c)))
    val ftriangleCmd = slave(Stream(TriangleSetup.Input(c)))
    val fastfillCmd = slave Stream (NoData)
    val paletteWrite = slave(Flow(RegisterBank.PaletteWrite()))
    val lfbBus = slave(Bmb(Lfb.bmbParams(c)))
    val controls = in(Controls(c))
    val externalBusy = in(ExternalBusy())
    val tmuInvalidate = in Bool ()
    val pciFifoEmpty = in Bool ()
    val fbStatus = in(FramebufferMemStatus())
    val fbStats = in(FramebufferMemStats())
    val texRead = master(Bmb(Tmu.bmbParams(c)))
    val lfbReadBus = master(Bmb(Lfb.fbReadBmbParams(c)))
    val colorReadReq = master(Stream(FramebufferPlaneBuffer.ReadReq(c)))
    val colorReadRsp = slave(Stream(FramebufferPlaneBuffer.ReadRsp()))
    val auxReadReq = master(Stream(FramebufferPlaneBuffer.ReadReq(c)))
    val auxReadRsp = slave(Stream(FramebufferPlaneBuffer.ReadRsp()))
    val prefetchColor = master(Stream(FramebufferPlaneReader.PrefetchReq(c)))
    val prefetchAux = master(Stream(FramebufferPlaneReader.PrefetchReq(c)))
    val colorWrite = master(Stream(FramebufferPlaneBuffer.WriteReq(c)))
    val auxWrite = master(Stream(FramebufferPlaneBuffer.WriteReq(c)))

    val stats = out(CoreStats())
    val debug = out(CoreDebug())
  }

  private def buildPaletteWriteFlow(regs: PaletteRegs): Flow[Tmu.PaletteWrite] = {
    val flow = Flow(Tmu.PaletteWrite())
    flow.valid := False
    flow.payload.address := 0
    flow.payload.data := 0

    val entries = Seq(
      (regs.table0I0, false),
      (regs.table0I1, true),
      (regs.table0I2, false),
      (regs.table0I3, true),
      (regs.table0Q0, false),
      (regs.table0Q1, true),
      (regs.table0Q2, false),
      (regs.table0Q3, true)
    )

    for ((reg, isOdd) <- entries) {
      val prev = RegNext(reg)
      when(reg =/= prev && reg(31)) {
        flow.valid := True
        val idx = reg(30 downto 23).asUInt & 0xfe
        flow.payload.address := (if (isOdd) (idx | 1).resized else idx.resized)
        flow.payload.data := reg(23 downto 0)
      }
    }
    flow
  }

  val triangleSetup = TriangleSetup(c)
  val rasterizer = Rasterizer(c)
  val fastfillWriter = FastfillWordWriter(c)
  val lfb = Lfb(c)
  val colorCombine = ColorCombine(c)
  val fbAccess = FramebufferAccess(c)
  val writeColor = Write(c)
  val writeAux = Write(c)

  io.triangleCmd.simPublic()
  io.ftriangleCmd.simPublic()
  triangleSetup.i.simPublic()
  triangleSetup.o.simPublic()
  rasterizer.i.simPublic()
  rasterizer.o.simPublic()
  colorCombine.io.input.simPublic()
  colorCombine.io.output.simPublic()
  fbAccess.io.input.simPublic()
  fbAccess.io.output.simPublic()
  writeColor.i.fromPipeline.simPublic()
  writeAux.i.fromPipeline.simPublic()
  writeColor.o.fbWrite.simPublic()
  writeAux.o.fbWrite.simPublic()

  val triangleSetupInput = StreamArbiterFactory.assumeOhInput
    .on(Seq(io.triangleCmd, io.ftriangleCmd))
  triangleSetup.i << triangleSetupInput

  rasterizer.i << triangleSetup.o
  rasterizer.enableClipping := io.controls.fastfill.fbzMode.enableClipping
  rasterizer.clipLeft := io.controls.clip.left
  rasterizer.clipRight := io.controls.clip.right
  rasterizer.clipLowY := io.controls.clip.lowY
  rasterizer.clipHighY := io.controls.clip.highY

  fastfillWriter.io.cmd << io.fastfillCmd
  fastfillWriter.io.regs := io.controls.fastfill
  fastfillWriter.io.clipLeft := io.controls.clip.left
  fastfillWriter.io.clipRight := io.controls.clip.right
  fastfillWriter.io.clipLowY := io.controls.clip.lowY
  fastfillWriter.io.clipHighY := io.controls.clip.highY

  lfb.io.bus <> io.lfbBus
  lfb.io.regs := io.controls.lfb
  lfb.io.pciFifoEmpty := io.pciFifoEmpty
  io.lfbReadBus <> lfb.io.fbReadBus

  val yOriginEnable = io.controls.fastfill.fbzMode.yOrigin
  val yOriginSwapValue = io.controls.fastfill.yOriginSwapValue
  val rasterYTransformed = rasterizer.o.map { out =>
    val result = cloneOf(out)
    result := out
    when(yOriginEnable) {
      result.coords(1) := yOriginSwapValue.resize(c.vertexFormat.nonFraction bits).asSInt - out
        .coords(1)
    }
    result
  }
  rasterYTransformed.simPublic()

  val rasterYPipe = rasterYTransformed.stage()
  val rasterFork = StreamFork2(rasterYPipe, synchronous = true)
  val postTmuQueue = rasterFork._2
    .translateWith(Rasterizer.PostTmu.fromOutput(c, rasterFork._2.payload))
    .queue(64)
    .stage()
    .stage()

  val tmuOutput = Stream(Tmu.Output(c))
  val tmuInputValid = Bool()
  val tmuBusy = Bool()

  if (c.enableTmu) {
    val tmu = Tmu(c)
    tmu.io.input.simPublic()
    tmu.io.output.simPublic()
    tmu.io.paletteWrite << io.paletteWrite.translateWith {
      val out = Tmu.PaletteWrite()
      out.address := io.paletteWrite.payload.address
      out.data := io.paletteWrite.payload.data
      out
    }
    tmu.io.sendConfig := io.controls.syncRender.tmuSendConfig
    tmu.io.nccTables := io.controls.nccTables
    tmu.io.invalidate := io.tmuInvalidate
    io.texRead <> tmu.io.texRead

    val tmuInput = Stream(Tmu.Input(c))
    tmuInput.translateFrom(rasterFork._1.stage())((out, in) =>
      out := Tmu.Input.fromRasterizer(c, in)
    )
    tmuInput >/-> tmu.io.input
    tmuOutput << tmu.io.output
    tmuInputValid := tmu.io.input.valid
    tmuBusy := tmu.io.busy
  } else {
    tmuOutput.translateFrom(rasterFork._1.stage()) { (out, in) =>
      out.texture.r := 0
      out.texture.g := 0
      out.texture.b := 0
      out.textureAlpha := 0
      if (c.trace.enabled) out.trace := in.trace
    }
    io.texRead.cmd.valid := False
    io.texRead.cmd.opcode := Bmb.Cmd.Opcode.READ
    io.texRead.cmd.address := 0
    if (io.texRead.cmd.data != null) io.texRead.cmd.data := 0
    if (io.texRead.cmd.mask != null) io.texRead.cmd.mask := 0
    io.texRead.cmd.length := 0
    io.texRead.cmd.last := True
    io.texRead.cmd.source := 0
    if (io.texRead.p.access.contextWidth > 0) {
      io.texRead.cmd.context := 0
    }
    io.texRead.rsp.ready := True
    tmuInputValid := False
    tmuBusy := False
  }

  val tmuJoined = StreamJoin(tmuOutput.stage(), postTmuQueue)
  if (c.trace.enabled) {
    postTmuQueue.simPublic()
    tmuJoined.simPublic()
    when(tmuJoined.valid) {
      assert(tmuJoined.payload._1.trace.asBits === tmuJoined.payload._2.trace.asBits)
    }
  }

  val colorCombineInput = Stream(ColorCombine.Input(c))
  colorCombineInput.translateFrom(tmuJoined.stage())((out, payload) =>
    out := ColorCombine.Input.fromTmuAndRaster(c, payload._1, payload._2, io.controls.syncRender)
  )
  colorCombineInput >/-> colorCombine.io.input

  val spanPrefetchFork = StreamFork2(rasterizer.prefetchSpan, synchronous = true)
  val colorPrefetcher = SpanPrefetcher(c, colorPlane = true)
  val auxPrefetcher = SpanPrefetcher(c, colorPlane = false)

  colorPrefetcher.io.span << spanPrefetchFork._1
  auxPrefetcher.io.span << spanPrefetchFork._2
  colorPrefetcher.io.routing := io.controls.syncRender.routing
  auxPrefetcher.io.routing := io.controls.syncRender.routing
  colorPrefetcher.io.fbzMode := io.controls.syncRender.fbzMode
  auxPrefetcher.io.fbzMode := io.controls.syncRender.fbzMode
  colorPrefetcher.io.yOriginEnable := yOriginEnable
  colorPrefetcher.io.yOriginSwapValue := yOriginSwapValue.resize(c.vertexFormat.nonFraction bits)
  auxPrefetcher.io.yOriginEnable := yOriginEnable
  auxPrefetcher.io.yOriginSwapValue := yOriginSwapValue.resize(c.vertexFormat.nonFraction bits)

  io.prefetchColor << colorPrefetcher.io.readReq
  io.prefetchAux << auxPrefetcher.io.readReq

  val ckBits = colorCombine.io.output.payload.chromaKey
  val ckR = ckBits(23 downto 16).asUInt
  val ckG = ckBits(15 downto 8).asUInt
  val ckB = ckBits(7 downto 0).asUInt
  val ccColor = colorCombine.io.output.payload.color
  val chromaKill =
    if (c.enableChromaKey)
      colorCombine.io.output.payload.fbzMode.enableChromaKey && ccColor.r === ckR &&
      ccColor.g === ckG && ccColor.b === ckB
    else False

  val fogArbiterInput = Stream(ColorCombine.Output(c))
  fogArbiterInput.valid := colorCombine.io.output.valid || lfb.io.pipelineOutput.valid
  fogArbiterInput.payload := lfb.io.pipelineOutput.payload
  when(colorCombine.io.output.valid) {
    fogArbiterInput.payload := colorCombine.io.output.payload
  }
  colorCombine.io.output.ready := fogArbiterInput.ready
  lfb.io.pipelineOutput.ready := fogArbiterInput.ready && !colorCombine.io.output.valid

  val fogOutput = Stream(Fog.Output(c))
  val fogBusy = Bool()

  def assignFogBypass(dst: Fog.Output, src: ColorCombine.Output): Unit = {
    dst.coords := src.coords
    dst.color := src.color
    dst.alpha := src.alpha
    dst.depth := src.depth
    dst.wDepth := 0
    dst.colorBeforeFog := src.color
    dst.chromaKey := src.chromaKey
    dst.zaColor := src.zaColor
    dst.alphaMode := src.alphaMode
    dst.fbzMode := src.fbzMode
    dst.routing := src.routing
    if (c.trace.enabled) dst.trace := src.trace
  }

  if (c.enableFog) {
    val fog = Fog(c)
    fog.io.input.simPublic()
    fog.io.output.simPublic()
    fog.io.fogTable := io.controls.fogTable
    fogArbiterInput >/-> fog.io.input
    fogOutput << fog.io.output
    fogBusy := fog.io.busy
  } else {
    fogOutput.translateFrom(fogArbiterInput.stage())((out, in) => assignFogBypass(out, in))
    fogBusy := False
  }

  val alphaBits = fogOutput.payload.alphaMode
  val alphaTestEnable = alphaBits.alphaTestEnable
  val alphaFunc = alphaBits.alphaFunc
  val alphaRef = alphaBits.alphaRef
  val srcAlpha = fogOutput.payload.alpha
  val alphaPassed = alphaFunc.mux(
    0 -> False,
    1 -> (srcAlpha < alphaRef),
    2 -> (srcAlpha === alphaRef),
    3 -> (srcAlpha <= alphaRef),
    4 -> (srcAlpha > alphaRef),
    5 -> (srcAlpha =/= alphaRef),
    6 -> (srcAlpha >= alphaRef),
    7 -> True
  )
  val alphaKill = if (c.enableAlphaTest) alphaTestEnable && !alphaPassed else False

  fogOutput >/-> fbAccess.io.input
  fbAccess.io.fbReadColorRsp << io.colorReadRsp
  fbAccess.io.fbReadAuxRsp << io.auxReadRsp
  io.colorReadReq << fbAccess.io.fbReadColorReq.s2mPipe()
  io.auxReadReq << fbAccess.io.fbReadAuxReq.s2mPipe()

  val fbAccessChromaKey = fbAccess.io.output.payload.chromaKey
  val fbAccessChromaKill =
    if (c.enableChromaKey)
      fbAccess.io.output.payload.fbzMode.enableChromaKey &&
      fbAccess.io.output.payload.colorBeforeFog.r === fbAccessChromaKey(23 downto 16).asUInt &&
      fbAccess.io.output.payload.colorBeforeFog.g === fbAccessChromaKey(15 downto 8).asUInt &&
      fbAccess.io.output.payload.colorBeforeFog.b === fbAccessChromaKey(7 downto 0).asUInt
    else False
  val fbAccessAlphaBits = fbAccess.io.output.payload.alphaMode
  val fbAccessAlphaPassed = fbAccessAlphaBits.alphaFunc.mux(
    0 -> False,
    1 -> (fbAccess.io.output.payload.alpha < fbAccessAlphaBits.alphaRef),
    2 -> (fbAccess.io.output.payload.alpha === fbAccessAlphaBits.alphaRef),
    3 -> (fbAccess.io.output.payload.alpha <= fbAccessAlphaBits.alphaRef),
    4 -> (fbAccess.io.output.payload.alpha > fbAccessAlphaBits.alphaRef),
    5 -> (fbAccess.io.output.payload.alpha =/= fbAccessAlphaBits.alphaRef),
    6 -> (fbAccess.io.output.payload.alpha >= fbAccessAlphaBits.alphaRef),
    7 -> True
  )
  val fbAccessAlphaKill =
    if (c.enableAlphaTest) fbAccessAlphaBits.alphaTestEnable && !fbAccessAlphaPassed else False
  val afterFbKills = fbAccess.io.output.throwWhen(fbAccessChromaKill || fbAccessAlphaKill).stage()

  val trianglePreDither = afterFbKills
    .translateWith {
      Write.PreDither.fromFramebufferAccess(c, afterFbKills.payload)
    }
    .m2sPipe()

  val pixelsInCounter = Reg(UInt(24 bits)) init (0)
  val chromaFailCounter = Reg(UInt(24 bits)) init (0)
  val zFuncFailCounter = Reg(UInt(24 bits)) init (0)
  val aFuncFailCounter = Reg(UInt(24 bits)) init (0)
  val pixelsOutCounter = Reg(UInt(24 bits)) init (0)
  val clearPerfCounters = io.externalBusy.nopCmdReset

  when(clearPerfCounters) {
    pixelsInCounter := 0
    chromaFailCounter := 0
    zFuncFailCounter := 0
    aFuncFailCounter := 0
    pixelsOutCounter := 0
  } otherwise {
    when(fbAccess.io.output.fire && fbAccessChromaKill) {
      chromaFailCounter := chromaFailCounter + 1
    }
    when(fbAccess.io.output.fire && fbAccessAlphaKill) {
      aFuncFailCounter := aFuncFailCounter + 1
    }
    when(fbAccess.io.zFuncFail) {
      zFuncFailCounter := zFuncFailCounter + 1
    }

    val pixelsInDelta =
      colorCombine.io.output.fire.asUInt.resize(3 bits) +
        lfb.io.pipelineOutput.fire.asUInt.resize(3 bits) +
        lfb.io.writeOutput.fire.asUInt.resize(3 bits) +
        fastfillWriter.io.generatedPixels.resize(3 bits)
    pixelsInCounter := pixelsInCounter + pixelsInDelta.resize(24 bits)
  }

  val preDitherRaw = Stream(cloneOf(trianglePreDither.payload))
  preDitherRaw.valid := trianglePreDither.valid || lfb.io.writeOutput.valid
  preDitherRaw.payload := lfb.io.writeOutput.payload
  when(trianglePreDither.valid) {
    preDitherRaw.payload := trianglePreDither.payload
  }
  trianglePreDither.ready := preDitherRaw.ready
  lfb.io.writeOutput.ready := preDitherRaw.ready && !trianglePreDither.valid
  val preDitherMerged = preDitherRaw.stage()

  val (forDither, forPipe) = StreamFork2(preDitherMerged, synchronous = true)
  val ditherOutput = Stream(Dither.Output())
  if (c.enableDither) {
    val dither = Dither()
    dither.io.input.translateFrom(forDither)((ditIn, pd) => ditIn := Dither.Input.fromPreDither(pd))
    ditherOutput << dither.io.output
  } else {
    ditherOutput.translateFrom(forDither.m2sPipe()) { (out, pd) =>
      out.ditR := (pd.r >> 3).resize(5 bits)
      out.ditG := (pd.g >> 2).resize(6 bits)
      out.ditB := (pd.b >> 3).resize(5 bits)
    }
  }

  val preDitherPiped = forPipe.m2sPipe()
  val ditherJoined = StreamJoin(ditherOutput, preDitherPiped)
  val (forColorWrite, forAuxWrite) = StreamFork2(ditherJoined, synchronous = true)

  val colorWriteInput = forColorWrite
    .throwWhen(!forColorWrite.payload._2.rgbWrite)
    .translateWith {
      val ditOut = forColorWrite.payload._1
      val pd = forColorWrite.payload._2
      Write.Input.colorFromDither(c, pd, ditOut, if (c.trace.enabled) pd.trace else null)
    }
  colorWriteInput >/-> writeColor.i.fromPipeline

  val auxWriteInput = forAuxWrite
    .throwWhen(!forAuxWrite.payload._2.auxWrite)
    .translateWith {
      val pd = forAuxWrite.payload._2
      Write.Input.auxFromPreDither(c, pd, if (c.trace.enabled) pd.trace else null)
    }
  auxWriteInput >/-> writeAux.i.fromPipeline

  val fastfillColorWrite = fastfillWriter.io.colorWrite.s2mPipe()
  val fastfillAuxWrite = fastfillWriter.io.auxWrite.s2mPipe()

  val colorWriteMerged = Stream(cloneOf(io.colorWrite.payload))
  colorWriteMerged.valid := fastfillColorWrite.valid || writeColor.o.fbWrite.valid
  colorWriteMerged.payload := writeColor.o.fbWrite.payload
  when(fastfillColorWrite.valid) {
    colorWriteMerged.payload := fastfillColorWrite.payload
  }
  fastfillColorWrite.ready := colorWriteMerged.ready
  writeColor.o.fbWrite.ready := colorWriteMerged.ready && !fastfillColorWrite.valid

  val auxWriteMerged = Stream(cloneOf(io.auxWrite.payload))
  auxWriteMerged.valid := fastfillAuxWrite.valid || writeAux.o.fbWrite.valid
  auxWriteMerged.payload := writeAux.o.fbWrite.payload
  when(fastfillAuxWrite.valid) {
    auxWriteMerged.payload := fastfillAuxWrite.payload
  }
  fastfillAuxWrite.ready := auxWriteMerged.ready
  writeAux.o.fbWrite.ready := auxWriteMerged.ready && !fastfillAuxWrite.valid

  io.colorWrite << colorWriteMerged
  io.auxWrite << auxWriteMerged

  when(!clearPerfCounters && writeColor.i.fromPipeline.fire) {
    pixelsOutCounter := pixelsOutCounter + 1
  }
  when(fastfillWriter.io.colorWrite.fire) {
    pixelsOutCounter := pixelsOutCounter + fastfillWriter.io.colorWrittenPixels.resize(24 bits)
  }

  io.stats.pixelsIn := pixelsInCounter
  io.stats.chromaFail := chromaFailCounter
  io.stats.zFuncFail := zFuncFailCounter
  io.stats.aFuncFail := aFuncFailCounter
  io.stats.pixelsOut := pixelsOutCounter

  io.debug.busy.triangleSetupValid := triangleSetup.o.valid
  io.debug.busy.rasterizerRunning := rasterizer.running
  io.debug.busy.tmuInputValid := tmuInputValid
  io.debug.busy.tmuBusy := tmuBusy
  io.debug.busy.fbAccessBusy := fbAccess.io.busy
  io.debug.busy.colorCombineInputValid := colorCombine.io.input.valid
  io.debug.busy.fogBusy := fogBusy
  io.debug.busy.fbAccessInputValid := fbAccess.io.input.valid
  io.debug.busy.writeColorInputValid := writeColor.i.fromPipeline.valid
  io.debug.busy.writeAuxInputValid := writeAux.i.fromPipeline.valid
  io.debug.busy.fastfillRunning := fastfillWriter.io.running
  io.debug.busy.swapWaiting := io.externalBusy.swapWaiting
  io.debug.busy.lfbBusy := lfb.io.busy
  io.debug.busy.fastfillOutputValid := fastfillWriter.io.wordValid
  io.debug.busy.fastfillOutputReady := fastfillWriter.io.wordReady
  io.debug.busy.fastfillWriteValid := fastfillWriter.io.colorWrite.valid || fastfillWriter.io.auxWrite.valid
  io.debug.busy.fastfillWriteReady := fastfillWriter.io.colorWrite.ready && fastfillWriter.io.auxWrite.ready
  io.debug.busy.preDitherMergedValid := preDitherMerged.valid
  io.debug.busy.preDitherMergedReady := preDitherMerged.ready
  io.debug.busy.preDitherPipedValid := preDitherPiped.valid
  io.debug.busy.preDitherPipedReady := preDitherPiped.ready
  io.debug.busy.ditherOutputValid := ditherOutput.valid
  io.debug.busy.ditherOutputReady := ditherOutput.ready
  io.debug.busy.ditherJoinedValid := ditherJoined.valid
  io.debug.busy.ditherJoinedReady := ditherJoined.ready
  io.debug.busy.colorForkValid := forColorWrite.valid
  io.debug.busy.colorForkReady := forColorWrite.ready
  io.debug.busy.auxForkValid := forAuxWrite.valid
  io.debug.busy.auxForkReady := forAuxWrite.ready
  io.debug.busy.writeColorReady := writeColor.i.fromPipeline.ready
  io.debug.busy.writeAuxReady := writeAux.i.fromPipeline.ready
  io.debug.busy.fastfillWriteAuxWrite := fastfillWriter.io.auxWrite.valid

  io.debug.writePath.fastfillRunning := fastfillWriter.io.running
  io.debug.writePath.fastfillOutputValid := fastfillWriter.io.wordValid
  io.debug.writePath.fastfillOutputReady := fastfillWriter.io.wordReady
  io.debug.writePath.fastfillWriteValid := fastfillWriter.io.colorWrite.valid || fastfillWriter.io.auxWrite.valid
  io.debug.writePath.fastfillWriteReady := fastfillWriter.io.colorWrite.ready && fastfillWriter.io.auxWrite.ready
  io.debug.writePath.preDitherMergedValid := preDitherMerged.valid
  io.debug.writePath.preDitherMergedReady := preDitherMerged.ready
  io.debug.writePath.ditherJoinedValid := ditherJoined.valid
  io.debug.writePath.ditherJoinedReady := ditherJoined.ready
  io.debug.writePath.colorForkValid := forColorWrite.valid
  io.debug.writePath.colorForkReady := forColorWrite.ready
  io.debug.writePath.colorWriteInputValid := colorWriteInput.valid
  io.debug.writePath.colorWriteInputReady := colorWriteInput.ready
  io.debug.writePath.colorWriteFbValid := writeColor.o.fbWrite.valid
  io.debug.writePath.colorWriteFbReady := writeColor.o.fbWrite.ready
  io.debug.writePath.fbColorBusy := io.fbStatus.colorBusy
  io.debug.writePath.fbAuxBusy := io.fbStatus.auxBusy
  io.debug.writePath.auxForkValid := forAuxWrite.valid
  io.debug.writePath.auxForkReady := forAuxWrite.ready
  io.debug.writePath.auxWriteInputValid := auxWriteInput.valid
  io.debug.writePath.auxWriteInputReady := auxWriteInput.ready
  io.debug.writePath.auxWriteFbValid := writeAux.o.fbWrite.valid
  io.debug.writePath.auxWriteFbReady := writeAux.o.fbWrite.ready
  io.debug.writePath.fbFillHitsNonZero := io.fbStats.fillHits.orR
  io.debug.writePath.fbFillMissesNonZero := io.fbStats.fillMisses.orR
  io.debug.writePath.fbFillBurstCountNonZero := io.fbStats.fillBurstCount.orR
  io.debug.writePath.fbFillBurstBeatsNonZero := io.fbStats.fillBurstBeats.orR
  io.debug.writePath.fbFillStallCyclesNonZero := io.fbStats.fillStallCycles.orR
  io.debug.writePath.pixelsInNonZero := pixelsInCounter.orR
  io.debug.writePath.pixelsOutNonZero := pixelsOutCounter.orR
  io.debug.writePath.zFuncFailNonZero := zFuncFailCounter.orR
  io.debug.writePath.aFuncFailNonZero := aFuncFailCounter.orR

  val pipelineBusySignal =
    triangleSetup.o.valid || rasterizer.running || tmuInputValid ||
      tmuBusy || fbAccess.io.busy ||
      colorCombine.io.input.valid || fogBusy || fbAccess.io.input.valid ||
      writeColor.i.fromPipeline.valid || writeAux.i.fromPipeline.valid ||
      writeColor.o.fbWrite.valid || writeAux.o.fbWrite.valid ||
      fastfillWriter.io.running || fastfillWriter.io.wordValid ||
      fastfillWriter.io.colorWrite.valid || fastfillWriter.io.auxWrite.valid ||
      preDitherMerged.valid || preDitherPiped.valid ||
      ditherOutput.valid || ditherJoined.valid ||
      forColorWrite.valid || forAuxWrite.valid ||
      colorWriteInput.valid || auxWriteInput.valid ||
      io.externalBusy.nopCmd || io.externalBusy.fastfillCmd ||
      io.externalBusy.swapbufferCmd || io.externalBusy.swapWaiting || lfb.io.busy

  // Framebuffer writeback can drain to external memory after the ordered draw pipeline is idle.
  // Status/sync must not wait on writeback-only busy, but LFB reads still must for coherency.
  val lfbReadSafeBusySignal = pipelineBusySignal || io.fbStatus.colorBusy || io.fbStatus.auxBusy

  val pipelineBusySources = Bits(32 bits)
  pipelineBusySources := 0
  pipelineBusySources(0) := triangleSetup.o.valid
  pipelineBusySources(1) := rasterizer.running
  pipelineBusySources(2) := tmuInputValid
  pipelineBusySources(3) := tmuBusy
  pipelineBusySources(4) := fbAccess.io.busy
  pipelineBusySources(5) := io.fbStatus.colorBusy
  pipelineBusySources(6) := io.fbStatus.auxBusy
  pipelineBusySources(7) := colorCombine.io.input.valid
  pipelineBusySources(8) := fogBusy
  pipelineBusySources(9) := fbAccess.io.input.valid
  pipelineBusySources(10) := writeColor.i.fromPipeline.valid
  pipelineBusySources(11) := writeAux.i.fromPipeline.valid
  pipelineBusySources(12) := writeColor.o.fbWrite.valid
  pipelineBusySources(13) := writeAux.o.fbWrite.valid
  pipelineBusySources(14) := fastfillWriter.io.running
  pipelineBusySources(15) := fastfillWriter.io.wordValid
  pipelineBusySources(16) := fastfillWriter.io.colorWrite.valid
  pipelineBusySources(17) := fastfillWriter.io.auxWrite.valid
  pipelineBusySources(18) := preDitherMerged.valid
  pipelineBusySources(19) := preDitherPiped.valid
  pipelineBusySources(20) := ditherOutput.valid
  pipelineBusySources(21) := ditherJoined.valid
  pipelineBusySources(22) := forColorWrite.valid
  pipelineBusySources(23) := forAuxWrite.valid
  pipelineBusySources(24) := colorWriteInput.valid
  pipelineBusySources(25) := auxWriteInput.valid
  pipelineBusySources(26) := io.externalBusy.nopCmd
  pipelineBusySources(27) := io.externalBusy.fastfillCmd
  pipelineBusySources(28) := io.externalBusy.swapbufferCmd
  pipelineBusySources(29) := io.externalBusy.swapWaiting
  pipelineBusySources(30) := lfb.io.busy

  io.debug.pipelineBusy := pipelineBusySignal
  io.debug.pipelineBusySources := pipelineBusySources
  io.debug.fbAccess := fbAccess.io.debug
  io.debug.fbColorCache := 0
  io.debug.fbColorCacheReq := 0
  io.debug.fbColorCacheExpected := 0
  io.debug.fbColorCacheOccupancy := 0
  io.debug.fbAuxCache := 0
  io.debug.fbAuxCacheReq := 0
  io.debug.fbAuxCacheExpected := 0
  io.debug.fbAuxCacheOccupancy := 0
  lfb.io.pipelineBusy := lfbReadSafeBusySignal

  io.stats.exposeToSim()
  io.debug.exposeToSim()
}
