  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/Diaxxa/Desktop/Optical-Flow/lucas_kanade_hls/lucas_kanade_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Diaxxa/Desktop/Optical-Flow/lucas_kanade_hls/lucas_kanade_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Diaxxa/Desktop/Optical-Flow/lucas_kanade_hls/lucas_kanade_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../LK_hls/src/lucas_kanade_hls.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Diaxxa/Desktop/Optical-Flow/LK_hls/src/lucas_kanade_hls.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../LK_hls/src/lucas_kanade_hls.h' from hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Diaxxa/Desktop/Optical-Flow/LK_hls/src/lucas_kanade_hls.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../LK_hls/src/main_tb.cpp' from hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Diaxxa/Desktop/Optical-Flow/LK_hls/src/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=lucas_kanade_hls' from hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcku115-flva1517-3-e' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcku115-flva1517-3-e'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'csim.setup=0' from hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Diaxxa/Desktop/Optical-Flow/lucas_kanade_hls/lucas_kanade_hls/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../LK_hls/src/main_tb.cpp in debug mode
../../../../../LK_hls/src/main_tb.cpp:2:10: fatal error: 'lucas_kanade_hsl.h' file not found
#include "lucas_kanade_hsl.h"
         ^~~~~~~~~~~~~~~~~~~~
1 error generated.
mingw32-make: *** [csim.mk:91: obj/main_tb.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: CSIM Failed
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.292 seconds; peak allocated memory: 371.492 MB.
