
Powerbank_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e39c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800e57c  0800e57c  0000f57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e674  0800e674  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e674  0800e674  0000f674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e67c  0800e67c  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e67c  0800e67c  0000f67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800e684  0800e684  0000f684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800e68c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004248  200001d8  0800e864  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004420  0800e864  00010420  2**0
                  ALLOC
 11 .ARM.attributes 00000034  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030185  00000000  00000000  0001020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065cb  00000000  00000000  00040391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002530  00000000  00000000  00046960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c90  00000000  00000000  00048e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028262  00000000  00000000  0004ab20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b70a  00000000  00000000  00072d82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107bb8  00000000  00000000  0009e48c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a6044  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a228  00000000  00000000  001a6088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b02b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e564 	.word	0x0800e564

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800e564 	.word	0x0800e564

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <_ZN12StatemachineC1EP20__UART_HandleTypeDefP17ADC_HandleTypeDefP17TIM_HandleTypeDef>:
 *      Author: jobme
 */

#include "Statemachine.h"

Statemachine::Statemachine(
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	60f8      	str	r0, [r7, #12]
 8000554:	60b9      	str	r1, [r7, #8]
 8000556:	607a      	str	r2, [r7, #4]
 8000558:	603b      	str	r3, [r7, #0]
	ADC_HandleTypeDef* adc1Handle,
	TIM_HandleTypeDef* tim8Handle
	) :
	_huart(uartHandle),
	_adc1(adc1Handle),
	_tim8(tim8Handle)
 800055a:	4a09      	ldr	r2, [pc, #36]	@ (8000580 <_ZN12StatemachineC1EP20__UART_HandleTypeDefP17ADC_HandleTypeDefP17TIM_HandleTypeDef+0x34>)
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	601a      	str	r2, [r3, #0]
	_huart(uartHandle),
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	68ba      	ldr	r2, [r7, #8]
 8000564:	605a      	str	r2, [r3, #4]
	_adc1(adc1Handle),
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	609a      	str	r2, [r3, #8]
	_tim8(tim8Handle)
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	683a      	ldr	r2, [r7, #0]
 8000570:	60da      	str	r2, [r3, #12]
	{}
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	4618      	mov	r0, r3
 8000576:	3714      	adds	r7, #20
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	0800e608 	.word	0x0800e608

08000584 <_ZN12StatemachineD1Ev>:

Statemachine::~Statemachine() {}
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	4a04      	ldr	r2, [pc, #16]	@ (80005a0 <_ZN12StatemachineD1Ev+0x1c>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4618      	mov	r0, r3
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	0800e608 	.word	0x0800e608

080005a4 <_ZN12StatemachineD0Ev>:
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6878      	ldr	r0, [r7, #4]
 80005ae:	f7ff ffe9 	bl	8000584 <_ZN12StatemachineD1Ev>
 80005b2:	2114      	movs	r1, #20
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f00d fed9 	bl	800e36c <_ZdlPvj>
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	4618      	mov	r0, r3
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <_ZN12Statemachine4initEv>:

void Statemachine::init() {
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]


}
 80005cc:	bf00      	nop
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr

080005d8 <_ZN12Statemachine9iterationEv>:

void Statemachine::iteration() {
 80005d8:	b5b0      	push	{r4, r5, r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

	uint8_t msg[] = "Hello from STM32G431\r\n";
 80005e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000610 <_ZN12Statemachine9iterationEv+0x38>)
 80005e2:	f107 0408 	add.w	r4, r7, #8
 80005e6:	461d      	mov	r5, r3
 80005e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ec:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005f0:	6020      	str	r0, [r4, #0]
 80005f2:	3404      	adds	r4, #4
 80005f4:	8021      	strh	r1, [r4, #0]
 80005f6:	3402      	adds	r4, #2
 80005f8:	0c0b      	lsrs	r3, r1, #16
 80005fa:	7023      	strb	r3, [r4, #0]
	CDC_Transmit_FS(msg, sizeof(msg)-1);
 80005fc:	f107 0308 	add.w	r3, r7, #8
 8000600:	2116      	movs	r1, #22
 8000602:	4618      	mov	r0, r3
 8000604:	f00d fa66 	bl	800dad4 <CDC_Transmit_FS>
}
 8000608:	bf00      	nop
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bdb0      	pop	{r4, r5, r7, pc}
 8000610:	0800e57c 	.word	0x0800e57c

08000614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000618:	4b04      	ldr	r3, [pc, #16]	@ (800062c <__NVIC_GetPriorityGrouping+0x18>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	f003 0307 	and.w	r3, r3, #7
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	2b00      	cmp	r3, #0
 8000640:	db0b      	blt.n	800065a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	f003 021f 	and.w	r2, r3, #31
 8000648:	4907      	ldr	r1, [pc, #28]	@ (8000668 <__NVIC_EnableIRQ+0x38>)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	095b      	lsrs	r3, r3, #5
 8000650:	2001      	movs	r0, #1
 8000652:	fa00 f202 	lsl.w	r2, r0, r2
 8000656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000e100 	.word	0xe000e100

0800066c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	6039      	str	r1, [r7, #0]
 8000676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	2b00      	cmp	r3, #0
 800067e:	db0a      	blt.n	8000696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	b2da      	uxtb	r2, r3
 8000684:	490c      	ldr	r1, [pc, #48]	@ (80006b8 <__NVIC_SetPriority+0x4c>)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	0112      	lsls	r2, r2, #4
 800068c:	b2d2      	uxtb	r2, r2
 800068e:	440b      	add	r3, r1
 8000690:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000694:	e00a      	b.n	80006ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4908      	ldr	r1, [pc, #32]	@ (80006bc <__NVIC_SetPriority+0x50>)
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	f003 030f 	and.w	r3, r3, #15
 80006a2:	3b04      	subs	r3, #4
 80006a4:	0112      	lsls	r2, r2, #4
 80006a6:	b2d2      	uxtb	r2, r2
 80006a8:	440b      	add	r3, r1
 80006aa:	761a      	strb	r2, [r3, #24]
}
 80006ac:	bf00      	nop
 80006ae:	370c      	adds	r7, #12
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	e000e100 	.word	0xe000e100
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b089      	sub	sp, #36	@ 0x24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	f003 0307 	and.w	r3, r3, #7
 80006d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d4:	69fb      	ldr	r3, [r7, #28]
 80006d6:	f1c3 0307 	rsb	r3, r3, #7
 80006da:	2b04      	cmp	r3, #4
 80006dc:	bf28      	it	cs
 80006de:	2304      	movcs	r3, #4
 80006e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	3304      	adds	r3, #4
 80006e6:	2b06      	cmp	r3, #6
 80006e8:	d902      	bls.n	80006f0 <NVIC_EncodePriority+0x30>
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	3b03      	subs	r3, #3
 80006ee:	e000      	b.n	80006f2 <NVIC_EncodePriority+0x32>
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f4:	2201      	movs	r2, #1
 80006f6:	69bb      	ldr	r3, [r7, #24]
 80006f8:	fa02 f303 	lsl.w	r3, r2, r3
 80006fc:	1e5a      	subs	r2, r3, #1
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	401a      	ands	r2, r3
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000706:	2101      	movs	r1, #1
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	1e59      	subs	r1, r3, #1
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	400b      	ands	r3, r1
         );
 8000714:	4313      	orrs	r3, r2
}
 8000716:	4618      	mov	r0, r3
 8000718:	3724      	adds	r7, #36	@ 0x24
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
	...

08000724 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000728:	f000 fd1f 	bl	800116a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072c:	f000 f81e 	bl	800076c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000730:	f000 fa50 	bl	8000bd4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000734:	f000 fa0c 	bl	8000b50 <_ZL11MX_DMA_Initv>
//  MX_UCPD1_Init();
  MX_UART4_Init();
 8000738:	f000 f9aa 	bl	8000a90 <_ZL13MX_UART4_Initv>
  MX_TIM8_Init();
 800073c:	f000 f8f6 	bl	800092c <_ZL12MX_TIM8_Initv>
  MX_ADC1_Init();
 8000740:	f000 f86e 	bl	8000820 <_ZL12MX_ADC1_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000744:	f00a fb5c 	bl	800ae00 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000748:	4a05      	ldr	r2, [pc, #20]	@ (8000760 <main+0x3c>)
 800074a:	2100      	movs	r1, #0
 800074c:	4805      	ldr	r0, [pc, #20]	@ (8000764 <main+0x40>)
 800074e:	f00a fba1 	bl	800ae94 <osThreadNew>
 8000752:	4603      	mov	r3, r0
 8000754:	4a04      	ldr	r2, [pc, #16]	@ (8000768 <main+0x44>)
 8000756:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000758:	f00a fb76 	bl	800ae48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <main+0x38>
 8000760:	0800e610 	.word	0x0800e610
 8000764:	08000c75 	.word	0x08000c75
 8000768:	20000340 	.word	0x20000340

0800076c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b094      	sub	sp, #80	@ 0x50
 8000770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000772:	f107 0318 	add.w	r3, r7, #24
 8000776:	2238      	movs	r2, #56	@ 0x38
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f00d fe0e 	bl	800e39c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800078e:	2000      	movs	r0, #0
 8000790:	f003 fc9a 	bl	80040c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48
 8000794:	2323      	movs	r3, #35	@ 0x23
 8000796:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000798:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800079c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800079e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007a2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a4:	2340      	movs	r3, #64	@ 0x40
 80007a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007a8:	2301      	movs	r3, #1
 80007aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ac:	2302      	movs	r3, #2
 80007ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007b0:	2303      	movs	r3, #3
 80007b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80007b4:	2302      	movs	r3, #2
 80007b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007b8:	2355      	movs	r3, #85	@ 0x55
 80007ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007bc:	2302      	movs	r3, #2
 80007be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007c4:	2302      	movs	r3, #2
 80007c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c8:	f107 0318 	add.w	r3, r7, #24
 80007cc:	4618      	mov	r0, r3
 80007ce:	f003 fd1f 	bl	8004210 <HAL_RCC_OscConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	bf14      	ite	ne
 80007d8:	2301      	movne	r3, #1
 80007da:	2300      	moveq	r3, #0
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80007e2:	f000 fa6d 	bl	8000cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e6:	230f      	movs	r3, #15
 80007e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ea:	2303      	movs	r3, #3
 80007ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2104      	movs	r1, #4
 80007fe:	4618      	mov	r0, r3
 8000800:	f004 f818 	bl	8004834 <HAL_RCC_ClockConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	bf14      	ite	ne
 800080a:	2301      	movne	r3, #1
 800080c:	2300      	moveq	r3, #0
 800080e:	b2db      	uxtb	r3, r3
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000814:	f000 fa54 	bl	8000cc0 <Error_Handler>
  }
}
 8000818:	bf00      	nop
 800081a:	3750      	adds	r7, #80	@ 0x50
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b08c      	sub	sp, #48	@ 0x30
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000826:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	2220      	movs	r2, #32
 8000836:	2100      	movs	r1, #0
 8000838:	4618      	mov	r0, r3
 800083a:	f00d fdaf 	bl	800e39c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800083e:	4b39      	ldr	r3, [pc, #228]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000840:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000844:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000846:	4b37      	ldr	r3, [pc, #220]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000848:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800084c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800084e:	4b35      	ldr	r3, [pc, #212]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000854:	4b33      	ldr	r3, [pc, #204]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800085a:	4b32      	ldr	r3, [pc, #200]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000860:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000862:	2200      	movs	r2, #0
 8000864:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000866:	4b2f      	ldr	r3, [pc, #188]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000868:	2204      	movs	r2, #4
 800086a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800086c:	4b2d      	ldr	r3, [pc, #180]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 800086e:	2200      	movs	r2, #0
 8000870:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000872:	4b2c      	ldr	r3, [pc, #176]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000874:	2200      	movs	r2, #0
 8000876:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000878:	4b2a      	ldr	r3, [pc, #168]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 800087a:	2201      	movs	r2, #1
 800087c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800087e:	4b29      	ldr	r3, [pc, #164]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000880:	2200      	movs	r2, #0
 8000882:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000886:	4b27      	ldr	r3, [pc, #156]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000888:	2200      	movs	r2, #0
 800088a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800088c:	4b25      	ldr	r3, [pc, #148]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 800088e:	2200      	movs	r2, #0
 8000890:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000892:	4b24      	ldr	r3, [pc, #144]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000894:	2200      	movs	r2, #0
 8000896:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800089a:	4b22      	ldr	r3, [pc, #136]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 800089c:	2200      	movs	r2, #0
 800089e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80008a0:	4b20      	ldr	r3, [pc, #128]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008a8:	481e      	ldr	r0, [pc, #120]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 80008aa:	f000 fe6b 	bl	8001584 <HAL_ADC_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	bf14      	ite	ne
 80008b4:	2301      	movne	r3, #1
 80008b6:	2300      	moveq	r3, #0
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 80008be:	f000 f9ff 	bl	8000cc0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80008c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ca:	4619      	mov	r1, r3
 80008cc:	4815      	ldr	r0, [pc, #84]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 80008ce:	f001 fbf3 	bl	80020b8 <HAL_ADCEx_MultiModeConfigChannel>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	bf14      	ite	ne
 80008d8:	2301      	movne	r3, #1
 80008da:	2300      	moveq	r3, #0
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 80008e2:	f000 f9ed 	bl	8000cc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008e6:	4b10      	ldr	r3, [pc, #64]	@ (8000928 <_ZL12MX_ADC1_Initv+0x108>)
 80008e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ea:	2306      	movs	r3, #6
 80008ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80008ee:	2300      	movs	r3, #0
 80008f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008f2:	237f      	movs	r3, #127	@ 0x7f
 80008f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008f6:	2304      	movs	r3, #4
 80008f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4619      	mov	r1, r3
 8000902:	4808      	ldr	r0, [pc, #32]	@ (8000924 <_ZL12MX_ADC1_Initv+0x104>)
 8000904:	f000 ffc2 	bl	800188c <HAL_ADC_ConfigChannel>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	bf14      	ite	ne
 800090e:	2301      	movne	r3, #1
 8000910:	2300      	moveq	r3, #0
 8000912:	b2db      	uxtb	r3, r3
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <_ZL12MX_ADC1_Initv+0xfc>
  {
    Error_Handler();
 8000918:	f000 f9d2 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	3730      	adds	r7, #48	@ 0x30
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	200001f4 	.word	0x200001f4
 8000928:	04300002 	.word	0x04300002

0800092c <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b098      	sub	sp, #96	@ 0x60
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000932:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800093e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]
 800094e:	615a      	str	r2, [r3, #20]
 8000950:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	2234      	movs	r2, #52	@ 0x34
 8000956:	2100      	movs	r1, #0
 8000958:	4618      	mov	r0, r3
 800095a:	f00d fd1f 	bl	800e39c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800095e:	4b4a      	ldr	r3, [pc, #296]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000960:	4a4a      	ldr	r2, [pc, #296]	@ (8000a8c <_ZL12MX_TIM8_Initv+0x160>)
 8000962:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 17;
 8000964:	4b48      	ldr	r3, [pc, #288]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000966:	2211      	movs	r2, #17
 8000968:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800096a:	4b47      	ldr	r3, [pc, #284]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8000970:	4b45      	ldr	r3, [pc, #276]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000972:	2263      	movs	r2, #99	@ 0x63
 8000974:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000976:	4b44      	ldr	r3, [pc, #272]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800097c:	4b42      	ldr	r3, [pc, #264]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 800097e:	2200      	movs	r2, #0
 8000980:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000982:	4b41      	ldr	r3, [pc, #260]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000988:	483f      	ldr	r0, [pc, #252]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 800098a:	f004 fc5d 	bl	8005248 <HAL_TIM_PWM_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	bf14      	ite	ne
 8000994:	2301      	movne	r3, #1
 8000996:	2300      	moveq	r3, #0
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <_ZL12MX_TIM8_Initv+0x76>
  {
    Error_Handler();
 800099e:	f000 f98f 	bl	8000cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a2:	2300      	movs	r3, #0
 80009a4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009a6:	2300      	movs	r3, #0
 80009a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80009ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009b2:	4619      	mov	r1, r3
 80009b4:	4834      	ldr	r0, [pc, #208]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 80009b6:	f005 fc97 	bl	80062e8 <HAL_TIMEx_MasterConfigSynchronization>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	bf14      	ite	ne
 80009c0:	2301      	movne	r3, #1
 80009c2:	2300      	moveq	r3, #0
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <_ZL12MX_TIM8_Initv+0xa2>
  {
    Error_Handler();
 80009ca:	f000 f979 	bl	8000cc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009ce:	2360      	movs	r3, #96	@ 0x60
 80009d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009d6:	2300      	movs	r3, #0
 80009d8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80009da:	2308      	movs	r3, #8
 80009dc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009de:	2300      	movs	r3, #0
 80009e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009e2:	2300      	movs	r3, #0
 80009e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009e6:	2300      	movs	r3, #0
 80009e8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009ea:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80009ee:	2208      	movs	r2, #8
 80009f0:	4619      	mov	r1, r3
 80009f2:	4825      	ldr	r0, [pc, #148]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 80009f4:	f004 fed0 	bl	8005798 <HAL_TIM_PWM_ConfigChannel>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	bf14      	ite	ne
 80009fe:	2301      	movne	r3, #1
 8000a00:	2300      	moveq	r3, #0
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <_ZL12MX_TIM8_Initv+0xe0>
  {
    Error_Handler();
 8000a08:	f000 f95a 	bl	8000cc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a24:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000a32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000a36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	4619      	mov	r1, r3
 8000a48:	480f      	ldr	r0, [pc, #60]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000a4a:	f005 fccf 	bl	80063ec <HAL_TIMEx_ConfigBreakDeadTime>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	bf14      	ite	ne
 8000a54:	2301      	movne	r3, #1
 8000a56:	2300      	moveq	r3, #0
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <_ZL12MX_TIM8_Initv+0x136>
  {
    Error_Handler();
 8000a5e:	f000 f92f 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000a62:	2108      	movs	r1, #8
 8000a64:	4808      	ldr	r0, [pc, #32]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000a66:	f004 fc47 	bl	80052f8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8000a6a:	2108      	movs	r1, #8
 8000a6c:	4806      	ldr	r0, [pc, #24]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000a6e:	f005 fb87 	bl	8006180 <HAL_TIMEx_PWMN_Start>

  // Set initial duty cycle to 50%
   __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 50);
 8000a72:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2232      	movs	r2, #50	@ 0x32
 8000a78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000a7a:	4803      	ldr	r0, [pc, #12]	@ (8000a88 <_ZL12MX_TIM8_Initv+0x15c>)
 8000a7c:	f000 f9e8 	bl	8000e50 <HAL_TIM_MspPostInit>

}
 8000a80:	bf00      	nop
 8000a82:	3760      	adds	r7, #96	@ 0x60
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	20000260 	.word	0x20000260
 8000a8c:	40013400 	.word	0x40013400

08000a90 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000a94:	4b2c      	ldr	r3, [pc, #176]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000a96:	4a2d      	ldr	r2, [pc, #180]	@ (8000b4c <_ZL13MX_UART4_Initv+0xbc>)
 8000a98:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000a9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aa0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000aa2:	4b29      	ldr	r3, [pc, #164]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000aa8:	4b27      	ldr	r3, [pc, #156]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000aae:	4b26      	ldr	r3, [pc, #152]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000ab4:	4b24      	ldr	r3, [pc, #144]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aba:	4b23      	ldr	r3, [pc, #140]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac0:	4b21      	ldr	r3, [pc, #132]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ac6:	4b20      	ldr	r3, [pc, #128]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000acc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000ad8:	481b      	ldr	r0, [pc, #108]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000ada:	f005 fd7e 	bl	80065da <HAL_UART_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	bf14      	ite	ne
 8000ae4:	2301      	movne	r3, #1
 8000ae6:	2300      	moveq	r3, #0
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <_ZL13MX_UART4_Initv+0x62>
  {
    Error_Handler();
 8000aee:	f000 f8e7 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af2:	2100      	movs	r1, #0
 8000af4:	4814      	ldr	r0, [pc, #80]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000af6:	f006 fae5 	bl	80070c4 <HAL_UARTEx_SetTxFifoThreshold>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	bf14      	ite	ne
 8000b00:	2301      	movne	r3, #1
 8000b02:	2300      	moveq	r3, #0
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <_ZL13MX_UART4_Initv+0x7e>
  {
    Error_Handler();
 8000b0a:	f000 f8d9 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0e:	2100      	movs	r1, #0
 8000b10:	480d      	ldr	r0, [pc, #52]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000b12:	f006 fb15 	bl	8007140 <HAL_UARTEx_SetRxFifoThreshold>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	bf14      	ite	ne
 8000b1c:	2301      	movne	r3, #1
 8000b1e:	2300      	moveq	r3, #0
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <_ZL13MX_UART4_Initv+0x9a>
  {
    Error_Handler();
 8000b26:	f000 f8cb 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000b2a:	4807      	ldr	r0, [pc, #28]	@ (8000b48 <_ZL13MX_UART4_Initv+0xb8>)
 8000b2c:	f006 fa91 	bl	8007052 <HAL_UARTEx_DisableFifoMode>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	bf14      	ite	ne
 8000b36:	2301      	movne	r3, #1
 8000b38:	2300      	moveq	r3, #0
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <_ZL13MX_UART4_Initv+0xb4>
  {
    Error_Handler();
 8000b40:	f000 f8be 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	200002ac 	.word	0x200002ac
 8000b4c:	40004c00 	.word	0x40004c00

08000b50 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000b56:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd0 <_ZL11MX_DMA_Initv+0x80>)
 8000b58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8000bd0 <_ZL11MX_DMA_Initv+0x80>)
 8000b5c:	f043 0304 	orr.w	r3, r3, #4
 8000b60:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b62:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd0 <_ZL11MX_DMA_Initv+0x80>)
 8000b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b66:	f003 0304 	and.w	r3, r3, #4
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b6e:	4b18      	ldr	r3, [pc, #96]	@ (8000bd0 <_ZL11MX_DMA_Initv+0x80>)
 8000b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b72:	4a17      	ldr	r2, [pc, #92]	@ (8000bd0 <_ZL11MX_DMA_Initv+0x80>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <_ZL11MX_DMA_Initv+0x80>)
 8000b7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	603b      	str	r3, [r7, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000b86:	f7ff fd45 	bl	8000614 <__NVIC_GetPriorityGrouping>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2105      	movs	r1, #5
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fd95 	bl	80006c0 <NVIC_EncodePriority>
 8000b96:	4603      	mov	r3, r0
 8000b98:	4619      	mov	r1, r3
 8000b9a:	200b      	movs	r0, #11
 8000b9c:	f7ff fd66 	bl	800066c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ba0:	200b      	movs	r0, #11
 8000ba2:	f7ff fd45 	bl	8000630 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000ba6:	f7ff fd35 	bl	8000614 <__NVIC_GetPriorityGrouping>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2200      	movs	r2, #0
 8000bae:	2105      	movs	r1, #5
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff fd85 	bl	80006c0 <NVIC_EncodePriority>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	4619      	mov	r1, r3
 8000bba:	200c      	movs	r0, #12
 8000bbc:	f7ff fd56 	bl	800066c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000bc0:	200c      	movs	r0, #12
 8000bc2:	f7ff fd35 	bl	8000630 <__NVIC_EnableIRQ>

}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b087      	sub	sp, #28
 8000bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bda:	4b25      	ldr	r3, [pc, #148]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	4a24      	ldr	r2, [pc, #144]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000be0:	f043 0304 	orr.w	r3, r3, #4
 8000be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be6:	4b22      	ldr	r3, [pc, #136]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bea:	f003 0304 	and.w	r3, r3, #4
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf6:	4a1e      	ldr	r2, [pc, #120]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000bf8:	f043 0320 	orr.w	r3, r3, #32
 8000bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bfe:	4b1c      	ldr	r3, [pc, #112]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	f003 0320 	and.w	r3, r3, #32
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	4b19      	ldr	r3, [pc, #100]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	4a18      	ldr	r2, [pc, #96]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c16:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c22:	4b13      	ldr	r3, [pc, #76]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c26:	4a12      	ldr	r2, [pc, #72]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c28:	f043 0302 	orr.w	r3, r3, #2
 8000c2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2e:	4b10      	ldr	r3, [pc, #64]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c32:	f003 0302 	and.w	r3, r3, #2
 8000c36:	60bb      	str	r3, [r7, #8]
 8000c38:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  __HAL_RCC_HSI48_ENABLE();
 8000c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c40:	4a0b      	ldr	r2, [pc, #44]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
  __HAL_RCC_CRS_CLK_ENABLE();
 8000c4a:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c4e:	4a08      	ldr	r2, [pc, #32]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c54:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c56:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x9c>)
 8000c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c62:	bf00      	nop
 8000c64:	371c      	adds	r7, #28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	40021000 	.word	0x40021000

08000c74 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 8000c7c:	f00c fe6c 	bl	800d958 <MX_USB_Device_Init>

  /* USER CODE BEGIN 5 */
	statemachine.init();
 8000c80:	4805      	ldr	r0, [pc, #20]	@ (8000c98 <_Z16StartDefaultTaskPv+0x24>)
 8000c82:	f7ff fc9f 	bl	80005c4 <_ZN12Statemachine4initEv>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c86:	2001      	movs	r0, #1
 8000c88:	f00a f996 	bl	800afb8 <osDelay>
    statemachine.iteration();
 8000c8c:	4802      	ldr	r0, [pc, #8]	@ (8000c98 <_Z16StartDefaultTaskPv+0x24>)
 8000c8e:	f7ff fca3 	bl	80005d8 <_ZN12Statemachine9iterationEv>
    osDelay(1);
 8000c92:	bf00      	nop
 8000c94:	e7f7      	b.n	8000c86 <_Z16StartDefaultTaskPv+0x12>
 8000c96:	bf00      	nop
 8000c98:	20000344 	.word	0x20000344

08000c9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a04      	ldr	r2, [pc, #16]	@ (8000cbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d101      	bne.n	8000cb2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000cae:	f000 fa75 	bl	800119c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40012c00 	.word	0x40012c00

08000cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
}
 8000cc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <Error_Handler+0x8>

08000ccc <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
Statemachine statemachine(&huart4, &hadc1, &htim8);
 8000cd0:	4b03      	ldr	r3, [pc, #12]	@ (8000ce0 <_Z41__static_initialization_and_destruction_0v+0x14>)
 8000cd2:	4a04      	ldr	r2, [pc, #16]	@ (8000ce4 <_Z41__static_initialization_and_destruction_0v+0x18>)
 8000cd4:	4904      	ldr	r1, [pc, #16]	@ (8000ce8 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8000cd6:	4805      	ldr	r0, [pc, #20]	@ (8000cec <_Z41__static_initialization_and_destruction_0v+0x20>)
 8000cd8:	f7ff fc38 	bl	800054c <_ZN12StatemachineC1EP20__UART_HandleTypeDefP17ADC_HandleTypeDefP17TIM_HandleTypeDef>
}
 8000cdc:	bf00      	nop
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000260 	.word	0x20000260
 8000ce4:	200001f4 	.word	0x200001f4
 8000ce8:	200002ac 	.word	0x200002ac
 8000cec:	20000344 	.word	0x20000344

08000cf0 <_Z41__static_initialization_and_destruction_1v>:
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
Statemachine statemachine(&huart4, &hadc1, &htim8);
 8000cf4:	4802      	ldr	r0, [pc, #8]	@ (8000d00 <_Z41__static_initialization_and_destruction_1v+0x10>)
 8000cf6:	f7ff fc45 	bl	8000584 <_ZN12StatemachineD1Ev>
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000344 	.word	0x20000344

08000d04 <_GLOBAL__sub_I_hadc1>:
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	f7ff ffe0 	bl	8000ccc <_Z41__static_initialization_and_destruction_0v>
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <_GLOBAL__sub_D_hadc1>:
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	f7ff ffed 	bl	8000cf0 <_Z41__static_initialization_and_destruction_1v>
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1e:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <HAL_MspInit+0x4c>)
 8000d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d22:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <HAL_MspInit+0x4c>)
 8000d24:	f043 0301 	orr.w	r3, r3, #1
 8000d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <HAL_MspInit+0x4c>)
 8000d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	607b      	str	r3, [r7, #4]
 8000d34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d36:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <HAL_MspInit+0x4c>)
 8000d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <HAL_MspInit+0x4c>)
 8000d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d40:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d42:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <HAL_MspInit+0x4c>)
 8000d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d4a:	603b      	str	r3, [r7, #0]
 8000d4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	210f      	movs	r1, #15
 8000d52:	f06f 0001 	mvn.w	r0, #1
 8000d56:	f001 fb0b 	bl	8002370 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40021000 	.word	0x40021000

08000d68 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b09a      	sub	sp, #104	@ 0x68
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d80:	f107 0310 	add.w	r3, r7, #16
 8000d84:	2244      	movs	r2, #68	@ 0x44
 8000d86:	2100      	movs	r1, #0
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f00d fb07 	bl	800e39c <memset>
  if(hadc->Instance==ADC1)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d96:	d134      	bne.n	8000e02 <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000d98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d9c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000d9e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000da4:	f107 0310 	add.w	r3, r7, #16
 8000da8:	4618      	mov	r0, r3
 8000daa:	f003 ff91 	bl	8004cd0 <HAL_RCCEx_PeriphCLKConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000db4:	f7ff ff84 	bl	8000cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000db8:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <HAL_ADC_MspInit+0xa4>)
 8000dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dbc:	4a13      	ldr	r2, [pc, #76]	@ (8000e0c <HAL_ADC_MspInit+0xa4>)
 8000dbe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000dc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dc4:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <HAL_ADC_MspInit+0xa4>)
 8000dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e0c <HAL_ADC_MspInit+0xa4>)
 8000dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e0c <HAL_ADC_MspInit+0xa4>)
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e0c <HAL_ADC_MspInit+0xa4>)
 8000dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000de8:	2301      	movs	r3, #1
 8000dea:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dec:	2303      	movs	r3, #3
 8000dee:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dfe:	f001 fadf 	bl	80023c0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000e02:	bf00      	nop
 8000e04:	3768      	adds	r7, #104	@ 0x68
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40021000 	.word	0x40021000

08000e10 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e48 <HAL_TIM_PWM_MspInit+0x38>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d10b      	bne.n	8000e3a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000e22:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e26:	4a09      	ldr	r2, [pc, #36]	@ (8000e4c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e28:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e2e:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <HAL_TIM_PWM_MspInit+0x3c>)
 8000e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 8000e3a:	bf00      	nop
 8000e3c:	3714      	adds	r7, #20
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	40013400 	.word	0x40013400
 8000e4c:	40021000 	.word	0x40021000

08000e50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a19      	ldr	r2, [pc, #100]	@ (8000ed4 <HAL_TIM_MspPostInit+0x84>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d12c      	bne.n	8000ecc <HAL_TIM_MspPostInit+0x7c>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e72:	4b19      	ldr	r3, [pc, #100]	@ (8000ed8 <HAL_TIM_MspPostInit+0x88>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	4a18      	ldr	r2, [pc, #96]	@ (8000ed8 <HAL_TIM_MspPostInit+0x88>)
 8000e78:	f043 0302 	orr.w	r3, r3, #2
 8000e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7e:	4b16      	ldr	r3, [pc, #88]	@ (8000ed8 <HAL_TIM_MspPostInit+0x88>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	f003 0302 	and.w	r3, r3, #2
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PB1     ------> TIM8_CH3N
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8000e9a:	2304      	movs	r3, #4
 8000e9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9e:	f107 030c 	add.w	r3, r7, #12
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	480d      	ldr	r0, [pc, #52]	@ (8000edc <HAL_TIM_MspPostInit+0x8c>)
 8000ea6:	f001 fa8b 	bl	80023c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000eaa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000eae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8000ebc:	230a      	movs	r3, #10
 8000ebe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec0:	f107 030c 	add.w	r3, r7, #12
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4805      	ldr	r0, [pc, #20]	@ (8000edc <HAL_TIM_MspPostInit+0x8c>)
 8000ec8:	f001 fa7a 	bl	80023c0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8000ecc:	bf00      	nop
 8000ece:	3720      	adds	r7, #32
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40013400 	.word	0x40013400
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	48000400 	.word	0x48000400

08000ee0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b09a      	sub	sp, #104	@ 0x68
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]
 8000ef6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef8:	f107 0310 	add.w	r3, r7, #16
 8000efc:	2244      	movs	r2, #68	@ 0x44
 8000efe:	2100      	movs	r1, #0
 8000f00:	4618      	mov	r0, r3
 8000f02:	f00d fa4b 	bl	800e39c <memset>
  if(huart->Instance==UART4)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8000f88 <HAL_UART_MspInit+0xa8>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d136      	bne.n	8000f7e <HAL_UART_MspInit+0x9e>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000f10:	2308      	movs	r3, #8
 8000f12:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f003 fed7 	bl	8004cd0 <HAL_RCCEx_PeriphCLKConfig>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f28:	f7ff feca 	bl	8000cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000f2c:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <HAL_UART_MspInit+0xac>)
 8000f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f30:	4a16      	ldr	r2, [pc, #88]	@ (8000f8c <HAL_UART_MspInit+0xac>)
 8000f32:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000f36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f38:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <HAL_UART_MspInit+0xac>)
 8000f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <HAL_UART_MspInit+0xac>)
 8000f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f48:	4a10      	ldr	r2, [pc, #64]	@ (8000f8c <HAL_UART_MspInit+0xac>)
 8000f4a:	f043 0304 	orr.w	r3, r3, #4
 8000f4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f50:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <HAL_UART_MspInit+0xac>)
 8000f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f5c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f60:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	2302      	movs	r3, #2
 8000f64:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8000f6e:	2305      	movs	r3, #5
 8000f70:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f72:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f76:	4619      	mov	r1, r3
 8000f78:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <HAL_UART_MspInit+0xb0>)
 8000f7a:	f001 fa21 	bl	80023c0 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8000f7e:	bf00      	nop
 8000f80:	3768      	adds	r7, #104	@ 0x68
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40004c00 	.word	0x40004c00
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	48000800 	.word	0x48000800

08000f94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08c      	sub	sp, #48	@ 0x30
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa4:	4b2c      	ldr	r3, [pc, #176]	@ (8001058 <HAL_InitTick+0xc4>)
 8000fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fa8:	4a2b      	ldr	r2, [pc, #172]	@ (8001058 <HAL_InitTick+0xc4>)
 8000faa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fae:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fb0:	4b29      	ldr	r3, [pc, #164]	@ (8001058 <HAL_InitTick+0xc4>)
 8000fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fbc:	f107 020c 	add.w	r2, r7, #12
 8000fc0:	f107 0310 	add.w	r3, r7, #16
 8000fc4:	4611      	mov	r1, r2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 fe0a 	bl	8004be0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000fcc:	f003 fdf2 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 8000fd0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd4:	4a21      	ldr	r2, [pc, #132]	@ (800105c <HAL_InitTick+0xc8>)
 8000fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fda:	0c9b      	lsrs	r3, r3, #18
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8001060 <HAL_InitTick+0xcc>)
 8000fe2:	4a20      	ldr	r2, [pc, #128]	@ (8001064 <HAL_InitTick+0xd0>)
 8000fe4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8001060 <HAL_InitTick+0xcc>)
 8000fe8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fec:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000fee:	4a1c      	ldr	r2, [pc, #112]	@ (8001060 <HAL_InitTick+0xcc>)
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8001060 <HAL_InitTick+0xcc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffa:	4b19      	ldr	r3, [pc, #100]	@ (8001060 <HAL_InitTick+0xcc>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001000:	4817      	ldr	r0, [pc, #92]	@ (8001060 <HAL_InitTick+0xcc>)
 8001002:	f004 f855 	bl	80050b0 <HAL_TIM_Base_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800100c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001010:	2b00      	cmp	r3, #0
 8001012:	d11b      	bne.n	800104c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001014:	4812      	ldr	r0, [pc, #72]	@ (8001060 <HAL_InitTick+0xcc>)
 8001016:	f004 f8ad 	bl	8005174 <HAL_TIM_Base_Start_IT>
 800101a:	4603      	mov	r3, r0
 800101c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001020:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001024:	2b00      	cmp	r3, #0
 8001026:	d111      	bne.n	800104c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001028:	2019      	movs	r0, #25
 800102a:	f001 f9bb 	bl	80023a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b0f      	cmp	r3, #15
 8001032:	d808      	bhi.n	8001046 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001034:	2200      	movs	r2, #0
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	2019      	movs	r0, #25
 800103a:	f001 f999 	bl	8002370 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800103e:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <HAL_InitTick+0xd4>)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6013      	str	r3, [r2, #0]
 8001044:	e002      	b.n	800104c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800104c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001050:	4618      	mov	r0, r3
 8001052:	3730      	adds	r7, #48	@ 0x30
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40021000 	.word	0x40021000
 800105c:	431bde83 	.word	0x431bde83
 8001060:	20000358 	.word	0x20000358
 8001064:	40012c00 	.word	0x40012c00
 8001068:	20000004 	.word	0x20000004

0800106c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001070:	bf00      	nop
 8001072:	e7fd      	b.n	8001070 <NMI_Handler+0x4>

08001074 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <HardFault_Handler+0x4>

0800107c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <MemManage_Handler+0x4>

08001084 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <BusFault_Handler+0x4>

0800108c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <UsageFault_Handler+0x4>

08001094 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
	...

080010c0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80010c4:	4802      	ldr	r0, [pc, #8]	@ (80010d0 <USB_LP_IRQHandler+0x10>)
 80010c6:	f001 fbed 	bl	80028a4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20003de4 	.word	0x20003de4

080010d4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80010da:	f004 fa0d 	bl	80054f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000358 	.word	0x20000358

080010e8 <UCPD1_IRQHandler>:

/**
  * @brief This function handles UCPD1 interrupt / UCPD1 wake-up interrupt through EXTI line 43.
  */
void UCPD1_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UCPD1_IRQn 0 */

  /* USER CODE END UCPD1_IRQn 0 */
  USBPD_PORT0_IRQHandler();
 80010ec:	f008 f80c 	bl	8009108 <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN UCPD1_IRQn 1 */

  /* USER CODE END UCPD1_IRQn 1 */
}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010f8:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <SystemInit+0x20>)
 80010fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <SystemInit+0x20>)
 8001100:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001104:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001118:	480d      	ldr	r0, [pc, #52]	@ (8001150 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800111a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800111c:	f7ff ffea 	bl	80010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001120:	480c      	ldr	r0, [pc, #48]	@ (8001154 <LoopForever+0x6>)
  ldr r1, =_edata
 8001122:	490d      	ldr	r1, [pc, #52]	@ (8001158 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001124:	4a0d      	ldr	r2, [pc, #52]	@ (800115c <LoopForever+0xe>)
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001128:	e002      	b.n	8001130 <LoopCopyDataInit>

0800112a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800112a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800112c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800112e:	3304      	adds	r3, #4

08001130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001134:	d3f9      	bcc.n	800112a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001136:	4a0a      	ldr	r2, [pc, #40]	@ (8001160 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001138:	4c0a      	ldr	r4, [pc, #40]	@ (8001164 <LoopForever+0x16>)
  movs r3, #0
 800113a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800113c:	e001      	b.n	8001142 <LoopFillZerobss>

0800113e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800113e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001140:	3204      	adds	r2, #4

08001142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001144:	d3fb      	bcc.n	800113e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001146:	f00d f98f 	bl	800e468 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800114a:	f7ff faeb 	bl	8000724 <main>

0800114e <LoopForever>:

LoopForever:
    b LoopForever
 800114e:	e7fe      	b.n	800114e <LoopForever>
  ldr   r0, =_estack
 8001150:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001154:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001158:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800115c:	0800e68c 	.word	0x0800e68c
  ldr r2, =_sbss
 8001160:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001164:	20004420 	.word	0x20004420

08001168 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001168:	e7fe      	b.n	8001168 <ADC1_2_IRQHandler>

0800116a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001170:	2300      	movs	r3, #0
 8001172:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f001 f8f0 	bl	800235a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800117a:	200f      	movs	r0, #15
 800117c:	f7ff ff0a 	bl	8000f94 <HAL_InitTick>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d002      	beq.n	800118c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	71fb      	strb	r3, [r7, #7]
 800118a:	e001      	b.n	8001190 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800118c:	f7ff fdc4 	bl	8000d18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001190:	79fb      	ldrb	r3, [r7, #7]

}
 8001192:	4618      	mov	r0, r3
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <HAL_IncTick+0x1c>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <HAL_IncTick+0x20>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4413      	add	r3, r2
 80011aa:	4a03      	ldr	r2, [pc, #12]	@ (80011b8 <HAL_IncTick+0x1c>)
 80011ac:	6013      	str	r3, [r2, #0]
}
 80011ae:	bf00      	nop
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	200003a4 	.word	0x200003a4
 80011bc:	20000008 	.word	0x20000008

080011c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return uwTick;
 80011c4:	4b03      	ldr	r3, [pc, #12]	@ (80011d4 <HAL_GetTick+0x14>)
 80011c6:	681b      	ldr	r3, [r3, #0]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	200003a4 	.word	0x200003a4

080011d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	431a      	orrs	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	609a      	str	r2, [r3, #8]
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	609a      	str	r2, [r3, #8]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001234:	4618      	mov	r0, r3
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001240:	b480      	push	{r7}
 8001242:	b087      	sub	sp, #28
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
 800124c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	3360      	adds	r3, #96	@ 0x60
 8001252:	461a      	mov	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <LL_ADC_SetOffset+0x44>)
 8001262:	4013      	ands	r3, r2
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	430a      	orrs	r2, r1
 800126e:	4313      	orrs	r3, r2
 8001270:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001278:	bf00      	nop
 800127a:	371c      	adds	r7, #28
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	03fff000 	.word	0x03fff000

08001288 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	3360      	adds	r3, #96	@ 0x60
 8001296:	461a      	mov	r2, r3
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	4413      	add	r3, r2
 800129e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b087      	sub	sp, #28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	3360      	adds	r3, #96	@ 0x60
 80012c4:	461a      	mov	r2, r3
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	431a      	orrs	r2, r3
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80012de:	bf00      	nop
 80012e0:	371c      	adds	r7, #28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b087      	sub	sp, #28
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3360      	adds	r3, #96	@ 0x60
 80012fa:	461a      	mov	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	431a      	orrs	r2, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001314:	bf00      	nop
 8001316:	371c      	adds	r7, #28
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001320:	b480      	push	{r7}
 8001322:	b087      	sub	sp, #28
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	3360      	adds	r3, #96	@ 0x60
 8001330:	461a      	mov	r2, r3
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4413      	add	r3, r2
 8001338:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	431a      	orrs	r2, r3
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800134a:	bf00      	nop
 800134c:	371c      	adds	r7, #28
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	431a      	orrs	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	615a      	str	r2, [r3, #20]
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800137c:	b480      	push	{r7}
 800137e:	b087      	sub	sp, #28
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	3330      	adds	r3, #48	@ 0x30
 800138c:	461a      	mov	r2, r3
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	f003 030c 	and.w	r3, r3, #12
 8001398:	4413      	add	r3, r2
 800139a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	f003 031f 	and.w	r3, r3, #31
 80013a6:	211f      	movs	r1, #31
 80013a8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ac:	43db      	mvns	r3, r3
 80013ae:	401a      	ands	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	0e9b      	lsrs	r3, r3, #26
 80013b4:	f003 011f 	and.w	r1, r3, #31
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	f003 031f 	and.w	r3, r3, #31
 80013be:	fa01 f303 	lsl.w	r3, r1, r3
 80013c2:	431a      	orrs	r2, r3
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80013c8:	bf00      	nop
 80013ca:	371c      	adds	r7, #28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b087      	sub	sp, #28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	3314      	adds	r3, #20
 80013e4:	461a      	mov	r2, r3
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	0e5b      	lsrs	r3, r3, #25
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	f003 0304 	and.w	r3, r3, #4
 80013f0:	4413      	add	r3, r2
 80013f2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	0d1b      	lsrs	r3, r3, #20
 80013fc:	f003 031f 	and.w	r3, r3, #31
 8001400:	2107      	movs	r1, #7
 8001402:	fa01 f303 	lsl.w	r3, r1, r3
 8001406:	43db      	mvns	r3, r3
 8001408:	401a      	ands	r2, r3
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	0d1b      	lsrs	r3, r3, #20
 800140e:	f003 031f 	and.w	r3, r3, #31
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	fa01 f303 	lsl.w	r3, r1, r3
 8001418:	431a      	orrs	r2, r3
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800141e:	bf00      	nop
 8001420:	371c      	adds	r7, #28
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
	...

0800142c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001444:	43db      	mvns	r3, r3
 8001446:	401a      	ands	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f003 0318 	and.w	r3, r3, #24
 800144e:	4908      	ldr	r1, [pc, #32]	@ (8001470 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001450:	40d9      	lsrs	r1, r3
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	400b      	ands	r3, r1
 8001456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800145a:	431a      	orrs	r2, r3
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001462:	bf00      	nop
 8001464:	3714      	adds	r7, #20
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	0007ffff 	.word	0x0007ffff

08001474 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001484:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	6093      	str	r3, [r2, #8]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr

08001498 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80014ac:	d101      	bne.n	80014b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80014ae:	2301      	movs	r3, #1
 80014b0:	e000      	b.n	80014b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80014d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80014fc:	d101      	bne.n	8001502 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80014fe:	2301      	movs	r3, #1
 8001500:	e000      	b.n	8001504 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	2b01      	cmp	r3, #1
 8001522:	d101      	bne.n	8001528 <LL_ADC_IsEnabled+0x18>
 8001524:	2301      	movs	r3, #1
 8001526:	e000      	b.n	800152a <LL_ADC_IsEnabled+0x1a>
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr

08001536 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001536:	b480      	push	{r7}
 8001538:	b083      	sub	sp, #12
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	f003 0304 	and.w	r3, r3, #4
 8001546:	2b04      	cmp	r3, #4
 8001548:	d101      	bne.n	800154e <LL_ADC_REG_IsConversionOngoing+0x18>
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	f003 0308 	and.w	r3, r3, #8
 800156c:	2b08      	cmp	r3, #8
 800156e:	d101      	bne.n	8001574 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001570:	2301      	movs	r3, #1
 8001572:	e000      	b.n	8001576 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
	...

08001584 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001584:	b590      	push	{r4, r7, lr}
 8001586:	b089      	sub	sp, #36	@ 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800158c:	2300      	movs	r3, #0
 800158e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001590:	2300      	movs	r3, #0
 8001592:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d101      	bne.n	800159e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e167      	b.n	800186e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d109      	bne.n	80015c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fbdb 	bl	8000d68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff67 	bl	8001498 <LL_ADC_IsDeepPowerDownEnabled>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d004      	beq.n	80015da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff4d 	bl	8001474 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff ff82 	bl	80014e8 <LL_ADC_IsInternalRegulatorEnabled>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d115      	bne.n	8001616 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff ff66 	bl	80014c0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015f4:	4ba0      	ldr	r3, [pc, #640]	@ (8001878 <HAL_ADC_Init+0x2f4>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	099b      	lsrs	r3, r3, #6
 80015fa:	4aa0      	ldr	r2, [pc, #640]	@ (800187c <HAL_ADC_Init+0x2f8>)
 80015fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001600:	099b      	lsrs	r3, r3, #6
 8001602:	3301      	adds	r3, #1
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001608:	e002      	b.n	8001610 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	3b01      	subs	r3, #1
 800160e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1f9      	bne.n	800160a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ff64 	bl	80014e8 <LL_ADC_IsInternalRegulatorEnabled>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d10d      	bne.n	8001642 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800162a:	f043 0210 	orr.w	r2, r3, #16
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001636:	f043 0201 	orr.w	r2, r3, #1
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff75 	bl	8001536 <LL_ADC_REG_IsConversionOngoing>
 800164c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001652:	f003 0310 	and.w	r3, r3, #16
 8001656:	2b00      	cmp	r3, #0
 8001658:	f040 8100 	bne.w	800185c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	2b00      	cmp	r3, #0
 8001660:	f040 80fc 	bne.w	800185c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001668:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800166c:	f043 0202 	orr.w	r2, r3, #2
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ff49 	bl	8001510 <LL_ADC_IsEnabled>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d111      	bne.n	80016a8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001684:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001688:	f7ff ff42 	bl	8001510 <LL_ADC_IsEnabled>
 800168c:	4604      	mov	r4, r0
 800168e:	487c      	ldr	r0, [pc, #496]	@ (8001880 <HAL_ADC_Init+0x2fc>)
 8001690:	f7ff ff3e 	bl	8001510 <LL_ADC_IsEnabled>
 8001694:	4603      	mov	r3, r0
 8001696:	4323      	orrs	r3, r4
 8001698:	2b00      	cmp	r3, #0
 800169a:	d105      	bne.n	80016a8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	4619      	mov	r1, r3
 80016a2:	4878      	ldr	r0, [pc, #480]	@ (8001884 <HAL_ADC_Init+0x300>)
 80016a4:	f7ff fd98 	bl	80011d8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7f5b      	ldrb	r3, [r3, #29]
 80016ac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016b2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80016b8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80016be:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80016c6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d106      	bne.n	80016e4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016da:	3b01      	subs	r3, #1
 80016dc:	045b      	lsls	r3, r3, #17
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d009      	beq.n	8001700 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	68da      	ldr	r2, [r3, #12]
 8001706:	4b60      	ldr	r3, [pc, #384]	@ (8001888 <HAL_ADC_Init+0x304>)
 8001708:	4013      	ands	r3, r2
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6812      	ldr	r2, [r2, #0]
 800170e:	69b9      	ldr	r1, [r7, #24]
 8001710:	430b      	orrs	r3, r1
 8001712:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	430a      	orrs	r2, r1
 8001728:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff ff14 	bl	800155c <LL_ADC_INJ_IsConversionOngoing>
 8001734:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d16d      	bne.n	8001818 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d16a      	bne.n	8001818 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001746:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800174e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800175e:	f023 0302 	bic.w	r3, r3, #2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	69b9      	ldr	r1, [r7, #24]
 8001768:	430b      	orrs	r3, r1
 800176a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d017      	beq.n	80017a4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	691a      	ldr	r2, [r3, #16]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001782:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800178c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6911      	ldr	r1, [r2, #16]
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	430b      	orrs	r3, r1
 800179e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80017a2:	e013      	b.n	80017cc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	691a      	ldr	r2, [r3, #16]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80017b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	6812      	ldr	r2, [r2, #0]
 80017c0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d118      	bne.n	8001808 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80017e0:	f023 0304 	bic.w	r3, r3, #4
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80017ec:	4311      	orrs	r1, r2
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80017f2:	4311      	orrs	r1, r2
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80017f8:	430a      	orrs	r2, r1
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f042 0201 	orr.w	r2, r2, #1
 8001804:	611a      	str	r2, [r3, #16]
 8001806:	e007      	b.n	8001818 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	691a      	ldr	r2, [r3, #16]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f022 0201 	bic.w	r2, r2, #1
 8001816:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d10c      	bne.n	800183a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f023 010f 	bic.w	r1, r3, #15
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a1b      	ldr	r3, [r3, #32]
 800182e:	1e5a      	subs	r2, r3, #1
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	430a      	orrs	r2, r1
 8001836:	631a      	str	r2, [r3, #48]	@ 0x30
 8001838:	e007      	b.n	800184a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 020f 	bic.w	r2, r2, #15
 8001848:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800184e:	f023 0303 	bic.w	r3, r3, #3
 8001852:	f043 0201 	orr.w	r2, r3, #1
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	65da      	str	r2, [r3, #92]	@ 0x5c
 800185a:	e007      	b.n	800186c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001860:	f043 0210 	orr.w	r2, r3, #16
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800186c:	7ffb      	ldrb	r3, [r7, #31]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3724      	adds	r7, #36	@ 0x24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd90      	pop	{r4, r7, pc}
 8001876:	bf00      	nop
 8001878:	20000000 	.word	0x20000000
 800187c:	053e2d63 	.word	0x053e2d63
 8001880:	50000100 	.word	0x50000100
 8001884:	50000300 	.word	0x50000300
 8001888:	fff04007 	.word	0xfff04007

0800188c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b0b6      	sub	sp, #216	@ 0xd8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d101      	bne.n	80018ae <HAL_ADC_ConfigChannel+0x22>
 80018aa:	2302      	movs	r3, #2
 80018ac:	e3c8      	b.n	8002040 <HAL_ADC_ConfigChannel+0x7b4>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2201      	movs	r2, #1
 80018b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fe3b 	bl	8001536 <LL_ADC_REG_IsConversionOngoing>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f040 83ad 	bne.w	8002022 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6818      	ldr	r0, [r3, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	6859      	ldr	r1, [r3, #4]
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	f7ff fd51 	bl	800137c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fe29 	bl	8001536 <LL_ADC_REG_IsConversionOngoing>
 80018e4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fe35 	bl	800155c <LL_ADC_INJ_IsConversionOngoing>
 80018f2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018f6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f040 81d9 	bne.w	8001cb2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001900:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001904:	2b00      	cmp	r3, #0
 8001906:	f040 81d4 	bne.w	8001cb2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001912:	d10f      	bne.n	8001934 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6818      	ldr	r0, [r3, #0]
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2200      	movs	r2, #0
 800191e:	4619      	mov	r1, r3
 8001920:	f7ff fd58 	bl	80013d4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fd12 	bl	8001356 <LL_ADC_SetSamplingTimeCommonConfig>
 8001932:	e00e      	b.n	8001952 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6818      	ldr	r0, [r3, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	6819      	ldr	r1, [r3, #0]
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	461a      	mov	r2, r3
 8001942:	f7ff fd47 	bl	80013d4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2100      	movs	r1, #0
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fd02 	bl	8001356 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	695a      	ldr	r2, [r3, #20]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	08db      	lsrs	r3, r3, #3
 800195e:	f003 0303 	and.w	r3, r3, #3
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	2b04      	cmp	r3, #4
 8001972:	d022      	beq.n	80019ba <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	6919      	ldr	r1, [r3, #16]
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001984:	f7ff fc5c 	bl	8001240 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6818      	ldr	r0, [r3, #0]
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	6919      	ldr	r1, [r3, #16]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	461a      	mov	r2, r3
 8001996:	f7ff fca8 	bl	80012ea <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6818      	ldr	r0, [r3, #0]
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d102      	bne.n	80019b0 <HAL_ADC_ConfigChannel+0x124>
 80019aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019ae:	e000      	b.n	80019b2 <HAL_ADC_ConfigChannel+0x126>
 80019b0:	2300      	movs	r3, #0
 80019b2:	461a      	mov	r2, r3
 80019b4:	f7ff fcb4 	bl	8001320 <LL_ADC_SetOffsetSaturation>
 80019b8:	e17b      	b.n	8001cb2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2100      	movs	r1, #0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fc61 	bl	8001288 <LL_ADC_GetOffsetChannel>
 80019c6:	4603      	mov	r3, r0
 80019c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10a      	bne.n	80019e6 <HAL_ADC_ConfigChannel+0x15a>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fc56 	bl	8001288 <LL_ADC_GetOffsetChannel>
 80019dc:	4603      	mov	r3, r0
 80019de:	0e9b      	lsrs	r3, r3, #26
 80019e0:	f003 021f 	and.w	r2, r3, #31
 80019e4:	e01e      	b.n	8001a24 <HAL_ADC_ConfigChannel+0x198>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2100      	movs	r1, #0
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fc4b 	bl	8001288 <LL_ADC_GetOffsetChannel>
 80019f2:	4603      	mov	r3, r0
 80019f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019fc:	fa93 f3a3 	rbit	r3, r3
 8001a00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001a14:	2320      	movs	r3, #32
 8001a16:	e004      	b.n	8001a22 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001a18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a1c:	fab3 f383 	clz	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d105      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x1b0>
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	0e9b      	lsrs	r3, r3, #26
 8001a36:	f003 031f 	and.w	r3, r3, #31
 8001a3a:	e018      	b.n	8001a6e <HAL_ADC_ConfigChannel+0x1e2>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a48:	fa93 f3a3 	rbit	r3, r3
 8001a4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001a58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d101      	bne.n	8001a64 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001a60:	2320      	movs	r3, #32
 8001a62:	e004      	b.n	8001a6e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001a64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a68:	fab3 f383 	clz	r3, r3
 8001a6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d106      	bne.n	8001a80 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2200      	movs	r2, #0
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fc1a 	bl	80012b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fbfe 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10a      	bne.n	8001aac <HAL_ADC_ConfigChannel+0x220>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fbf3 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	0e9b      	lsrs	r3, r3, #26
 8001aa6:	f003 021f 	and.w	r2, r3, #31
 8001aaa:	e01e      	b.n	8001aea <HAL_ADC_ConfigChannel+0x25e>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fbe8 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ac2:	fa93 f3a3 	rbit	r3, r3
 8001ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001aca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ace:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001ad2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001ada:	2320      	movs	r3, #32
 8001adc:	e004      	b.n	8001ae8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001ade:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ae2:	fab3 f383 	clz	r3, r3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d105      	bne.n	8001b02 <HAL_ADC_ConfigChannel+0x276>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	0e9b      	lsrs	r3, r3, #26
 8001afc:	f003 031f 	and.w	r3, r3, #31
 8001b00:	e018      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x2a8>
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b0e:	fa93 f3a3 	rbit	r3, r3
 8001b12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001b16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001b1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001b26:	2320      	movs	r3, #32
 8001b28:	e004      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001b2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b2e:	fab3 f383 	clz	r3, r3
 8001b32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d106      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2101      	movs	r1, #1
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fbb7 	bl	80012b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2102      	movs	r1, #2
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fb9b 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001b52:	4603      	mov	r3, r0
 8001b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10a      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x2e6>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2102      	movs	r1, #2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fb90 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	0e9b      	lsrs	r3, r3, #26
 8001b6c:	f003 021f 	and.w	r2, r3, #31
 8001b70:	e01e      	b.n	8001bb0 <HAL_ADC_ConfigChannel+0x324>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2102      	movs	r1, #2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fb85 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b88:	fa93 f3a3 	rbit	r3, r3
 8001b8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001b90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001b98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001ba0:	2320      	movs	r3, #32
 8001ba2:	e004      	b.n	8001bae <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001ba4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ba8:	fab3 f383 	clz	r3, r3
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d105      	bne.n	8001bc8 <HAL_ADC_ConfigChannel+0x33c>
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	0e9b      	lsrs	r3, r3, #26
 8001bc2:	f003 031f 	and.w	r3, r3, #31
 8001bc6:	e016      	b.n	8001bf6 <HAL_ADC_ConfigChannel+0x36a>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001bd4:	fa93 f3a3 	rbit	r3, r3
 8001bd8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001bda:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001bdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001be8:	2320      	movs	r3, #32
 8001bea:	e004      	b.n	8001bf6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001bec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bf0:	fab3 f383 	clz	r3, r3
 8001bf4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d106      	bne.n	8001c08 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2102      	movs	r1, #2
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fb56 	bl	80012b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2103      	movs	r1, #3
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff fb3a 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10a      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x3a8>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2103      	movs	r1, #3
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff fb2f 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	0e9b      	lsrs	r3, r3, #26
 8001c2e:	f003 021f 	and.w	r2, r3, #31
 8001c32:	e017      	b.n	8001c64 <HAL_ADC_ConfigChannel+0x3d8>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2103      	movs	r1, #3
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fb24 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001c40:	4603      	mov	r3, r0
 8001c42:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c46:	fa93 f3a3 	rbit	r3, r3
 8001c4a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001c4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c4e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001c50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001c56:	2320      	movs	r3, #32
 8001c58:	e003      	b.n	8001c62 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001c5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c5c:	fab3 f383 	clz	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d105      	bne.n	8001c7c <HAL_ADC_ConfigChannel+0x3f0>
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	0e9b      	lsrs	r3, r3, #26
 8001c76:	f003 031f 	and.w	r3, r3, #31
 8001c7a:	e011      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x414>
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c84:	fa93 f3a3 	rbit	r3, r3
 8001c88:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001c8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001c8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d101      	bne.n	8001c98 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001c94:	2320      	movs	r3, #32
 8001c96:	e003      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001c98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c9a:	fab3 f383 	clz	r3, r3
 8001c9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d106      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2103      	movs	r1, #3
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fb01 	bl	80012b4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fc2a 	bl	8001510 <LL_ADC_IsEnabled>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f040 8140 	bne.w	8001f44 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6818      	ldr	r0, [r3, #0]
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	6819      	ldr	r1, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	f7ff fbab 	bl	800142c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	4a8f      	ldr	r2, [pc, #572]	@ (8001f18 <HAL_ADC_ConfigChannel+0x68c>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	f040 8131 	bne.w	8001f44 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d10b      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x47e>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	0e9b      	lsrs	r3, r3, #26
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	2b09      	cmp	r3, #9
 8001d00:	bf94      	ite	ls
 8001d02:	2301      	movls	r3, #1
 8001d04:	2300      	movhi	r3, #0
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	e019      	b.n	8001d3e <HAL_ADC_ConfigChannel+0x4b2>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d12:	fa93 f3a3 	rbit	r3, r3
 8001d16:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001d18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d1a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001d1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001d22:	2320      	movs	r3, #32
 8001d24:	e003      	b.n	8001d2e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001d26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d28:	fab3 f383 	clz	r3, r3
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	3301      	adds	r3, #1
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	2b09      	cmp	r3, #9
 8001d36:	bf94      	ite	ls
 8001d38:	2301      	movls	r3, #1
 8001d3a:	2300      	movhi	r3, #0
 8001d3c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d079      	beq.n	8001e36 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d107      	bne.n	8001d5e <HAL_ADC_ConfigChannel+0x4d2>
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	0e9b      	lsrs	r3, r3, #26
 8001d54:	3301      	adds	r3, #1
 8001d56:	069b      	lsls	r3, r3, #26
 8001d58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d5c:	e015      	b.n	8001d8a <HAL_ADC_ConfigChannel+0x4fe>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d66:	fa93 f3a3 	rbit	r3, r3
 8001d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d6e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001d70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001d76:	2320      	movs	r3, #32
 8001d78:	e003      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001d7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d7c:	fab3 f383 	clz	r3, r3
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	3301      	adds	r3, #1
 8001d84:	069b      	lsls	r3, r3, #26
 8001d86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d109      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x51e>
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	0e9b      	lsrs	r3, r3, #26
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	f003 031f 	and.w	r3, r3, #31
 8001da2:	2101      	movs	r1, #1
 8001da4:	fa01 f303 	lsl.w	r3, r1, r3
 8001da8:	e017      	b.n	8001dda <HAL_ADC_ConfigChannel+0x54e>
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001db2:	fa93 f3a3 	rbit	r3, r3
 8001db6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001db8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001dc2:	2320      	movs	r3, #32
 8001dc4:	e003      	b.n	8001dce <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001dc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dc8:	fab3 f383 	clz	r3, r3
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	3301      	adds	r3, #1
 8001dd0:	f003 031f 	and.w	r3, r3, #31
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dda:	ea42 0103 	orr.w	r1, r2, r3
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10a      	bne.n	8001e00 <HAL_ADC_ConfigChannel+0x574>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	0e9b      	lsrs	r3, r3, #26
 8001df0:	3301      	adds	r3, #1
 8001df2:	f003 021f 	and.w	r2, r3, #31
 8001df6:	4613      	mov	r3, r2
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	4413      	add	r3, r2
 8001dfc:	051b      	lsls	r3, r3, #20
 8001dfe:	e018      	b.n	8001e32 <HAL_ADC_ConfigChannel+0x5a6>
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e08:	fa93 f3a3 	rbit	r3, r3
 8001e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d101      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001e18:	2320      	movs	r3, #32
 8001e1a:	e003      	b.n	8001e24 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001e1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e1e:	fab3 f383 	clz	r3, r3
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	3301      	adds	r3, #1
 8001e26:	f003 021f 	and.w	r2, r3, #31
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4413      	add	r3, r2
 8001e30:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e32:	430b      	orrs	r3, r1
 8001e34:	e081      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d107      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x5c6>
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	0e9b      	lsrs	r3, r3, #26
 8001e48:	3301      	adds	r3, #1
 8001e4a:	069b      	lsls	r3, r3, #26
 8001e4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e50:	e015      	b.n	8001e7e <HAL_ADC_ConfigChannel+0x5f2>
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5a:	fa93 f3a3 	rbit	r3, r3
 8001e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e62:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001e6a:	2320      	movs	r3, #32
 8001e6c:	e003      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e70:	fab3 f383 	clz	r3, r3
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	3301      	adds	r3, #1
 8001e78:	069b      	lsls	r3, r3, #26
 8001e7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d109      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x612>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	0e9b      	lsrs	r3, r3, #26
 8001e90:	3301      	adds	r3, #1
 8001e92:	f003 031f 	and.w	r3, r3, #31
 8001e96:	2101      	movs	r1, #1
 8001e98:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9c:	e017      	b.n	8001ece <HAL_ADC_ConfigChannel+0x642>
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea4:	6a3b      	ldr	r3, [r7, #32]
 8001ea6:	fa93 f3a3 	rbit	r3, r3
 8001eaa:	61fb      	str	r3, [r7, #28]
  return result;
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001eb6:	2320      	movs	r3, #32
 8001eb8:	e003      	b.n	8001ec2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebc:	fab3 f383 	clz	r3, r3
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	f003 031f 	and.w	r3, r3, #31
 8001ec8:	2101      	movs	r1, #1
 8001eca:	fa01 f303 	lsl.w	r3, r1, r3
 8001ece:	ea42 0103 	orr.w	r1, r2, r3
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10d      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x66e>
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	0e9b      	lsrs	r3, r3, #26
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	f003 021f 	and.w	r2, r3, #31
 8001eea:	4613      	mov	r3, r2
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	4413      	add	r3, r2
 8001ef0:	3b1e      	subs	r3, #30
 8001ef2:	051b      	lsls	r3, r3, #20
 8001ef4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ef8:	e01e      	b.n	8001f38 <HAL_ADC_ConfigChannel+0x6ac>
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	fa93 f3a3 	rbit	r3, r3
 8001f06:	613b      	str	r3, [r7, #16]
  return result;
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d104      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001f12:	2320      	movs	r3, #32
 8001f14:	e006      	b.n	8001f24 <HAL_ADC_ConfigChannel+0x698>
 8001f16:	bf00      	nop
 8001f18:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	fab3 f383 	clz	r3, r3
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	3301      	adds	r3, #1
 8001f26:	f003 021f 	and.w	r2, r3, #31
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	4413      	add	r3, r2
 8001f30:	3b1e      	subs	r3, #30
 8001f32:	051b      	lsls	r3, r3, #20
 8001f34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f38:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001f3a:	683a      	ldr	r2, [r7, #0]
 8001f3c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f7ff fa48 	bl	80013d4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b3f      	ldr	r3, [pc, #252]	@ (8002048 <HAL_ADC_ConfigChannel+0x7bc>)
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d071      	beq.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f50:	483e      	ldr	r0, [pc, #248]	@ (800204c <HAL_ADC_ConfigChannel+0x7c0>)
 8001f52:	f7ff f967 	bl	8001224 <LL_ADC_GetCommonPathInternalCh>
 8001f56:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a3c      	ldr	r2, [pc, #240]	@ (8002050 <HAL_ADC_ConfigChannel+0x7c4>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d004      	beq.n	8001f6e <HAL_ADC_ConfigChannel+0x6e2>
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a3a      	ldr	r2, [pc, #232]	@ (8002054 <HAL_ADC_ConfigChannel+0x7c8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d127      	bne.n	8001fbe <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d121      	bne.n	8001fbe <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f82:	d157      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	482f      	ldr	r0, [pc, #188]	@ (800204c <HAL_ADC_ConfigChannel+0x7c0>)
 8001f90:	f7ff f935 	bl	80011fe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f94:	4b30      	ldr	r3, [pc, #192]	@ (8002058 <HAL_ADC_ConfigChannel+0x7cc>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	099b      	lsrs	r3, r3, #6
 8001f9a:	4a30      	ldr	r2, [pc, #192]	@ (800205c <HAL_ADC_ConfigChannel+0x7d0>)
 8001f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa0:	099b      	lsrs	r3, r3, #6
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4413      	add	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fae:	e002      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1f9      	bne.n	8001fb0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fbc:	e03a      	b.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a27      	ldr	r2, [pc, #156]	@ (8002060 <HAL_ADC_ConfigChannel+0x7d4>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d113      	bne.n	8001ff0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001fc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d10d      	bne.n	8001ff0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a22      	ldr	r2, [pc, #136]	@ (8002064 <HAL_ADC_ConfigChannel+0x7d8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d02a      	beq.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4818      	ldr	r0, [pc, #96]	@ (800204c <HAL_ADC_ConfigChannel+0x7c0>)
 8001fea:	f7ff f908 	bl	80011fe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fee:	e021      	b.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8002068 <HAL_ADC_ConfigChannel+0x7dc>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d11c      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ffa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d116      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a16      	ldr	r2, [pc, #88]	@ (8002064 <HAL_ADC_ConfigChannel+0x7d8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d011      	beq.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002010:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002014:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002018:	4619      	mov	r1, r3
 800201a:	480c      	ldr	r0, [pc, #48]	@ (800204c <HAL_ADC_ConfigChannel+0x7c0>)
 800201c:	f7ff f8ef 	bl	80011fe <LL_ADC_SetCommonPathInternalCh>
 8002020:	e008      	b.n	8002034 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002026:	f043 0220 	orr.w	r2, r3, #32
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800203c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002040:	4618      	mov	r0, r3
 8002042:	37d8      	adds	r7, #216	@ 0xd8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	80080000 	.word	0x80080000
 800204c:	50000300 	.word	0x50000300
 8002050:	c3210000 	.word	0xc3210000
 8002054:	90c00010 	.word	0x90c00010
 8002058:	20000000 	.word	0x20000000
 800205c:	053e2d63 	.word	0x053e2d63
 8002060:	c7520000 	.word	0xc7520000
 8002064:	50000100 	.word	0x50000100
 8002068:	cb840000 	.word	0xcb840000

0800206c <LL_ADC_IsEnabled>:
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <LL_ADC_IsEnabled+0x18>
 8002080:	2301      	movs	r3, #1
 8002082:	e000      	b.n	8002086 <LL_ADC_IsEnabled+0x1a>
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <LL_ADC_REG_IsConversionOngoing>:
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f003 0304 	and.w	r3, r3, #4
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d101      	bne.n	80020aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b0a1      	sub	sp, #132	@ 0x84
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80020d2:	2302      	movs	r3, #2
 80020d4:	e08b      	b.n	80021ee <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80020de:	2300      	movs	r3, #0
 80020e0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80020e2:	2300      	movs	r3, #0
 80020e4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020ee:	d102      	bne.n	80020f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80020f0:	4b41      	ldr	r3, [pc, #260]	@ (80021f8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	e001      	b.n	80020fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80020f6:	2300      	movs	r3, #0
 80020f8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d10b      	bne.n	8002118 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002104:	f043 0220 	orr.w	r2, r3, #32
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e06a      	b.n	80021ee <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff ffb9 	bl	8002092 <LL_ADC_REG_IsConversionOngoing>
 8002120:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff ffb3 	bl	8002092 <LL_ADC_REG_IsConversionOngoing>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d14c      	bne.n	80021cc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002132:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002134:	2b00      	cmp	r3, #0
 8002136:	d149      	bne.n	80021cc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002138:	4b30      	ldr	r3, [pc, #192]	@ (80021fc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800213a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d028      	beq.n	8002196 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002144:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	6859      	ldr	r1, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002156:	035b      	lsls	r3, r3, #13
 8002158:	430b      	orrs	r3, r1
 800215a:	431a      	orrs	r2, r3
 800215c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800215e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002160:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002164:	f7ff ff82 	bl	800206c <LL_ADC_IsEnabled>
 8002168:	4604      	mov	r4, r0
 800216a:	4823      	ldr	r0, [pc, #140]	@ (80021f8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800216c:	f7ff ff7e 	bl	800206c <LL_ADC_IsEnabled>
 8002170:	4603      	mov	r3, r0
 8002172:	4323      	orrs	r3, r4
 8002174:	2b00      	cmp	r3, #0
 8002176:	d133      	bne.n	80021e0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002178:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002180:	f023 030f 	bic.w	r3, r3, #15
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	6811      	ldr	r1, [r2, #0]
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	6892      	ldr	r2, [r2, #8]
 800218c:	430a      	orrs	r2, r1
 800218e:	431a      	orrs	r2, r3
 8002190:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002192:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002194:	e024      	b.n	80021e0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002196:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800219e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80021a0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021a2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80021a6:	f7ff ff61 	bl	800206c <LL_ADC_IsEnabled>
 80021aa:	4604      	mov	r4, r0
 80021ac:	4812      	ldr	r0, [pc, #72]	@ (80021f8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80021ae:	f7ff ff5d 	bl	800206c <LL_ADC_IsEnabled>
 80021b2:	4603      	mov	r3, r0
 80021b4:	4323      	orrs	r3, r4
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d112      	bne.n	80021e0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80021ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80021c2:	f023 030f 	bic.w	r3, r3, #15
 80021c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80021c8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80021ca:	e009      	b.n	80021e0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021d0:	f043 0220 	orr.w	r2, r3, #32
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80021de:	e000      	b.n	80021e2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80021e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80021ea:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3784      	adds	r7, #132	@ 0x84
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd90      	pop	{r4, r7, pc}
 80021f6:	bf00      	nop
 80021f8:	50000100 	.word	0x50000100
 80021fc:	50000300 	.word	0x50000300

08002200 <__NVIC_SetPriorityGrouping>:
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f003 0307 	and.w	r3, r3, #7
 800220e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002210:	4b0c      	ldr	r3, [pc, #48]	@ (8002244 <__NVIC_SetPriorityGrouping+0x44>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800221c:	4013      	ands	r3, r2
 800221e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002228:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800222c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002230:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002232:	4a04      	ldr	r2, [pc, #16]	@ (8002244 <__NVIC_SetPriorityGrouping+0x44>)
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	60d3      	str	r3, [r2, #12]
}
 8002238:	bf00      	nop
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <__NVIC_GetPriorityGrouping>:
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800224c:	4b04      	ldr	r3, [pc, #16]	@ (8002260 <__NVIC_GetPriorityGrouping+0x18>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	0a1b      	lsrs	r3, r3, #8
 8002252:	f003 0307 	and.w	r3, r3, #7
}
 8002256:	4618      	mov	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <__NVIC_EnableIRQ>:
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	2b00      	cmp	r3, #0
 8002274:	db0b      	blt.n	800228e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	f003 021f 	and.w	r2, r3, #31
 800227c:	4907      	ldr	r1, [pc, #28]	@ (800229c <__NVIC_EnableIRQ+0x38>)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	095b      	lsrs	r3, r3, #5
 8002284:	2001      	movs	r0, #1
 8002286:	fa00 f202 	lsl.w	r2, r0, r2
 800228a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	e000e100 	.word	0xe000e100

080022a0 <__NVIC_SetPriority>:
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	6039      	str	r1, [r7, #0]
 80022aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	db0a      	blt.n	80022ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	b2da      	uxtb	r2, r3
 80022b8:	490c      	ldr	r1, [pc, #48]	@ (80022ec <__NVIC_SetPriority+0x4c>)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	0112      	lsls	r2, r2, #4
 80022c0:	b2d2      	uxtb	r2, r2
 80022c2:	440b      	add	r3, r1
 80022c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80022c8:	e00a      	b.n	80022e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	b2da      	uxtb	r2, r3
 80022ce:	4908      	ldr	r1, [pc, #32]	@ (80022f0 <__NVIC_SetPriority+0x50>)
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	3b04      	subs	r3, #4
 80022d8:	0112      	lsls	r2, r2, #4
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	440b      	add	r3, r1
 80022de:	761a      	strb	r2, [r3, #24]
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	e000e100 	.word	0xe000e100
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <NVIC_EncodePriority>:
{
 80022f4:	b480      	push	{r7}
 80022f6:	b089      	sub	sp, #36	@ 0x24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	f1c3 0307 	rsb	r3, r3, #7
 800230e:	2b04      	cmp	r3, #4
 8002310:	bf28      	it	cs
 8002312:	2304      	movcs	r3, #4
 8002314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	3304      	adds	r3, #4
 800231a:	2b06      	cmp	r3, #6
 800231c:	d902      	bls.n	8002324 <NVIC_EncodePriority+0x30>
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	3b03      	subs	r3, #3
 8002322:	e000      	b.n	8002326 <NVIC_EncodePriority+0x32>
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002328:	f04f 32ff 	mov.w	r2, #4294967295
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	43da      	mvns	r2, r3
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	401a      	ands	r2, r3
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800233c:	f04f 31ff 	mov.w	r1, #4294967295
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	fa01 f303 	lsl.w	r3, r1, r3
 8002346:	43d9      	mvns	r1, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800234c:	4313      	orrs	r3, r2
}
 800234e:	4618      	mov	r0, r3
 8002350:	3724      	adds	r7, #36	@ 0x24
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b082      	sub	sp, #8
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff ff4c 	bl	8002200 <__NVIC_SetPriorityGrouping>
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
 800237c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800237e:	f7ff ff63 	bl	8002248 <__NVIC_GetPriorityGrouping>
 8002382:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	68b9      	ldr	r1, [r7, #8]
 8002388:	6978      	ldr	r0, [r7, #20]
 800238a:	f7ff ffb3 	bl	80022f4 <NVIC_EncodePriority>
 800238e:	4602      	mov	r2, r0
 8002390:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002394:	4611      	mov	r1, r2
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff ff82 	bl	80022a0 <__NVIC_SetPriority>
}
 800239c:	bf00      	nop
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff ff56 	bl	8002264 <__NVIC_EnableIRQ>
}
 80023b8:	bf00      	nop
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b087      	sub	sp, #28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80023ce:	e15a      	b.n	8002686 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	2101      	movs	r1, #1
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	fa01 f303 	lsl.w	r3, r1, r3
 80023dc:	4013      	ands	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 814c 	beq.w	8002680 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f003 0303 	and.w	r3, r3, #3
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d005      	beq.n	8002400 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d130      	bne.n	8002462 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	2203      	movs	r2, #3
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	68da      	ldr	r2, [r3, #12]
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4313      	orrs	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002436:	2201      	movs	r2, #1
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	4013      	ands	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	091b      	lsrs	r3, r3, #4
 800244c:	f003 0201 	and.w	r2, r3, #1
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	2b03      	cmp	r3, #3
 800246c:	d017      	beq.n	800249e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	2203      	movs	r2, #3
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	43db      	mvns	r3, r3
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	4013      	ands	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f003 0303 	and.w	r3, r3, #3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d123      	bne.n	80024f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	08da      	lsrs	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3208      	adds	r2, #8
 80024b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	220f      	movs	r2, #15
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	43db      	mvns	r3, r3
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	4013      	ands	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	691a      	ldr	r2, [r3, #16]
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f003 0307 	and.w	r3, r3, #7
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	08da      	lsrs	r2, r3, #3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3208      	adds	r2, #8
 80024ec:	6939      	ldr	r1, [r7, #16]
 80024ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	2203      	movs	r2, #3
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43db      	mvns	r3, r3
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	4013      	ands	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f003 0203 	and.w	r2, r3, #3
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 80a6 	beq.w	8002680 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002534:	4b5b      	ldr	r3, [pc, #364]	@ (80026a4 <HAL_GPIO_Init+0x2e4>)
 8002536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002538:	4a5a      	ldr	r2, [pc, #360]	@ (80026a4 <HAL_GPIO_Init+0x2e4>)
 800253a:	f043 0301 	orr.w	r3, r3, #1
 800253e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002540:	4b58      	ldr	r3, [pc, #352]	@ (80026a4 <HAL_GPIO_Init+0x2e4>)
 8002542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800254c:	4a56      	ldr	r2, [pc, #344]	@ (80026a8 <HAL_GPIO_Init+0x2e8>)
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	089b      	lsrs	r3, r3, #2
 8002552:	3302      	adds	r3, #2
 8002554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002558:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f003 0303 	and.w	r3, r3, #3
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	220f      	movs	r2, #15
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	43db      	mvns	r3, r3
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	4013      	ands	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002576:	d01f      	beq.n	80025b8 <HAL_GPIO_Init+0x1f8>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a4c      	ldr	r2, [pc, #304]	@ (80026ac <HAL_GPIO_Init+0x2ec>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d019      	beq.n	80025b4 <HAL_GPIO_Init+0x1f4>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a4b      	ldr	r2, [pc, #300]	@ (80026b0 <HAL_GPIO_Init+0x2f0>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d013      	beq.n	80025b0 <HAL_GPIO_Init+0x1f0>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a4a      	ldr	r2, [pc, #296]	@ (80026b4 <HAL_GPIO_Init+0x2f4>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d00d      	beq.n	80025ac <HAL_GPIO_Init+0x1ec>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a49      	ldr	r2, [pc, #292]	@ (80026b8 <HAL_GPIO_Init+0x2f8>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d007      	beq.n	80025a8 <HAL_GPIO_Init+0x1e8>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a48      	ldr	r2, [pc, #288]	@ (80026bc <HAL_GPIO_Init+0x2fc>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d101      	bne.n	80025a4 <HAL_GPIO_Init+0x1e4>
 80025a0:	2305      	movs	r3, #5
 80025a2:	e00a      	b.n	80025ba <HAL_GPIO_Init+0x1fa>
 80025a4:	2306      	movs	r3, #6
 80025a6:	e008      	b.n	80025ba <HAL_GPIO_Init+0x1fa>
 80025a8:	2304      	movs	r3, #4
 80025aa:	e006      	b.n	80025ba <HAL_GPIO_Init+0x1fa>
 80025ac:	2303      	movs	r3, #3
 80025ae:	e004      	b.n	80025ba <HAL_GPIO_Init+0x1fa>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e002      	b.n	80025ba <HAL_GPIO_Init+0x1fa>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <HAL_GPIO_Init+0x1fa>
 80025b8:	2300      	movs	r3, #0
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	f002 0203 	and.w	r2, r2, #3
 80025c0:	0092      	lsls	r2, r2, #2
 80025c2:	4093      	lsls	r3, r2
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025ca:	4937      	ldr	r1, [pc, #220]	@ (80026a8 <HAL_GPIO_Init+0x2e8>)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	089b      	lsrs	r3, r3, #2
 80025d0:	3302      	adds	r3, #2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025d8:	4b39      	ldr	r3, [pc, #228]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	4013      	ands	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025fc:	4a30      	ldr	r2, [pc, #192]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002602:	4b2f      	ldr	r3, [pc, #188]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	43db      	mvns	r3, r3
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4013      	ands	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002626:	4a26      	ldr	r2, [pc, #152]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800262c:	4b24      	ldr	r3, [pc, #144]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002650:	4a1b      	ldr	r2, [pc, #108]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002656:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	43db      	mvns	r3, r3
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4013      	ands	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800267a:	4a11      	ldr	r2, [pc, #68]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	3301      	adds	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	fa22 f303 	lsr.w	r3, r2, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	f47f ae9d 	bne.w	80023d0 <HAL_GPIO_Init+0x10>
  }
}
 8002696:	bf00      	nop
 8002698:	bf00      	nop
 800269a:	371c      	adds	r7, #28
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40010000 	.word	0x40010000
 80026ac:	48000400 	.word	0x48000400
 80026b0:	48000800 	.word	0x48000800
 80026b4:	48000c00 	.word	0x48000c00
 80026b8:	48001000 	.word	0x48001000
 80026bc:	48001400 	.word	0x48001400
 80026c0:	40010400 	.word	0x40010400

080026c4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e0c0      	b.n	8002858 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d106      	bne.n	80026f0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f00b fb3a 	bl	800dd64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2203      	movs	r2, #3
 80026f4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f004 fdc2 	bl	8007286 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002702:	2300      	movs	r3, #0
 8002704:	73fb      	strb	r3, [r7, #15]
 8002706:	e03e      	b.n	8002786 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002708:	7bfa      	ldrb	r2, [r7, #15]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	440b      	add	r3, r1
 8002716:	3311      	adds	r3, #17
 8002718:	2201      	movs	r2, #1
 800271a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800271c:	7bfa      	ldrb	r2, [r7, #15]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	440b      	add	r3, r1
 800272a:	3310      	adds	r3, #16
 800272c:	7bfa      	ldrb	r2, [r7, #15]
 800272e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002730:	7bfa      	ldrb	r2, [r7, #15]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	440b      	add	r3, r1
 800273e:	3313      	adds	r3, #19
 8002740:	2200      	movs	r2, #0
 8002742:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	4613      	mov	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4413      	add	r3, r2
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	440b      	add	r3, r1
 8002752:	3320      	adds	r3, #32
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002758:	7bfa      	ldrb	r2, [r7, #15]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	440b      	add	r3, r1
 8002766:	3324      	adds	r3, #36	@ 0x24
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	6879      	ldr	r1, [r7, #4]
 8002770:	1c5a      	adds	r2, r3, #1
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	440b      	add	r3, r1
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	3301      	adds	r3, #1
 8002784:	73fb      	strb	r3, [r7, #15]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	791b      	ldrb	r3, [r3, #4]
 800278a:	7bfa      	ldrb	r2, [r7, #15]
 800278c:	429a      	cmp	r2, r3
 800278e:	d3bb      	bcc.n	8002708 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002790:	2300      	movs	r3, #0
 8002792:	73fb      	strb	r3, [r7, #15]
 8002794:	e044      	b.n	8002820 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002796:	7bfa      	ldrb	r2, [r7, #15]
 8002798:	6879      	ldr	r1, [r7, #4]
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	440b      	add	r3, r1
 80027a4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80027ac:	7bfa      	ldrb	r2, [r7, #15]
 80027ae:	6879      	ldr	r1, [r7, #4]
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	440b      	add	r3, r1
 80027ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80027be:	7bfa      	ldrb	r2, [r7, #15]
 80027c0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027c2:	7bfa      	ldrb	r2, [r7, #15]
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	440b      	add	r3, r1
 80027d0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027d8:	7bfa      	ldrb	r2, [r7, #15]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	440b      	add	r3, r1
 80027e6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027ee:	7bfa      	ldrb	r2, [r7, #15]
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	4613      	mov	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4413      	add	r3, r2
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	440b      	add	r3, r1
 80027fc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002804:	7bfa      	ldrb	r2, [r7, #15]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	440b      	add	r3, r1
 8002812:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800281a:	7bfb      	ldrb	r3, [r7, #15]
 800281c:	3301      	adds	r3, #1
 800281e:	73fb      	strb	r3, [r7, #15]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	791b      	ldrb	r3, [r3, #4]
 8002824:	7bfa      	ldrb	r2, [r7, #15]
 8002826:	429a      	cmp	r2, r3
 8002828:	d3b5      	bcc.n	8002796 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6818      	ldr	r0, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	3304      	adds	r3, #4
 8002832:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002836:	f004 fd41 	bl	80072bc <USB_DevInit>

  hpcd->USB_Address = 0U;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7a9b      	ldrb	r3, [r3, #10]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d102      	bne.n	8002856 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f001 fc0e 	bl	8004072 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3710      	adds	r7, #16
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800286e:	2b01      	cmp	r3, #1
 8002870:	d101      	bne.n	8002876 <HAL_PCD_Start+0x16>
 8002872:	2302      	movs	r3, #2
 8002874:	e012      	b.n	800289c <HAL_PCD_Start+0x3c>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2201      	movs	r2, #1
 800287a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f004 fce8 	bl	8007258 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f006 fac5 	bl	8008e1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f006 faca 	bl	8008e4a <USB_ReadInterrupts>
 80028b6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 fb06 	bl	8002ed4 <PCD_EP_ISR_Handler>

    return;
 80028c8:	e110      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d013      	beq.n	80028fc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80028dc:	b29a      	uxth	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028e6:	b292      	uxth	r2, r2
 80028e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f00b faca 	bl	800de86 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80028f2:	2100      	movs	r1, #0
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f8fc 	bl	8002af2 <HAL_PCD_SetAddress>

    return;
 80028fa:	e0f7      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00c      	beq.n	8002920 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800290e:	b29a      	uxth	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002918:	b292      	uxth	r2, r2
 800291a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800291e:	e0e5      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00c      	beq.n	8002944 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002932:	b29a      	uxth	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800293c:	b292      	uxth	r2, r2
 800293e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002942:	e0d3      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d034      	beq.n	80029b8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002956:	b29a      	uxth	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 0204 	bic.w	r2, r2, #4
 8002960:	b292      	uxth	r2, r2
 8002962:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800296e:	b29a      	uxth	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0208 	bic.w	r2, r2, #8
 8002978:	b292      	uxth	r2, r2
 800297a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002984:	2b01      	cmp	r3, #1
 8002986:	d107      	bne.n	8002998 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002990:	2100      	movs	r1, #0
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f00b fc6a 	bl	800e26c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f00b faad 	bl	800def8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80029b0:	b292      	uxth	r2, r2
 80029b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80029b6:	e099      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d027      	beq.n	8002a12 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f042 0208 	orr.w	r2, r2, #8
 80029d4:	b292      	uxth	r2, r2
 80029d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ec:	b292      	uxth	r2, r2
 80029ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 0204 	orr.w	r2, r2, #4
 8002a04:	b292      	uxth	r2, r2
 8002a06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f00b fa5a 	bl	800dec4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002a10:	e06c      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d040      	beq.n	8002a9e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a2e:	b292      	uxth	r2, r2
 8002a30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d12b      	bne.n	8002a96 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f042 0204 	orr.w	r2, r2, #4
 8002a50:	b292      	uxth	r2, r2
 8002a52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f042 0208 	orr.w	r2, r2, #8
 8002a68:	b292      	uxth	r2, r2
 8002a6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2201      	movs	r2, #1
 8002a72:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f00b fbec 	bl	800e26c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002a94:	e02a      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f00b fa14 	bl	800dec4 <HAL_PCD_SuspendCallback>
    return;
 8002a9c:	e026      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00f      	beq.n	8002ac8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002aba:	b292      	uxth	r2, r2
 8002abc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f00b f9d2 	bl	800de6a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002ac6:	e011      	b.n	8002aec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00c      	beq.n	8002aec <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ae4:	b292      	uxth	r2, r2
 8002ae6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002aea:	bf00      	nop
  }
}
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	460b      	mov	r3, r1
 8002afc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d101      	bne.n	8002b0c <HAL_PCD_SetAddress+0x1a>
 8002b08:	2302      	movs	r3, #2
 8002b0a:	e012      	b.n	8002b32 <HAL_PCD_SetAddress+0x40>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	78fa      	ldrb	r2, [r7, #3]
 8002b18:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	78fa      	ldrb	r2, [r7, #3]
 8002b20:	4611      	mov	r1, r2
 8002b22:	4618      	mov	r0, r3
 8002b24:	f006 f966 	bl	8008df4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b084      	sub	sp, #16
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
 8002b42:	4608      	mov	r0, r1
 8002b44:	4611      	mov	r1, r2
 8002b46:	461a      	mov	r2, r3
 8002b48:	4603      	mov	r3, r0
 8002b4a:	70fb      	strb	r3, [r7, #3]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	803b      	strh	r3, [r7, #0]
 8002b50:	4613      	mov	r3, r2
 8002b52:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	da0e      	bge.n	8002b7e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b60:	78fb      	ldrb	r3, [r7, #3]
 8002b62:	f003 0207 	and.w	r2, r3, #7
 8002b66:	4613      	mov	r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4413      	add	r3, r2
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	3310      	adds	r3, #16
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	4413      	add	r3, r2
 8002b74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	705a      	strb	r2, [r3, #1]
 8002b7c:	e00e      	b.n	8002b9c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b7e:	78fb      	ldrb	r3, [r7, #3]
 8002b80:	f003 0207 	and.w	r2, r3, #7
 8002b84:	4613      	mov	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4413      	add	r3, r2
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	4413      	add	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002ba8:	883b      	ldrh	r3, [r7, #0]
 8002baa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	78ba      	ldrb	r2, [r7, #2]
 8002bb6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002bb8:	78bb      	ldrb	r3, [r7, #2]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d102      	bne.n	8002bc4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d101      	bne.n	8002bd2 <HAL_PCD_EP_Open+0x98>
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e00e      	b.n	8002bf0 <HAL_PCD_EP_Open+0xb6>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68f9      	ldr	r1, [r7, #12]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f004 fb89 	bl	80072f8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002bee:	7afb      	ldrb	r3, [r7, #11]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	da0e      	bge.n	8002c2a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c0c:	78fb      	ldrb	r3, [r7, #3]
 8002c0e:	f003 0207 	and.w	r2, r3, #7
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	3310      	adds	r3, #16
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	4413      	add	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2201      	movs	r2, #1
 8002c26:	705a      	strb	r2, [r3, #1]
 8002c28:	e00e      	b.n	8002c48 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c2a:	78fb      	ldrb	r3, [r7, #3]
 8002c2c:	f003 0207 	and.w	r2, r3, #7
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	4413      	add	r3, r2
 8002c40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d101      	bne.n	8002c62 <HAL_PCD_EP_Close+0x6a>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	e00e      	b.n	8002c80 <HAL_PCD_EP_Close+0x88>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68f9      	ldr	r1, [r7, #12]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f005 f829 	bl	8007cc8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	603b      	str	r3, [r7, #0]
 8002c94:	460b      	mov	r3, r1
 8002c96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c98:	7afb      	ldrb	r3, [r7, #11]
 8002c9a:	f003 0207 	and.w	r2, r3, #7
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	4413      	add	r3, r2
 8002cae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cc8:	7afb      	ldrb	r3, [r7, #11]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6979      	ldr	r1, [r7, #20]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f005 f9e1 	bl	80080a2 <USB_EPStartXfer>

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3718      	adds	r7, #24
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002cf6:	78fb      	ldrb	r3, [r7, #3]
 8002cf8:	f003 0207 	and.w	r2, r3, #7
 8002cfc:	6879      	ldr	r1, [r7, #4]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	440b      	add	r3, r1
 8002d08:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8002d0c:	681b      	ldr	r3, [r3, #0]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b086      	sub	sp, #24
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	60f8      	str	r0, [r7, #12]
 8002d22:	607a      	str	r2, [r7, #4]
 8002d24:	603b      	str	r3, [r7, #0]
 8002d26:	460b      	mov	r3, r1
 8002d28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d2a:	7afb      	ldrb	r3, [r7, #11]
 8002d2c:	f003 0207 	and.w	r2, r3, #7
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	3310      	adds	r3, #16
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	683a      	ldr	r2, [r7, #0]
 8002d4a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	2201      	movs	r2, #1
 8002d64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d66:	7afb      	ldrb	r3, [r7, #11]
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6979      	ldr	r1, [r7, #20]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f005 f992 	bl	80080a2 <USB_EPStartXfer>

  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	7912      	ldrb	r2, [r2, #4]
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d901      	bls.n	8002da6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e03e      	b.n	8002e24 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002da6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	da0e      	bge.n	8002dcc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dae:	78fb      	ldrb	r3, [r7, #3]
 8002db0:	f003 0207 	and.w	r2, r3, #7
 8002db4:	4613      	mov	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	4413      	add	r3, r2
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	3310      	adds	r3, #16
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	705a      	strb	r2, [r3, #1]
 8002dca:	e00c      	b.n	8002de6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002dcc:	78fa      	ldrb	r2, [r7, #3]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	4413      	add	r3, r2
 8002dde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2201      	movs	r2, #1
 8002dea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	b2da      	uxtb	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d101      	bne.n	8002e06 <HAL_PCD_EP_SetStall+0x7e>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e00e      	b.n	8002e24 <HAL_PCD_EP_SetStall+0x9c>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68f9      	ldr	r1, [r7, #12]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f005 fef3 	bl	8008c00 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002e38:	78fb      	ldrb	r3, [r7, #3]
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	7912      	ldrb	r2, [r2, #4]
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d901      	bls.n	8002e4a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e040      	b.n	8002ecc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	da0e      	bge.n	8002e70 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e52:	78fb      	ldrb	r3, [r7, #3]
 8002e54:	f003 0207 	and.w	r2, r3, #7
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	3310      	adds	r3, #16
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	705a      	strb	r2, [r3, #1]
 8002e6e:	e00e      	b.n	8002e8e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	f003 0207 	and.w	r2, r3, #7
 8002e76:	4613      	mov	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4413      	add	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	4413      	add	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e94:	78fb      	ldrb	r3, [r7, #3]
 8002e96:	f003 0307 	and.w	r3, r3, #7
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_PCD_EP_ClrStall+0x82>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e00e      	b.n	8002ecc <HAL_PCD_EP_ClrStall+0xa0>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68f9      	ldr	r1, [r7, #12]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f005 fef0 	bl	8008ca2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b092      	sub	sp, #72	@ 0x48
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002edc:	e333      	b.n	8003546 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ee6:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002ee8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	f003 030f 	and.w	r3, r3, #15
 8002ef0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8002ef4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f040 8108 	bne.w	800310e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002efe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d14c      	bne.n	8002fa2 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002f14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f18:	813b      	strh	r3, [r7, #8]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	893b      	ldrh	r3, [r7, #8]
 8002f20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3310      	adds	r3, #16
 8002f30:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	4413      	add	r3, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6812      	ldr	r2, [r2, #0]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f50:	881b      	ldrh	r3, [r3, #0]
 8002f52:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002f56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f58:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f5c:	695a      	ldr	r2, [r3, #20]
 8002f5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f60:	69db      	ldr	r3, [r3, #28]
 8002f62:	441a      	add	r2, r3
 8002f64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f66:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002f68:	2100      	movs	r1, #0
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f00a ff63 	bl	800de36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	7b1b      	ldrb	r3, [r3, #12]
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f000 82e5 	beq.w	8003546 <PCD_EP_ISR_Handler+0x672>
 8002f7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f040 82e0 	bne.w	8003546 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	7b1b      	ldrb	r3, [r3, #12]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	731a      	strb	r2, [r3, #12]
 8002fa0:	e2d1      	b.n	8003546 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002fa8:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	881b      	ldrh	r3, [r3, #0]
 8002fb0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002fb2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002fb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d032      	beq.n	8003022 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	4413      	add	r3, r2
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002fda:	881b      	ldrh	r3, [r3, #0]
 8002fdc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fe2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6818      	ldr	r0, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ff0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002ff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ff4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	f005 ff7a 	bl	8008ef0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	b29a      	uxth	r2, r3
 8003004:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003008:	4013      	ands	r3, r2
 800300a:	817b      	strh	r3, [r7, #10]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	897a      	ldrh	r2, [r7, #10]
 8003012:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003016:	b292      	uxth	r2, r2
 8003018:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f00a fede 	bl	800dddc <HAL_PCD_SetupStageCallback>
 8003020:	e291      	b.n	8003546 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003022:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003026:	2b00      	cmp	r3, #0
 8003028:	f280 828d 	bge.w	8003546 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	b29a      	uxth	r2, r3
 8003034:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003038:	4013      	ands	r3, r2
 800303a:	81fb      	strh	r3, [r7, #14]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	89fa      	ldrh	r2, [r7, #14]
 8003042:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003046:	b292      	uxth	r2, r2
 8003048:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003052:	b29b      	uxth	r3, r3
 8003054:	461a      	mov	r2, r3
 8003056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	4413      	add	r3, r2
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6812      	ldr	r2, [r2, #0]
 8003062:	4413      	add	r3, r2
 8003064:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003068:	881b      	ldrh	r3, [r3, #0]
 800306a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800306e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003070:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d019      	beq.n	80030ae <PCD_EP_ISR_Handler+0x1da>
 800307a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d015      	beq.n	80030ae <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003088:	6959      	ldr	r1, [r3, #20]
 800308a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800308c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800308e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003090:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003092:	b29b      	uxth	r3, r3
 8003094:	f005 ff2c 	bl	8008ef0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800309a:	695a      	ldr	r2, [r3, #20]
 800309c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	441a      	add	r2, r3
 80030a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030a4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80030a6:	2100      	movs	r1, #0
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f00a fea9 	bl	800de00 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80030b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80030b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f040 8242 	bne.w	8003546 <PCD_EP_ISR_Handler+0x672>
 80030c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80030c4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80030c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030cc:	f000 823b 	beq.w	8003546 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80030dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030e0:	81bb      	strh	r3, [r7, #12]
 80030e2:	89bb      	ldrh	r3, [r7, #12]
 80030e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80030e8:	81bb      	strh	r3, [r7, #12]
 80030ea:	89bb      	ldrh	r3, [r7, #12]
 80030ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80030f0:	81bb      	strh	r3, [r7, #12]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	89bb      	ldrh	r3, [r7, #12]
 80030f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80030fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003100:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003108:	b29b      	uxth	r3, r3
 800310a:	8013      	strh	r3, [r2, #0]
 800310c:	e21b      	b.n	8003546 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003120:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003124:	2b00      	cmp	r3, #0
 8003126:	f280 80f1 	bge.w	800330c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	461a      	mov	r2, r3
 8003130:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4413      	add	r3, r2
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	b29a      	uxth	r2, r3
 800313c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003140:	4013      	ands	r3, r2
 8003142:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003154:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003158:	b292      	uxth	r2, r2
 800315a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800315c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003160:	4613      	mov	r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4413      	add	r3, r2
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	4413      	add	r3, r2
 8003170:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003172:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003174:	7b1b      	ldrb	r3, [r3, #12]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d123      	bne.n	80031c2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003182:	b29b      	uxth	r3, r3
 8003184:	461a      	mov	r2, r3
 8003186:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4413      	add	r3, r2
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6812      	ldr	r2, [r2, #0]
 8003192:	4413      	add	r3, r2
 8003194:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003198:	881b      	ldrh	r3, [r3, #0]
 800319a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800319e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80031a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 808b 	beq.w	80032c2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6818      	ldr	r0, [r3, #0]
 80031b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031b2:	6959      	ldr	r1, [r3, #20]
 80031b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031b6:	88da      	ldrh	r2, [r3, #6]
 80031b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80031bc:	f005 fe98 	bl	8008ef0 <USB_ReadPMA>
 80031c0:	e07f      	b.n	80032c2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80031c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031c4:	78db      	ldrb	r3, [r3, #3]
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d109      	bne.n	80031de <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80031ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80031cc:	461a      	mov	r2, r3
 80031ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f9c6 	bl	8003562 <HAL_PCD_EP_DB_Receive>
 80031d6:	4603      	mov	r3, r0
 80031d8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80031dc:	e071      	b.n	80032c2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	461a      	mov	r2, r3
 80031e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031f8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	461a      	mov	r2, r3
 8003200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	441a      	add	r2, r3
 8003208:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800320a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800320e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003212:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003216:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800321a:	b29b      	uxth	r3, r3
 800321c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	461a      	mov	r2, r3
 8003224:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	4413      	add	r3, r2
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	b29b      	uxth	r3, r3
 8003230:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d022      	beq.n	800327e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003240:	b29b      	uxth	r3, r3
 8003242:	461a      	mov	r2, r3
 8003244:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	4413      	add	r3, r2
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6812      	ldr	r2, [r2, #0]
 8003250:	4413      	add	r3, r2
 8003252:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003256:	881b      	ldrh	r3, [r3, #0]
 8003258:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800325c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003260:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003264:	2b00      	cmp	r3, #0
 8003266:	d02c      	beq.n	80032c2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6818      	ldr	r0, [r3, #0]
 800326c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800326e:	6959      	ldr	r1, [r3, #20]
 8003270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003272:	891a      	ldrh	r2, [r3, #8]
 8003274:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003278:	f005 fe3a 	bl	8008ef0 <USB_ReadPMA>
 800327c:	e021      	b.n	80032c2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003286:	b29b      	uxth	r3, r3
 8003288:	461a      	mov	r2, r3
 800328a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	00db      	lsls	r3, r3, #3
 8003290:	4413      	add	r3, r2
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	4413      	add	r3, r2
 8003298:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800329c:	881b      	ldrh	r3, [r3, #0]
 800329e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032a2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80032a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d009      	beq.n	80032c2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032b4:	6959      	ldr	r1, [r3, #20]
 80032b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032b8:	895a      	ldrh	r2, [r3, #10]
 80032ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032be:	f005 fe17 	bl	8008ef0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80032c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032c4:	69da      	ldr	r2, [r3, #28]
 80032c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032ca:	441a      	add	r2, r3
 80032cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032ce:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80032d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032d2:	695a      	ldr	r2, [r3, #20]
 80032d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032d8:	441a      	add	r2, r3
 80032da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032dc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80032de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <PCD_EP_ISR_Handler+0x41e>
 80032e6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80032ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d206      	bcs.n	8003300 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80032f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	4619      	mov	r1, r3
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f00a fd81 	bl	800de00 <HAL_PCD_DataOutStageCallback>
 80032fe:	e005      	b.n	800330c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003306:	4618      	mov	r0, r3
 8003308:	f004 fecb 	bl	80080a2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800330c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800330e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 8117 	beq.w	8003546 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003318:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800331c:	4613      	mov	r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4413      	add	r3, r2
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	3310      	adds	r3, #16
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	4413      	add	r3, r2
 800332a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4413      	add	r3, r2
 800333a:	881b      	ldrh	r3, [r3, #0]
 800333c:	b29b      	uxth	r3, r3
 800333e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003346:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	461a      	mov	r2, r3
 800334e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	441a      	add	r2, r3
 8003356:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003358:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800335c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003360:	b29b      	uxth	r3, r3
 8003362:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003364:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003366:	78db      	ldrb	r3, [r3, #3]
 8003368:	2b01      	cmp	r3, #1
 800336a:	f040 80a1 	bne.w	80034b0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800336e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003370:	2200      	movs	r2, #0
 8003372:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003374:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003376:	7b1b      	ldrb	r3, [r3, #12]
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 8092 	beq.w	80034a2 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800337e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003384:	2b00      	cmp	r3, #0
 8003386:	d046      	beq.n	8003416 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003388:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800338a:	785b      	ldrb	r3, [r3, #1]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d126      	bne.n	80033de <PCD_EP_ISR_Handler+0x50a>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800339e:	b29b      	uxth	r3, r3
 80033a0:	461a      	mov	r2, r3
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	4413      	add	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]
 80033a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	00da      	lsls	r2, r3, #3
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	4413      	add	r3, r2
 80033b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80033b6:	613b      	str	r3, [r7, #16]
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	b29b      	uxth	r3, r3
 80033be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	801a      	strh	r2, [r3, #0]
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	801a      	strh	r2, [r3, #0]
 80033dc:	e061      	b.n	80034a2 <PCD_EP_ISR_Handler+0x5ce>
 80033de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033e0:	785b      	ldrb	r3, [r3, #1]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d15d      	bne.n	80034a2 <PCD_EP_ISR_Handler+0x5ce>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	61fb      	str	r3, [r7, #28]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	461a      	mov	r2, r3
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	4413      	add	r3, r2
 80033fc:	61fb      	str	r3, [r7, #28]
 80033fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	00da      	lsls	r2, r3, #3
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	4413      	add	r3, r2
 8003408:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	2200      	movs	r2, #0
 8003412:	801a      	strh	r2, [r3, #0]
 8003414:	e045      	b.n	80034a2 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800341c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800341e:	785b      	ldrb	r3, [r3, #1]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d126      	bne.n	8003472 <PCD_EP_ISR_Handler+0x59e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	627b      	str	r3, [r7, #36]	@ 0x24
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003432:	b29b      	uxth	r3, r3
 8003434:	461a      	mov	r2, r3
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	4413      	add	r3, r2
 800343a:	627b      	str	r3, [r7, #36]	@ 0x24
 800343c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	00da      	lsls	r2, r3, #3
 8003442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003444:	4413      	add	r3, r2
 8003446:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800344a:	623b      	str	r3, [r7, #32]
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	881b      	ldrh	r3, [r3, #0]
 8003450:	b29b      	uxth	r3, r3
 8003452:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003456:	b29a      	uxth	r2, r3
 8003458:	6a3b      	ldr	r3, [r7, #32]
 800345a:	801a      	strh	r2, [r3, #0]
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	b29b      	uxth	r3, r3
 8003462:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003466:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800346a:	b29a      	uxth	r2, r3
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	801a      	strh	r2, [r3, #0]
 8003470:	e017      	b.n	80034a2 <PCD_EP_ISR_Handler+0x5ce>
 8003472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003474:	785b      	ldrb	r3, [r3, #1]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d113      	bne.n	80034a2 <PCD_EP_ISR_Handler+0x5ce>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003482:	b29b      	uxth	r3, r3
 8003484:	461a      	mov	r2, r3
 8003486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003488:	4413      	add	r3, r2
 800348a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800348c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	00da      	lsls	r2, r3, #3
 8003492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003494:	4413      	add	r3, r2
 8003496:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800349a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800349c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800349e:	2200      	movs	r2, #0
 80034a0:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80034a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	4619      	mov	r1, r3
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f00a fcc4 	bl	800de36 <HAL_PCD_DataInStageCallback>
 80034ae:	e04a      	b.n	8003546 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80034b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d13f      	bne.n	800353a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	4413      	add	r3, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	4413      	add	r3, r2
 80034d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80034d8:	881b      	ldrh	r3, [r3, #0]
 80034da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034de:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80034e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034e2:	699a      	ldr	r2, [r3, #24]
 80034e4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d906      	bls.n	80034f8 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80034ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ec:	699a      	ldr	r2, [r3, #24]
 80034ee:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80034f0:	1ad2      	subs	r2, r2, r3
 80034f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034f4:	619a      	str	r2, [r3, #24]
 80034f6:	e002      	b.n	80034fe <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80034f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034fa:	2200      	movs	r2, #0
 80034fc:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80034fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d106      	bne.n	8003514 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	4619      	mov	r1, r3
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f00a fc92 	bl	800de36 <HAL_PCD_DataInStageCallback>
 8003512:	e018      	b.n	8003546 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003516:	695a      	ldr	r2, [r3, #20]
 8003518:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800351a:	441a      	add	r2, r3
 800351c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800351e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003522:	69da      	ldr	r2, [r3, #28]
 8003524:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003526:	441a      	add	r2, r3
 8003528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800352a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003532:	4618      	mov	r0, r3
 8003534:	f004 fdb5 	bl	80080a2 <USB_EPStartXfer>
 8003538:	e005      	b.n	8003546 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800353a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800353c:	461a      	mov	r2, r3
 800353e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 f917 	bl	8003774 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800354e:	b29b      	uxth	r3, r3
 8003550:	b21b      	sxth	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	f6ff acc3 	blt.w	8002ede <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3748      	adds	r7, #72	@ 0x48
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b088      	sub	sp, #32
 8003566:	af00      	add	r7, sp, #0
 8003568:	60f8      	str	r0, [r7, #12]
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	4613      	mov	r3, r2
 800356e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003570:	88fb      	ldrh	r3, [r7, #6]
 8003572:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d07c      	beq.n	8003674 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003582:	b29b      	uxth	r3, r3
 8003584:	461a      	mov	r2, r3
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	4413      	add	r3, r2
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	6812      	ldr	r2, [r2, #0]
 8003592:	4413      	add	r3, r2
 8003594:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800359e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	699a      	ldr	r2, [r3, #24]
 80035a4:	8b7b      	ldrh	r3, [r7, #26]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d306      	bcc.n	80035b8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	699a      	ldr	r2, [r3, #24]
 80035ae:	8b7b      	ldrh	r3, [r7, #26]
 80035b0:	1ad2      	subs	r2, r2, r3
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	619a      	str	r2, [r3, #24]
 80035b6:	e002      	b.n	80035be <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2200      	movs	r2, #0
 80035bc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d123      	bne.n	800360e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	4413      	add	r3, r2
 80035d4:	881b      	ldrh	r3, [r3, #0]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035e0:	833b      	strh	r3, [r7, #24]
 80035e2:	8b3b      	ldrh	r3, [r7, #24]
 80035e4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80035e8:	833b      	strh	r3, [r7, #24]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	441a      	add	r2, r3
 80035f8:	8b3b      	ldrh	r3, [r7, #24]
 80035fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800360a:	b29b      	uxth	r3, r3
 800360c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01f      	beq.n	8003658 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	461a      	mov	r2, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	4413      	add	r3, r2
 8003626:	881b      	ldrh	r3, [r3, #0]
 8003628:	b29b      	uxth	r3, r3
 800362a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800362e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003632:	82fb      	strh	r3, [r7, #22]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	461a      	mov	r2, r3
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	441a      	add	r2, r3
 8003642:	8afb      	ldrh	r3, [r7, #22]
 8003644:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003648:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800364c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003650:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003654:	b29b      	uxth	r3, r3
 8003656:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003658:	8b7b      	ldrh	r3, [r7, #26]
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 8085 	beq.w	800376a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	6959      	ldr	r1, [r3, #20]
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	891a      	ldrh	r2, [r3, #8]
 800366c:	8b7b      	ldrh	r3, [r7, #26]
 800366e:	f005 fc3f 	bl	8008ef0 <USB_ReadPMA>
 8003672:	e07a      	b.n	800376a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800367c:	b29b      	uxth	r3, r3
 800367e:	461a      	mov	r2, r3
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	4413      	add	r3, r2
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	4413      	add	r3, r2
 800368e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003692:	881b      	ldrh	r3, [r3, #0]
 8003694:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003698:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	699a      	ldr	r2, [r3, #24]
 800369e:	8b7b      	ldrh	r3, [r7, #26]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d306      	bcc.n	80036b2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	699a      	ldr	r2, [r3, #24]
 80036a8:	8b7b      	ldrh	r3, [r7, #26]
 80036aa:	1ad2      	subs	r2, r2, r3
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	619a      	str	r2, [r3, #24]
 80036b0:	e002      	b.n	80036b8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2200      	movs	r2, #0
 80036b6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d123      	bne.n	8003708 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	461a      	mov	r2, r3
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036da:	83fb      	strh	r3, [r7, #30]
 80036dc:	8bfb      	ldrh	r3, [r7, #30]
 80036de:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80036e2:	83fb      	strh	r3, [r7, #30]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	461a      	mov	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	441a      	add	r2, r3
 80036f2:	8bfb      	ldrh	r3, [r7, #30]
 80036f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80036f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80036fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003704:	b29b      	uxth	r3, r3
 8003706:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003708:	88fb      	ldrh	r3, [r7, #6]
 800370a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800370e:	2b00      	cmp	r3, #0
 8003710:	d11f      	bne.n	8003752 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	461a      	mov	r2, r3
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4413      	add	r3, r2
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	b29b      	uxth	r3, r3
 8003724:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800372c:	83bb      	strh	r3, [r7, #28]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	461a      	mov	r2, r3
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	441a      	add	r2, r3
 800373c:	8bbb      	ldrh	r3, [r7, #28]
 800373e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003742:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003746:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800374a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800374e:	b29b      	uxth	r3, r3
 8003750:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003752:	8b7b      	ldrh	r3, [r7, #26]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d008      	beq.n	800376a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	6959      	ldr	r1, [r3, #20]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	895a      	ldrh	r2, [r3, #10]
 8003764:	8b7b      	ldrh	r3, [r7, #26]
 8003766:	f005 fbc3 	bl	8008ef0 <USB_ReadPMA>
    }
  }

  return count;
 800376a:	8b7b      	ldrh	r3, [r7, #26]
}
 800376c:	4618      	mov	r0, r3
 800376e:	3720      	adds	r7, #32
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b0a6      	sub	sp, #152	@ 0x98
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	4613      	mov	r3, r2
 8003780:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003782:	88fb      	ldrh	r3, [r7, #6]
 8003784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 81f7 	beq.w	8003b7c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003796:	b29b      	uxth	r3, r3
 8003798:	461a      	mov	r2, r3
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4413      	add	r3, r2
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	6812      	ldr	r2, [r2, #0]
 80037a6:	4413      	add	r3, r2
 80037a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037b2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	699a      	ldr	r2, [r3, #24]
 80037ba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80037be:	429a      	cmp	r2, r3
 80037c0:	d907      	bls.n	80037d2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	699a      	ldr	r2, [r3, #24]
 80037c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80037ca:	1ad2      	subs	r2, r2, r3
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	619a      	str	r2, [r3, #24]
 80037d0:	e002      	b.n	80037d8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	2200      	movs	r2, #0
 80037d6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f040 80e1 	bne.w	80039a4 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	785b      	ldrb	r3, [r3, #1]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d126      	bne.n	8003838 <HAL_PCD_EP_DB_Transmit+0xc4>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	461a      	mov	r2, r3
 80037fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fe:	4413      	add	r3, r2
 8003800:	633b      	str	r3, [r7, #48]	@ 0x30
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	00da      	lsls	r2, r3, #3
 8003808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800380a:	4413      	add	r3, r2
 800380c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003814:	881b      	ldrh	r3, [r3, #0]
 8003816:	b29b      	uxth	r3, r3
 8003818:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800381c:	b29a      	uxth	r2, r3
 800381e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003820:	801a      	strh	r2, [r3, #0]
 8003822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003824:	881b      	ldrh	r3, [r3, #0]
 8003826:	b29b      	uxth	r3, r3
 8003828:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800382c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003830:	b29a      	uxth	r2, r3
 8003832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003834:	801a      	strh	r2, [r3, #0]
 8003836:	e01a      	b.n	800386e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	785b      	ldrb	r3, [r3, #1]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d116      	bne.n	800386e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800384e:	b29b      	uxth	r3, r3
 8003850:	461a      	mov	r2, r3
 8003852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003854:	4413      	add	r3, r2
 8003856:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	00da      	lsls	r2, r3, #3
 800385e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003860:	4413      	add	r3, r2
 8003862:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003866:	637b      	str	r3, [r7, #52]	@ 0x34
 8003868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800386a:	2200      	movs	r2, #0
 800386c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	785b      	ldrb	r3, [r3, #1]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d126      	bne.n	80038ca <HAL_PCD_EP_DB_Transmit+0x156>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	623b      	str	r3, [r7, #32]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800388a:	b29b      	uxth	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	4413      	add	r3, r2
 8003892:	623b      	str	r3, [r7, #32]
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	00da      	lsls	r2, r3, #3
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	4413      	add	r3, r2
 800389e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80038a2:	61fb      	str	r3, [r7, #28]
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	881b      	ldrh	r3, [r3, #0]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	801a      	strh	r2, [r3, #0]
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	881b      	ldrh	r3, [r3, #0]
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	801a      	strh	r2, [r3, #0]
 80038c8:	e017      	b.n	80038fa <HAL_PCD_EP_DB_Transmit+0x186>
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	785b      	ldrb	r3, [r3, #1]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d113      	bne.n	80038fa <HAL_PCD_EP_DB_Transmit+0x186>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038da:	b29b      	uxth	r3, r3
 80038dc:	461a      	mov	r2, r3
 80038de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e0:	4413      	add	r3, r2
 80038e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	00da      	lsls	r2, r3, #3
 80038ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ec:	4413      	add	r3, r2
 80038ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80038f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f6:	2200      	movs	r2, #0
 80038f8:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	78db      	ldrb	r3, [r3, #3]
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d123      	bne.n	800394a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	461a      	mov	r2, r3
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	881b      	ldrh	r3, [r3, #0]
 8003912:	b29b      	uxth	r3, r3
 8003914:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003918:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800391c:	837b      	strh	r3, [r7, #26]
 800391e:	8b7b      	ldrh	r3, [r7, #26]
 8003920:	f083 0320 	eor.w	r3, r3, #32
 8003924:	837b      	strh	r3, [r7, #26]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	461a      	mov	r2, r3
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	441a      	add	r2, r3
 8003934:	8b7b      	ldrh	r3, [r7, #26]
 8003936:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800393a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800393e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003946:	b29b      	uxth	r3, r3
 8003948:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	4619      	mov	r1, r3
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f00a fa70 	bl	800de36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003956:	88fb      	ldrh	r3, [r7, #6]
 8003958:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01f      	beq.n	80039a0 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	461a      	mov	r2, r3
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	881b      	ldrh	r3, [r3, #0]
 8003970:	b29b      	uxth	r3, r3
 8003972:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800397a:	833b      	strh	r3, [r7, #24]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	461a      	mov	r2, r3
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	441a      	add	r2, r3
 800398a:	8b3b      	ldrh	r3, [r7, #24]
 800398c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003990:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003994:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800399c:	b29b      	uxth	r3, r3
 800399e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80039a0:	2300      	movs	r3, #0
 80039a2:	e31f      	b.n	8003fe4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80039a4:	88fb      	ldrh	r3, [r7, #6]
 80039a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d021      	beq.n	80039f2 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	461a      	mov	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	b29b      	uxth	r3, r3
 80039c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039c8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	461a      	mov	r2, r3
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	441a      	add	r2, r3
 80039da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80039de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80039e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80039e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	f040 82ca 	bne.w	8003f92 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	695a      	ldr	r2, [r3, #20]
 8003a02:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003a06:	441a      	add	r2, r3
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	69da      	ldr	r2, [r3, #28]
 8003a10:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003a14:	441a      	add	r2, r3
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	6a1a      	ldr	r2, [r3, #32]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d309      	bcc.n	8003a3a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	6a1a      	ldr	r2, [r3, #32]
 8003a30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a32:	1ad2      	subs	r2, r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	621a      	str	r2, [r3, #32]
 8003a38:	e015      	b.n	8003a66 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d107      	bne.n	8003a52 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003a42:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003a46:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003a50:	e009      	b.n	8003a66 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	2200      	movs	r2, #0
 8003a64:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	785b      	ldrb	r3, [r3, #1]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d15f      	bne.n	8003b2e <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	461a      	mov	r2, r3
 8003a80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a82:	4413      	add	r3, r2
 8003a84:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	00da      	lsls	r2, r3, #3
 8003a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a8e:	4413      	add	r3, r2
 8003a90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aa4:	801a      	strh	r2, [r3, #0]
 8003aa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10a      	bne.n	8003ac2 <HAL_PCD_EP_DB_Transmit+0x34e>
 8003aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aae:	881b      	ldrh	r3, [r3, #0]
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ab6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003abe:	801a      	strh	r2, [r3, #0]
 8003ac0:	e051      	b.n	8003b66 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ac2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ac4:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ac6:	d816      	bhi.n	8003af6 <HAL_PCD_EP_DB_Transmit+0x382>
 8003ac8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003aca:	085b      	lsrs	r3, r3, #1
 8003acc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ace:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d002      	beq.n	8003ade <HAL_PCD_EP_DB_Transmit+0x36a>
 8003ad8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ada:	3301      	adds	r3, #1
 8003adc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	029b      	lsls	r3, r3, #10
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	4313      	orrs	r3, r2
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003af2:	801a      	strh	r2, [r3, #0]
 8003af4:	e037      	b.n	8003b66 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003af6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003af8:	095b      	lsrs	r3, r3, #5
 8003afa:	653b      	str	r3, [r7, #80]	@ 0x50
 8003afc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003afe:	f003 031f 	and.w	r3, r3, #31
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <HAL_PCD_EP_DB_Transmit+0x398>
 8003b06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	029b      	lsls	r3, r3, #10
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b2a:	801a      	strh	r2, [r3, #0]
 8003b2c:	e01b      	b.n	8003b66 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	785b      	ldrb	r3, [r3, #1]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d117      	bne.n	8003b66 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	461a      	mov	r2, r3
 8003b48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b4a:	4413      	add	r3, r2
 8003b4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	00da      	lsls	r2, r3, #3
 8003b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b56:	4413      	add	r3, r2
 8003b58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b64:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6818      	ldr	r0, [r3, #0]
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	6959      	ldr	r1, [r3, #20]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	891a      	ldrh	r2, [r3, #8]
 8003b72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	f005 f978 	bl	8008e6a <USB_WritePMA>
 8003b7a:	e20a      	b.n	8003f92 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	461a      	mov	r2, r3
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	00db      	lsls	r3, r3, #3
 8003b8e:	4413      	add	r3, r2
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	6812      	ldr	r2, [r2, #0]
 8003b94:	4413      	add	r3, r2
 8003b96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003b9a:	881b      	ldrh	r3, [r3, #0]
 8003b9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ba0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	699a      	ldr	r2, [r3, #24]
 8003ba8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d307      	bcc.n	8003bc0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	699a      	ldr	r2, [r3, #24]
 8003bb4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003bb8:	1ad2      	subs	r2, r2, r3
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	619a      	str	r2, [r3, #24]
 8003bbe:	e002      	b.n	8003bc6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f040 80f6 	bne.w	8003dbc <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	785b      	ldrb	r3, [r3, #1]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d126      	bne.n	8003c26 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	677b      	str	r3, [r7, #116]	@ 0x74
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	461a      	mov	r2, r3
 8003bea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bec:	4413      	add	r3, r2
 8003bee:	677b      	str	r3, [r7, #116]	@ 0x74
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	00da      	lsls	r2, r3, #3
 8003bf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003bfe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c02:	881b      	ldrh	r3, [r3, #0]
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c0e:	801a      	strh	r2, [r3, #0]
 8003c10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c12:	881b      	ldrh	r3, [r3, #0]
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c22:	801a      	strh	r2, [r3, #0]
 8003c24:	e01a      	b.n	8003c5c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	785b      	ldrb	r3, [r3, #1]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d116      	bne.n	8003c5c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	461a      	mov	r2, r3
 8003c40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c42:	4413      	add	r3, r2
 8003c44:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	00da      	lsls	r2, r3, #3
 8003c4c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c4e:	4413      	add	r3, r2
 8003c50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c58:	2200      	movs	r2, #0
 8003c5a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	785b      	ldrb	r3, [r3, #1]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d12f      	bne.n	8003ccc <HAL_PCD_EP_DB_Transmit+0x558>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c84:	4413      	add	r3, r2
 8003c86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	00da      	lsls	r2, r3, #3
 8003c90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c94:	4413      	add	r3, r2
 8003c96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003c9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ca2:	881b      	ldrh	r3, [r3, #0]
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cb0:	801a      	strh	r2, [r3, #0]
 8003cb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cb6:	881b      	ldrh	r3, [r3, #0]
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cc8:	801a      	strh	r2, [r3, #0]
 8003cca:	e01c      	b.n	8003d06 <HAL_PCD_EP_DB_Transmit+0x592>
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	785b      	ldrb	r3, [r3, #1]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d118      	bne.n	8003d06 <HAL_PCD_EP_DB_Transmit+0x592>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	461a      	mov	r2, r3
 8003ce0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ce4:	4413      	add	r3, r2
 8003ce6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	00da      	lsls	r2, r3, #3
 8003cf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cf4:	4413      	add	r3, r2
 8003cf6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003cfa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cfe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d02:	2200      	movs	r2, #0
 8003d04:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	78db      	ldrb	r3, [r3, #3]
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d127      	bne.n	8003d5e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4413      	add	r3, r2
 8003d1c:	881b      	ldrh	r3, [r3, #0]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d28:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003d2c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003d30:	f083 0320 	eor.w	r3, r3, #32
 8003d34:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	441a      	add	r2, r3
 8003d46:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003d4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	4619      	mov	r1, r3
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f00a f866 	bl	800de36 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003d6a:	88fb      	ldrh	r3, [r7, #6]
 8003d6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d121      	bne.n	8003db8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	461a      	mov	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	881b      	ldrh	r3, [r3, #0]
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d8e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	441a      	add	r2, r3
 8003da0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8003da4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003da8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003dac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003db8:	2300      	movs	r3, #0
 8003dba:	e113      	b.n	8003fe4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003dbc:	88fb      	ldrh	r3, [r7, #6]
 8003dbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d121      	bne.n	8003e0a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	461a      	mov	r2, r3
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	881b      	ldrh	r3, [r3, #0]
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	461a      	mov	r2, r3
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	441a      	add	r2, r3
 8003df2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003df6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003dfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	f040 80be 	bne.w	8003f92 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	695a      	ldr	r2, [r3, #20]
 8003e1a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e1e:	441a      	add	r2, r3
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	69da      	ldr	r2, [r3, #28]
 8003e28:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e2c:	441a      	add	r2, r3
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	6a1a      	ldr	r2, [r3, #32]
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d309      	bcc.n	8003e52 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	6a1a      	ldr	r2, [r3, #32]
 8003e48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e4a:	1ad2      	subs	r2, r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	621a      	str	r2, [r3, #32]
 8003e50:	e015      	b.n	8003e7e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d107      	bne.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8003e5a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e5e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003e68:	e009      	b.n	8003e7e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	2200      	movs	r2, #0
 8003e74:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	785b      	ldrb	r3, [r3, #1]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d15f      	bne.n	8003f4c <HAL_PCD_EP_DB_Transmit+0x7d8>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ea0:	4413      	add	r3, r2
 8003ea2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	00da      	lsls	r2, r3, #3
 8003eaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003eac:	4413      	add	r3, r2
 8003eae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003eb2:	667b      	str	r3, [r7, #100]	@ 0x64
 8003eb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ebe:	b29a      	uxth	r2, r3
 8003ec0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ec2:	801a      	strh	r2, [r3, #0]
 8003ec4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10a      	bne.n	8003ee0 <HAL_PCD_EP_DB_Transmit+0x76c>
 8003eca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ed4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003edc:	801a      	strh	r2, [r3, #0]
 8003ede:	e04e      	b.n	8003f7e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003ee0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ee2:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ee4:	d816      	bhi.n	8003f14 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003ee6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ee8:	085b      	lsrs	r3, r3, #1
 8003eea:	663b      	str	r3, [r7, #96]	@ 0x60
 8003eec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d002      	beq.n	8003efc <HAL_PCD_EP_DB_Transmit+0x788>
 8003ef6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ef8:	3301      	adds	r3, #1
 8003efa:	663b      	str	r3, [r7, #96]	@ 0x60
 8003efc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003efe:	881b      	ldrh	r3, [r3, #0]
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	029b      	lsls	r3, r3, #10
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f10:	801a      	strh	r2, [r3, #0]
 8003f12:	e034      	b.n	8003f7e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003f14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d102      	bne.n	8003f2a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003f24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f26:	3b01      	subs	r3, #1
 8003f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	029b      	lsls	r3, r3, #10
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f48:	801a      	strh	r2, [r3, #0]
 8003f4a:	e018      	b.n	8003f7e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	785b      	ldrb	r3, [r3, #1]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d114      	bne.n	8003f7e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	461a      	mov	r2, r3
 8003f60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f62:	4413      	add	r3, r2
 8003f64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	00da      	lsls	r2, r3, #3
 8003f6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f6e:	4413      	add	r3, r2
 8003f70:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f74:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f7c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6818      	ldr	r0, [r3, #0]
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	6959      	ldr	r1, [r3, #20]
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	895a      	ldrh	r2, [r3, #10]
 8003f8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	f004 ff6c 	bl	8008e6a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	4413      	add	r3, r2
 8003fa0:	881b      	ldrh	r3, [r3, #0]
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fac:	82fb      	strh	r3, [r7, #22]
 8003fae:	8afb      	ldrh	r3, [r7, #22]
 8003fb0:	f083 0310 	eor.w	r3, r3, #16
 8003fb4:	82fb      	strh	r3, [r7, #22]
 8003fb6:	8afb      	ldrh	r3, [r7, #22]
 8003fb8:	f083 0320 	eor.w	r3, r3, #32
 8003fbc:	82fb      	strh	r3, [r7, #22]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	441a      	add	r2, r3
 8003fcc:	8afb      	ldrh	r3, [r7, #22]
 8003fce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3798      	adds	r7, #152	@ 0x98
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b087      	sub	sp, #28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	607b      	str	r3, [r7, #4]
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	817b      	strh	r3, [r7, #10]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003ffe:	897b      	ldrh	r3, [r7, #10]
 8004000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004004:	b29b      	uxth	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00b      	beq.n	8004022 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800400a:	897b      	ldrh	r3, [r7, #10]
 800400c:	f003 0207 	and.w	r2, r3, #7
 8004010:	4613      	mov	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	4413      	add	r3, r2
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	3310      	adds	r3, #16
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	4413      	add	r3, r2
 800401e:	617b      	str	r3, [r7, #20]
 8004020:	e009      	b.n	8004036 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004022:	897a      	ldrh	r2, [r7, #10]
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	4413      	add	r3, r2
 8004034:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004036:	893b      	ldrh	r3, [r7, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d107      	bne.n	800404c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	2200      	movs	r2, #0
 8004040:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	b29a      	uxth	r2, r3
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	80da      	strh	r2, [r3, #6]
 800404a:	e00b      	b.n	8004064 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	2201      	movs	r2, #1
 8004050:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	b29a      	uxth	r2, r3
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	0c1b      	lsrs	r3, r3, #16
 800405e:	b29a      	uxth	r2, r3
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	371c      	adds	r7, #28
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004072:	b480      	push	{r7}
 8004074:	b085      	sub	sp, #20
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004096:	b29b      	uxth	r3, r3
 8004098:	f043 0301 	orr.w	r3, r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	f043 0302 	orr.w	r3, r3, #2
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
	...

080040c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d141      	bne.n	800415a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040d6:	4b4b      	ldr	r3, [pc, #300]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80040de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e2:	d131      	bne.n	8004148 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040e4:	4b47      	ldr	r3, [pc, #284]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ea:	4a46      	ldr	r2, [pc, #280]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040f4:	4b43      	ldr	r3, [pc, #268]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040fc:	4a41      	ldr	r2, [pc, #260]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004102:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004104:	4b40      	ldr	r3, [pc, #256]	@ (8004208 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2232      	movs	r2, #50	@ 0x32
 800410a:	fb02 f303 	mul.w	r3, r2, r3
 800410e:	4a3f      	ldr	r2, [pc, #252]	@ (800420c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004110:	fba2 2303 	umull	r2, r3, r2, r3
 8004114:	0c9b      	lsrs	r3, r3, #18
 8004116:	3301      	adds	r3, #1
 8004118:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800411a:	e002      	b.n	8004122 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	3b01      	subs	r3, #1
 8004120:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004122:	4b38      	ldr	r3, [pc, #224]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800412a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800412e:	d102      	bne.n	8004136 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f2      	bne.n	800411c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004136:	4b33      	ldr	r3, [pc, #204]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800413e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004142:	d158      	bne.n	80041f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e057      	b.n	80041f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004148:	4b2e      	ldr	r3, [pc, #184]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800414a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800414e:	4a2d      	ldr	r2, [pc, #180]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004154:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004158:	e04d      	b.n	80041f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004160:	d141      	bne.n	80041e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004162:	4b28      	ldr	r3, [pc, #160]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800416a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800416e:	d131      	bne.n	80041d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004170:	4b24      	ldr	r3, [pc, #144]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004172:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004176:	4a23      	ldr	r2, [pc, #140]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004178:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800417c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004180:	4b20      	ldr	r3, [pc, #128]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004188:	4a1e      	ldr	r2, [pc, #120]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800418a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800418e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004190:	4b1d      	ldr	r3, [pc, #116]	@ (8004208 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2232      	movs	r2, #50	@ 0x32
 8004196:	fb02 f303 	mul.w	r3, r2, r3
 800419a:	4a1c      	ldr	r2, [pc, #112]	@ (800420c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800419c:	fba2 2303 	umull	r2, r3, r2, r3
 80041a0:	0c9b      	lsrs	r3, r3, #18
 80041a2:	3301      	adds	r3, #1
 80041a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041a6:	e002      	b.n	80041ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	3b01      	subs	r3, #1
 80041ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041ae:	4b15      	ldr	r3, [pc, #84]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ba:	d102      	bne.n	80041c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f2      	bne.n	80041a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041c2:	4b10      	ldr	r3, [pc, #64]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ce:	d112      	bne.n	80041f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e011      	b.n	80041f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041da:	4a0a      	ldr	r2, [pc, #40]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80041e4:	e007      	b.n	80041f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80041e6:	4b07      	ldr	r3, [pc, #28]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041ee:	4a05      	ldr	r2, [pc, #20]	@ (8004204 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041f4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	40007000 	.word	0x40007000
 8004208:	20000000 	.word	0x20000000
 800420c:	431bde83 	.word	0x431bde83

08004210 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b088      	sub	sp, #32
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e2fe      	b.n	8004820 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0301 	and.w	r3, r3, #1
 800422a:	2b00      	cmp	r3, #0
 800422c:	d075      	beq.n	800431a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800422e:	4b97      	ldr	r3, [pc, #604]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f003 030c 	and.w	r3, r3, #12
 8004236:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004238:	4b94      	ldr	r3, [pc, #592]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f003 0303 	and.w	r3, r3, #3
 8004240:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	2b0c      	cmp	r3, #12
 8004246:	d102      	bne.n	800424e <HAL_RCC_OscConfig+0x3e>
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	2b03      	cmp	r3, #3
 800424c:	d002      	beq.n	8004254 <HAL_RCC_OscConfig+0x44>
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	2b08      	cmp	r3, #8
 8004252:	d10b      	bne.n	800426c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004254:	4b8d      	ldr	r3, [pc, #564]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d05b      	beq.n	8004318 <HAL_RCC_OscConfig+0x108>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d157      	bne.n	8004318 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e2d9      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004274:	d106      	bne.n	8004284 <HAL_RCC_OscConfig+0x74>
 8004276:	4b85      	ldr	r3, [pc, #532]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a84      	ldr	r2, [pc, #528]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 800427c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	e01d      	b.n	80042c0 <HAL_RCC_OscConfig+0xb0>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800428c:	d10c      	bne.n	80042a8 <HAL_RCC_OscConfig+0x98>
 800428e:	4b7f      	ldr	r3, [pc, #508]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a7e      	ldr	r2, [pc, #504]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004294:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	4b7c      	ldr	r3, [pc, #496]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a7b      	ldr	r2, [pc, #492]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80042a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042a4:	6013      	str	r3, [r2, #0]
 80042a6:	e00b      	b.n	80042c0 <HAL_RCC_OscConfig+0xb0>
 80042a8:	4b78      	ldr	r3, [pc, #480]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a77      	ldr	r2, [pc, #476]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80042ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042b2:	6013      	str	r3, [r2, #0]
 80042b4:	4b75      	ldr	r3, [pc, #468]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a74      	ldr	r2, [pc, #464]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80042ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d013      	beq.n	80042f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c8:	f7fc ff7a 	bl	80011c0 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d0:	f7fc ff76 	bl	80011c0 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b64      	cmp	r3, #100	@ 0x64
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e29e      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042e2:	4b6a      	ldr	r3, [pc, #424]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0f0      	beq.n	80042d0 <HAL_RCC_OscConfig+0xc0>
 80042ee:	e014      	b.n	800431a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f0:	f7fc ff66 	bl	80011c0 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f8:	f7fc ff62 	bl	80011c0 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b64      	cmp	r3, #100	@ 0x64
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e28a      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800430a:	4b60      	ldr	r3, [pc, #384]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1f0      	bne.n	80042f8 <HAL_RCC_OscConfig+0xe8>
 8004316:	e000      	b.n	800431a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d075      	beq.n	8004412 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004326:	4b59      	ldr	r3, [pc, #356]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 030c 	and.w	r3, r3, #12
 800432e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004330:	4b56      	ldr	r3, [pc, #344]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	f003 0303 	and.w	r3, r3, #3
 8004338:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	2b0c      	cmp	r3, #12
 800433e:	d102      	bne.n	8004346 <HAL_RCC_OscConfig+0x136>
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	2b02      	cmp	r3, #2
 8004344:	d002      	beq.n	800434c <HAL_RCC_OscConfig+0x13c>
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	2b04      	cmp	r3, #4
 800434a:	d11f      	bne.n	800438c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800434c:	4b4f      	ldr	r3, [pc, #316]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004354:	2b00      	cmp	r3, #0
 8004356:	d005      	beq.n	8004364 <HAL_RCC_OscConfig+0x154>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d101      	bne.n	8004364 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e25d      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004364:	4b49      	ldr	r3, [pc, #292]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	061b      	lsls	r3, r3, #24
 8004372:	4946      	ldr	r1, [pc, #280]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004374:	4313      	orrs	r3, r2
 8004376:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004378:	4b45      	ldr	r3, [pc, #276]	@ (8004490 <HAL_RCC_OscConfig+0x280>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f7fc fe09 	bl	8000f94 <HAL_InitTick>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d043      	beq.n	8004410 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e249      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d023      	beq.n	80043dc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004394:	4b3d      	ldr	r3, [pc, #244]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a3c      	ldr	r2, [pc, #240]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 800439a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800439e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a0:	f7fc ff0e 	bl	80011c0 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a8:	f7fc ff0a 	bl	80011c0 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e232      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043ba:	4b34      	ldr	r3, [pc, #208]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0f0      	beq.n	80043a8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c6:	4b31      	ldr	r3, [pc, #196]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	061b      	lsls	r3, r3, #24
 80043d4:	492d      	ldr	r1, [pc, #180]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	604b      	str	r3, [r1, #4]
 80043da:	e01a      	b.n	8004412 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043dc:	4b2b      	ldr	r3, [pc, #172]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a2a      	ldr	r2, [pc, #168]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 80043e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e8:	f7fc feea 	bl	80011c0 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043f0:	f7fc fee6 	bl	80011c0 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e20e      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004402:	4b22      	ldr	r3, [pc, #136]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f0      	bne.n	80043f0 <HAL_RCC_OscConfig+0x1e0>
 800440e:	e000      	b.n	8004412 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004410:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0308 	and.w	r3, r3, #8
 800441a:	2b00      	cmp	r3, #0
 800441c:	d041      	beq.n	80044a2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d01c      	beq.n	8004460 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004426:	4b19      	ldr	r3, [pc, #100]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004428:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800442c:	4a17      	ldr	r2, [pc, #92]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004436:	f7fc fec3 	bl	80011c0 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800443c:	e008      	b.n	8004450 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800443e:	f7fc febf 	bl	80011c0 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d901      	bls.n	8004450 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e1e7      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004450:	4b0e      	ldr	r3, [pc, #56]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004452:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d0ef      	beq.n	800443e <HAL_RCC_OscConfig+0x22e>
 800445e:	e020      	b.n	80044a2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004460:	4b0a      	ldr	r3, [pc, #40]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004462:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004466:	4a09      	ldr	r2, [pc, #36]	@ (800448c <HAL_RCC_OscConfig+0x27c>)
 8004468:	f023 0301 	bic.w	r3, r3, #1
 800446c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004470:	f7fc fea6 	bl	80011c0 <HAL_GetTick>
 8004474:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004476:	e00d      	b.n	8004494 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004478:	f7fc fea2 	bl	80011c0 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b02      	cmp	r3, #2
 8004484:	d906      	bls.n	8004494 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e1ca      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
 800448a:	bf00      	nop
 800448c:	40021000 	.word	0x40021000
 8004490:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004494:	4b8c      	ldr	r3, [pc, #560]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1ea      	bne.n	8004478 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0304 	and.w	r3, r3, #4
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	f000 80a6 	beq.w	80045fc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044b0:	2300      	movs	r3, #0
 80044b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044b4:	4b84      	ldr	r3, [pc, #528]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80044b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <HAL_RCC_OscConfig+0x2b4>
 80044c0:	2301      	movs	r3, #1
 80044c2:	e000      	b.n	80044c6 <HAL_RCC_OscConfig+0x2b6>
 80044c4:	2300      	movs	r3, #0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00d      	beq.n	80044e6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ca:	4b7f      	ldr	r3, [pc, #508]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80044cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ce:	4a7e      	ldr	r2, [pc, #504]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80044d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80044d6:	4b7c      	ldr	r3, [pc, #496]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80044d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044de:	60fb      	str	r3, [r7, #12]
 80044e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80044e2:	2301      	movs	r3, #1
 80044e4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044e6:	4b79      	ldr	r3, [pc, #484]	@ (80046cc <HAL_RCC_OscConfig+0x4bc>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d118      	bne.n	8004524 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044f2:	4b76      	ldr	r3, [pc, #472]	@ (80046cc <HAL_RCC_OscConfig+0x4bc>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a75      	ldr	r2, [pc, #468]	@ (80046cc <HAL_RCC_OscConfig+0x4bc>)
 80044f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044fe:	f7fc fe5f 	bl	80011c0 <HAL_GetTick>
 8004502:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004504:	e008      	b.n	8004518 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004506:	f7fc fe5b 	bl	80011c0 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d901      	bls.n	8004518 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e183      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004518:	4b6c      	ldr	r3, [pc, #432]	@ (80046cc <HAL_RCC_OscConfig+0x4bc>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0f0      	beq.n	8004506 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d108      	bne.n	800453e <HAL_RCC_OscConfig+0x32e>
 800452c:	4b66      	ldr	r3, [pc, #408]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800452e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004532:	4a65      	ldr	r2, [pc, #404]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800453c:	e024      	b.n	8004588 <HAL_RCC_OscConfig+0x378>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	2b05      	cmp	r3, #5
 8004544:	d110      	bne.n	8004568 <HAL_RCC_OscConfig+0x358>
 8004546:	4b60      	ldr	r3, [pc, #384]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800454c:	4a5e      	ldr	r2, [pc, #376]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800454e:	f043 0304 	orr.w	r3, r3, #4
 8004552:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004556:	4b5c      	ldr	r3, [pc, #368]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800455c:	4a5a      	ldr	r2, [pc, #360]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004566:	e00f      	b.n	8004588 <HAL_RCC_OscConfig+0x378>
 8004568:	4b57      	ldr	r3, [pc, #348]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800456a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800456e:	4a56      	ldr	r2, [pc, #344]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004570:	f023 0301 	bic.w	r3, r3, #1
 8004574:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004578:	4b53      	ldr	r3, [pc, #332]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800457a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800457e:	4a52      	ldr	r2, [pc, #328]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004580:	f023 0304 	bic.w	r3, r3, #4
 8004584:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d016      	beq.n	80045be <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004590:	f7fc fe16 	bl	80011c0 <HAL_GetTick>
 8004594:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004596:	e00a      	b.n	80045ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004598:	f7fc fe12 	bl	80011c0 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e138      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045ae:	4b46      	ldr	r3, [pc, #280]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80045b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0ed      	beq.n	8004598 <HAL_RCC_OscConfig+0x388>
 80045bc:	e015      	b.n	80045ea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045be:	f7fc fdff 	bl	80011c0 <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045c4:	e00a      	b.n	80045dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045c6:	f7fc fdfb 	bl	80011c0 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e121      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045dc:	4b3a      	ldr	r3, [pc, #232]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80045de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1ed      	bne.n	80045c6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045ea:	7ffb      	ldrb	r3, [r7, #31]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d105      	bne.n	80045fc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045f0:	4b35      	ldr	r3, [pc, #212]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80045f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f4:	4a34      	ldr	r2, [pc, #208]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80045f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0320 	and.w	r3, r3, #32
 8004604:	2b00      	cmp	r3, #0
 8004606:	d03c      	beq.n	8004682 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d01c      	beq.n	800464a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004610:	4b2d      	ldr	r3, [pc, #180]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004612:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004616:	4a2c      	ldr	r2, [pc, #176]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004618:	f043 0301 	orr.w	r3, r3, #1
 800461c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004620:	f7fc fdce 	bl	80011c0 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004628:	f7fc fdca 	bl	80011c0 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e0f2      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800463a:	4b23      	ldr	r3, [pc, #140]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800463c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004640:	f003 0302 	and.w	r3, r3, #2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0ef      	beq.n	8004628 <HAL_RCC_OscConfig+0x418>
 8004648:	e01b      	b.n	8004682 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800464a:	4b1f      	ldr	r3, [pc, #124]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800464c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004650:	4a1d      	ldr	r2, [pc, #116]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004652:	f023 0301 	bic.w	r3, r3, #1
 8004656:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800465a:	f7fc fdb1 	bl	80011c0 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004660:	e008      	b.n	8004674 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004662:	f7fc fdad 	bl	80011c0 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d901      	bls.n	8004674 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e0d5      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004674:	4b14      	ldr	r3, [pc, #80]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 8004676:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1ef      	bne.n	8004662 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	2b00      	cmp	r3, #0
 8004688:	f000 80c9 	beq.w	800481e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800468c:	4b0e      	ldr	r3, [pc, #56]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f003 030c 	and.w	r3, r3, #12
 8004694:	2b0c      	cmp	r3, #12
 8004696:	f000 8083 	beq.w	80047a0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d15e      	bne.n	8004760 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046a2:	4b09      	ldr	r3, [pc, #36]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a08      	ldr	r2, [pc, #32]	@ (80046c8 <HAL_RCC_OscConfig+0x4b8>)
 80046a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ae:	f7fc fd87 	bl	80011c0 <HAL_GetTick>
 80046b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046b4:	e00c      	b.n	80046d0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046b6:	f7fc fd83 	bl	80011c0 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d905      	bls.n	80046d0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e0ab      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
 80046c8:	40021000 	.word	0x40021000
 80046cc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046d0:	4b55      	ldr	r3, [pc, #340]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1ec      	bne.n	80046b6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046dc:	4b52      	ldr	r3, [pc, #328]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	4b52      	ldr	r3, [pc, #328]	@ (800482c <HAL_RCC_OscConfig+0x61c>)
 80046e2:	4013      	ands	r3, r2
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6a11      	ldr	r1, [r2, #32]
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046ec:	3a01      	subs	r2, #1
 80046ee:	0112      	lsls	r2, r2, #4
 80046f0:	4311      	orrs	r1, r2
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80046f6:	0212      	lsls	r2, r2, #8
 80046f8:	4311      	orrs	r1, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80046fe:	0852      	lsrs	r2, r2, #1
 8004700:	3a01      	subs	r2, #1
 8004702:	0552      	lsls	r2, r2, #21
 8004704:	4311      	orrs	r1, r2
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800470a:	0852      	lsrs	r2, r2, #1
 800470c:	3a01      	subs	r2, #1
 800470e:	0652      	lsls	r2, r2, #25
 8004710:	4311      	orrs	r1, r2
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004716:	06d2      	lsls	r2, r2, #27
 8004718:	430a      	orrs	r2, r1
 800471a:	4943      	ldr	r1, [pc, #268]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 800471c:	4313      	orrs	r3, r2
 800471e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004720:	4b41      	ldr	r3, [pc, #260]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a40      	ldr	r2, [pc, #256]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004726:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800472a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800472c:	4b3e      	ldr	r3, [pc, #248]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	4a3d      	ldr	r2, [pc, #244]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004732:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004736:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004738:	f7fc fd42 	bl	80011c0 <HAL_GetTick>
 800473c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800473e:	e008      	b.n	8004752 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004740:	f7fc fd3e 	bl	80011c0 <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	2b02      	cmp	r3, #2
 800474c:	d901      	bls.n	8004752 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e066      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004752:	4b35      	ldr	r3, [pc, #212]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0f0      	beq.n	8004740 <HAL_RCC_OscConfig+0x530>
 800475e:	e05e      	b.n	800481e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004760:	4b31      	ldr	r3, [pc, #196]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a30      	ldr	r2, [pc, #192]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004766:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800476a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800476c:	f7fc fd28 	bl	80011c0 <HAL_GetTick>
 8004770:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004774:	f7fc fd24 	bl	80011c0 <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e04c      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004786:	4b28      	ldr	r3, [pc, #160]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f0      	bne.n	8004774 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004792:	4b25      	ldr	r3, [pc, #148]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	4924      	ldr	r1, [pc, #144]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 8004798:	4b25      	ldr	r3, [pc, #148]	@ (8004830 <HAL_RCC_OscConfig+0x620>)
 800479a:	4013      	ands	r3, r2
 800479c:	60cb      	str	r3, [r1, #12]
 800479e:	e03e      	b.n	800481e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e039      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80047ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004828 <HAL_RCC_OscConfig+0x618>)
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f003 0203 	and.w	r2, r3, #3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d12c      	bne.n	800481a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ca:	3b01      	subs	r3, #1
 80047cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d123      	bne.n	800481a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047de:	429a      	cmp	r2, r3
 80047e0:	d11b      	bne.n	800481a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d113      	bne.n	800481a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fc:	085b      	lsrs	r3, r3, #1
 80047fe:	3b01      	subs	r3, #1
 8004800:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004802:	429a      	cmp	r2, r3
 8004804:	d109      	bne.n	800481a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004810:	085b      	lsrs	r3, r3, #1
 8004812:	3b01      	subs	r3, #1
 8004814:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004816:	429a      	cmp	r2, r3
 8004818:	d001      	beq.n	800481e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e000      	b.n	8004820 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3720      	adds	r7, #32
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40021000 	.word	0x40021000
 800482c:	019f800c 	.word	0x019f800c
 8004830:	feeefffc 	.word	0xfeeefffc

08004834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800483e:	2300      	movs	r3, #0
 8004840:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d101      	bne.n	800484c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e11e      	b.n	8004a8a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800484c:	4b91      	ldr	r3, [pc, #580]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 030f 	and.w	r3, r3, #15
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	429a      	cmp	r2, r3
 8004858:	d910      	bls.n	800487c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800485a:	4b8e      	ldr	r3, [pc, #568]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f023 020f 	bic.w	r2, r3, #15
 8004862:	498c      	ldr	r1, [pc, #560]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	4313      	orrs	r3, r2
 8004868:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800486a:	4b8a      	ldr	r3, [pc, #552]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 030f 	and.w	r3, r3, #15
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d001      	beq.n	800487c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e106      	b.n	8004a8a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	d073      	beq.n	8004970 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	2b03      	cmp	r3, #3
 800488e:	d129      	bne.n	80048e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004890:	4b81      	ldr	r3, [pc, #516]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d101      	bne.n	80048a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e0f4      	b.n	8004a8a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80048a0:	f000 f9d0 	bl	8004c44 <RCC_GetSysClockFreqFromPLLSource>
 80048a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	4a7c      	ldr	r2, [pc, #496]	@ (8004a9c <HAL_RCC_ClockConfig+0x268>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d93f      	bls.n	800492e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80048ae:	4b7a      	ldr	r3, [pc, #488]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d009      	beq.n	80048ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d033      	beq.n	800492e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d12f      	bne.n	800492e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80048ce:	4b72      	ldr	r3, [pc, #456]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048d6:	4a70      	ldr	r2, [pc, #448]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80048d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80048de:	2380      	movs	r3, #128	@ 0x80
 80048e0:	617b      	str	r3, [r7, #20]
 80048e2:	e024      	b.n	800492e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d107      	bne.n	80048fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d109      	bne.n	800490c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e0c6      	b.n	8004a8a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048fc:	4b66      	ldr	r3, [pc, #408]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0be      	b.n	8004a8a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800490c:	f000 f8ce 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8004910:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	4a61      	ldr	r2, [pc, #388]	@ (8004a9c <HAL_RCC_ClockConfig+0x268>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d909      	bls.n	800492e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800491a:	4b5f      	ldr	r3, [pc, #380]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004922:	4a5d      	ldr	r2, [pc, #372]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004928:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800492a:	2380      	movs	r3, #128	@ 0x80
 800492c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800492e:	4b5a      	ldr	r3, [pc, #360]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f023 0203 	bic.w	r2, r3, #3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4957      	ldr	r1, [pc, #348]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 800493c:	4313      	orrs	r3, r2
 800493e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004940:	f7fc fc3e 	bl	80011c0 <HAL_GetTick>
 8004944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004946:	e00a      	b.n	800495e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004948:	f7fc fc3a 	bl	80011c0 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e095      	b.n	8004a8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800495e:	4b4e      	ldr	r3, [pc, #312]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 020c 	and.w	r2, r3, #12
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	429a      	cmp	r2, r3
 800496e:	d1eb      	bne.n	8004948 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d023      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004988:	4b43      	ldr	r3, [pc, #268]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	4a42      	ldr	r2, [pc, #264]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 800498e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004992:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d007      	beq.n	80049b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80049a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80049a8:	4a3b      	ldr	r2, [pc, #236]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80049aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80049ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b0:	4b39      	ldr	r3, [pc, #228]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	4936      	ldr	r1, [pc, #216]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	608b      	str	r3, [r1, #8]
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	2b80      	cmp	r3, #128	@ 0x80
 80049c8:	d105      	bne.n	80049d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80049ca:	4b33      	ldr	r3, [pc, #204]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	4a32      	ldr	r2, [pc, #200]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 80049d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d21d      	bcs.n	8004a20 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f023 020f 	bic.w	r2, r3, #15
 80049ec:	4929      	ldr	r1, [pc, #164]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80049f4:	f7fc fbe4 	bl	80011c0 <HAL_GetTick>
 80049f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049fa:	e00a      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049fc:	f7fc fbe0 	bl	80011c0 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e03b      	b.n	8004a8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a12:	4b20      	ldr	r3, [pc, #128]	@ (8004a94 <HAL_RCC_ClockConfig+0x260>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 030f 	and.w	r3, r3, #15
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d1ed      	bne.n	80049fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d008      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	4917      	ldr	r1, [pc, #92]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0308 	and.w	r3, r3, #8
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d009      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a4a:	4b13      	ldr	r3, [pc, #76]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	490f      	ldr	r1, [pc, #60]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a5e:	f000 f825 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8004a62:	4602      	mov	r2, r0
 8004a64:	4b0c      	ldr	r3, [pc, #48]	@ (8004a98 <HAL_RCC_ClockConfig+0x264>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	091b      	lsrs	r3, r3, #4
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	490c      	ldr	r1, [pc, #48]	@ (8004aa0 <HAL_RCC_ClockConfig+0x26c>)
 8004a70:	5ccb      	ldrb	r3, [r1, r3]
 8004a72:	f003 031f 	and.w	r3, r3, #31
 8004a76:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8004aa4 <HAL_RCC_ClockConfig+0x270>)
 8004a7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa8 <HAL_RCC_ClockConfig+0x274>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fc fa86 	bl	8000f94 <HAL_InitTick>
 8004a88:	4603      	mov	r3, r0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3718      	adds	r7, #24
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	40022000 	.word	0x40022000
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	04c4b400 	.word	0x04c4b400
 8004aa0:	0800e634 	.word	0x0800e634
 8004aa4:	20000000 	.word	0x20000000
 8004aa8:	20000004 	.word	0x20000004

08004aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004ab2:	4b2c      	ldr	r3, [pc, #176]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 030c 	and.w	r3, r3, #12
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d102      	bne.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004abe:	4b2a      	ldr	r3, [pc, #168]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ac0:	613b      	str	r3, [r7, #16]
 8004ac2:	e047      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ac4:	4b27      	ldr	r3, [pc, #156]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f003 030c 	and.w	r3, r3, #12
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d102      	bne.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ad0:	4b26      	ldr	r3, [pc, #152]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ad2:	613b      	str	r3, [r7, #16]
 8004ad4:	e03e      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004ad6:	4b23      	ldr	r3, [pc, #140]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 030c 	and.w	r3, r3, #12
 8004ade:	2b0c      	cmp	r3, #12
 8004ae0:	d136      	bne.n	8004b50 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ae2:	4b20      	ldr	r3, [pc, #128]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	f003 0303 	and.w	r3, r3, #3
 8004aea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004aec:	4b1d      	ldr	r3, [pc, #116]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	091b      	lsrs	r3, r3, #4
 8004af2:	f003 030f 	and.w	r3, r3, #15
 8004af6:	3301      	adds	r3, #1
 8004af8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2b03      	cmp	r3, #3
 8004afe:	d10c      	bne.n	8004b1a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b00:	4a1a      	ldr	r2, [pc, #104]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b08:	4a16      	ldr	r2, [pc, #88]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b0a:	68d2      	ldr	r2, [r2, #12]
 8004b0c:	0a12      	lsrs	r2, r2, #8
 8004b0e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004b12:	fb02 f303 	mul.w	r3, r2, r3
 8004b16:	617b      	str	r3, [r7, #20]
      break;
 8004b18:	e00c      	b.n	8004b34 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b1a:	4a13      	ldr	r2, [pc, #76]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b22:	4a10      	ldr	r2, [pc, #64]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b24:	68d2      	ldr	r2, [r2, #12]
 8004b26:	0a12      	lsrs	r2, r2, #8
 8004b28:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004b2c:	fb02 f303 	mul.w	r3, r2, r3
 8004b30:	617b      	str	r3, [r7, #20]
      break;
 8004b32:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b34:	4b0b      	ldr	r3, [pc, #44]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	0e5b      	lsrs	r3, r3, #25
 8004b3a:	f003 0303 	and.w	r3, r3, #3
 8004b3e:	3301      	adds	r3, #1
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4c:	613b      	str	r3, [r7, #16]
 8004b4e:	e001      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b54:	693b      	ldr	r3, [r7, #16]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	371c      	adds	r7, #28
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	40021000 	.word	0x40021000
 8004b68:	00f42400 	.word	0x00f42400
 8004b6c:	007a1200 	.word	0x007a1200

08004b70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b74:	4b03      	ldr	r3, [pc, #12]	@ (8004b84 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b76:	681b      	ldr	r3, [r3, #0]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	20000000 	.word	0x20000000

08004b88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b8c:	f7ff fff0 	bl	8004b70 <HAL_RCC_GetHCLKFreq>
 8004b90:	4602      	mov	r2, r0
 8004b92:	4b06      	ldr	r3, [pc, #24]	@ (8004bac <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	0a1b      	lsrs	r3, r3, #8
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	4904      	ldr	r1, [pc, #16]	@ (8004bb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ba0:	f003 031f 	and.w	r3, r3, #31
 8004ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	40021000 	.word	0x40021000
 8004bb0:	0800e644 	.word	0x0800e644

08004bb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bb8:	f7ff ffda 	bl	8004b70 <HAL_RCC_GetHCLKFreq>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	4b06      	ldr	r3, [pc, #24]	@ (8004bd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	0adb      	lsrs	r3, r3, #11
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	4904      	ldr	r1, [pc, #16]	@ (8004bdc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bca:	5ccb      	ldrb	r3, [r1, r3]
 8004bcc:	f003 031f 	and.w	r3, r3, #31
 8004bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	0800e644 	.word	0x0800e644

08004be0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	220f      	movs	r2, #15
 8004bee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004bf0:	4b12      	ldr	r3, [pc, #72]	@ (8004c3c <HAL_RCC_GetClockConfig+0x5c>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f003 0203 	and.w	r2, r3, #3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8004c3c <HAL_RCC_GetClockConfig+0x5c>)
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004c08:	4b0c      	ldr	r3, [pc, #48]	@ (8004c3c <HAL_RCC_GetClockConfig+0x5c>)
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004c14:	4b09      	ldr	r3, [pc, #36]	@ (8004c3c <HAL_RCC_GetClockConfig+0x5c>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	08db      	lsrs	r3, r3, #3
 8004c1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004c22:	4b07      	ldr	r3, [pc, #28]	@ (8004c40 <HAL_RCC_GetClockConfig+0x60>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 020f 	and.w	r2, r3, #15
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	601a      	str	r2, [r3, #0]
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	40022000 	.word	0x40022000

08004c44 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f003 0303 	and.w	r3, r3, #3
 8004c52:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c54:	4b1b      	ldr	r3, [pc, #108]	@ (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	091b      	lsrs	r3, r3, #4
 8004c5a:	f003 030f 	and.w	r3, r3, #15
 8004c5e:	3301      	adds	r3, #1
 8004c60:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b03      	cmp	r3, #3
 8004c66:	d10c      	bne.n	8004c82 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c68:	4a17      	ldr	r2, [pc, #92]	@ (8004cc8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c70:	4a14      	ldr	r2, [pc, #80]	@ (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c72:	68d2      	ldr	r2, [r2, #12]
 8004c74:	0a12      	lsrs	r2, r2, #8
 8004c76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c7a:	fb02 f303 	mul.w	r3, r2, r3
 8004c7e:	617b      	str	r3, [r7, #20]
    break;
 8004c80:	e00c      	b.n	8004c9c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c82:	4a12      	ldr	r2, [pc, #72]	@ (8004ccc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c8a:	4a0e      	ldr	r2, [pc, #56]	@ (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c8c:	68d2      	ldr	r2, [r2, #12]
 8004c8e:	0a12      	lsrs	r2, r2, #8
 8004c90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c94:	fb02 f303 	mul.w	r3, r2, r3
 8004c98:	617b      	str	r3, [r7, #20]
    break;
 8004c9a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c9c:	4b09      	ldr	r3, [pc, #36]	@ (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	0e5b      	lsrs	r3, r3, #25
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004cb6:	687b      	ldr	r3, [r7, #4]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	371c      	adds	r7, #28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	007a1200 	.word	0x007a1200
 8004ccc:	00f42400 	.word	0x00f42400

08004cd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cd8:	2300      	movs	r3, #0
 8004cda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cdc:	2300      	movs	r3, #0
 8004cde:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8098 	beq.w	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cf2:	4b43      	ldr	r3, [pc, #268]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10d      	bne.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cfe:	4b40      	ldr	r3, [pc, #256]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d02:	4a3f      	ldr	r2, [pc, #252]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d0a:	4b3d      	ldr	r3, [pc, #244]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d12:	60bb      	str	r3, [r7, #8]
 8004d14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d16:	2301      	movs	r3, #1
 8004d18:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d1a:	4b3a      	ldr	r3, [pc, #232]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a39      	ldr	r2, [pc, #228]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d26:	f7fc fa4b 	bl	80011c0 <HAL_GetTick>
 8004d2a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d2c:	e009      	b.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d2e:	f7fc fa47 	bl	80011c0 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d902      	bls.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	74fb      	strb	r3, [r7, #19]
        break;
 8004d40:	e005      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d42:	4b30      	ldr	r3, [pc, #192]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d0ef      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004d4e:	7cfb      	ldrb	r3, [r7, #19]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d159      	bne.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d54:	4b2a      	ldr	r3, [pc, #168]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d5e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d01e      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d019      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d70:	4b23      	ldr	r3, [pc, #140]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d7a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d7c:	4b20      	ldr	r3, [pc, #128]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d82:	4a1f      	ldr	r2, [pc, #124]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d92:	4a1b      	ldr	r2, [pc, #108]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d9c:	4a18      	ldr	r2, [pc, #96]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d016      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dae:	f7fc fa07 	bl	80011c0 <HAL_GetTick>
 8004db2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004db4:	e00b      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db6:	f7fc fa03 	bl	80011c0 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d902      	bls.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	74fb      	strb	r3, [r7, #19]
            break;
 8004dcc:	e006      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dce:	4b0c      	ldr	r3, [pc, #48]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d0ec      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004ddc:	7cfb      	ldrb	r3, [r7, #19]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10b      	bne.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004de2:	4b07      	ldr	r3, [pc, #28]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004de8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df0:	4903      	ldr	r1, [pc, #12]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004df8:	e008      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004dfa:	7cfb      	ldrb	r3, [r7, #19]
 8004dfc:	74bb      	strb	r3, [r7, #18]
 8004dfe:	e005      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e00:	40021000 	.word	0x40021000
 8004e04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e08:	7cfb      	ldrb	r3, [r7, #19]
 8004e0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e0c:	7c7b      	ldrb	r3, [r7, #17]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d105      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e12:	4ba6      	ldr	r3, [pc, #664]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e16:	4aa5      	ldr	r2, [pc, #660]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e1c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00a      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e2a:	4ba0      	ldr	r3, [pc, #640]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e30:	f023 0203 	bic.w	r2, r3, #3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	499c      	ldr	r1, [pc, #624]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00a      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e4c:	4b97      	ldr	r3, [pc, #604]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e52:	f023 020c 	bic.w	r2, r3, #12
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	4994      	ldr	r1, [pc, #592]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00a      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e6e:	4b8f      	ldr	r3, [pc, #572]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e74:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	498b      	ldr	r1, [pc, #556]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0308 	and.w	r3, r3, #8
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00a      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e90:	4b86      	ldr	r3, [pc, #536]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e96:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	4983      	ldr	r1, [pc, #524]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00a      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004eb2:	4b7e      	ldr	r3, [pc, #504]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	497a      	ldr	r1, [pc, #488]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ed4:	4b75      	ldr	r3, [pc, #468]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eda:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	4972      	ldr	r1, [pc, #456]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ef6:	4b6d      	ldr	r3, [pc, #436]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004efc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	69db      	ldr	r3, [r3, #28]
 8004f04:	4969      	ldr	r1, [pc, #420]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00a      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f18:	4b64      	ldr	r3, [pc, #400]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	4961      	ldr	r1, [pc, #388]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f3a:	4b5c      	ldr	r3, [pc, #368]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f40:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f48:	4958      	ldr	r1, [pc, #352]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d015      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f5c:	4b53      	ldr	r3, [pc, #332]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6a:	4950      	ldr	r1, [pc, #320]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f7a:	d105      	bne.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f7c:	4b4b      	ldr	r3, [pc, #300]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	4a4a      	ldr	r2, [pc, #296]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f86:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d015      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f94:	4b45      	ldr	r3, [pc, #276]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f9a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa2:	4942      	ldr	r1, [pc, #264]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fb2:	d105      	bne.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fb4:	4b3d      	ldr	r3, [pc, #244]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	4a3c      	ldr	r2, [pc, #240]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fbe:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d015      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004fcc:	4b37      	ldr	r3, [pc, #220]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fda:	4934      	ldr	r1, [pc, #208]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fea:	d105      	bne.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fec:	4b2f      	ldr	r3, [pc, #188]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	4a2e      	ldr	r2, [pc, #184]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ff2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ff6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d015      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005004:	4b29      	ldr	r3, [pc, #164]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800500a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005012:	4926      	ldr	r1, [pc, #152]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005014:	4313      	orrs	r3, r2
 8005016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800501e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005022:	d105      	bne.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005024:	4b21      	ldr	r3, [pc, #132]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	4a20      	ldr	r2, [pc, #128]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800502a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800502e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d015      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800503c:	4b1b      	ldr	r3, [pc, #108]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800503e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005042:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504a:	4918      	ldr	r1, [pc, #96]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800504c:	4313      	orrs	r3, r2
 800504e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005056:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800505a:	d105      	bne.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800505c:	4b13      	ldr	r3, [pc, #76]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	4a12      	ldr	r2, [pc, #72]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005062:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005066:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d015      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005074:	4b0d      	ldr	r3, [pc, #52]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005082:	490a      	ldr	r1, [pc, #40]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005092:	d105      	bne.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005094:	4b05      	ldr	r3, [pc, #20]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	4a04      	ldr	r2, [pc, #16]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800509a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800509e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80050a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40021000 	.word	0x40021000

080050b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e049      	b.n	8005156 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d106      	bne.n	80050dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f841 	bl	800515e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	3304      	adds	r3, #4
 80050ec:	4619      	mov	r1, r3
 80050ee:	4610      	mov	r0, r2
 80050f0:	f000 fc8e 	bl	8005a10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800515e:	b480      	push	{r7}
 8005160:	b083      	sub	sp, #12
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005166:	bf00      	nop
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
	...

08005174 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b01      	cmp	r3, #1
 8005186:	d001      	beq.n	800518c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e04a      	b.n	8005222 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2202      	movs	r2, #2
 8005190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68da      	ldr	r2, [r3, #12]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f042 0201 	orr.w	r2, r2, #1
 80051a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a21      	ldr	r2, [pc, #132]	@ (8005230 <HAL_TIM_Base_Start_IT+0xbc>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d018      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x6c>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b6:	d013      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x6c>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005234 <HAL_TIM_Base_Start_IT+0xc0>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00e      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x6c>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005238 <HAL_TIM_Base_Start_IT+0xc4>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d009      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x6c>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a1a      	ldr	r2, [pc, #104]	@ (800523c <HAL_TIM_Base_Start_IT+0xc8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d004      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x6c>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a19      	ldr	r2, [pc, #100]	@ (8005240 <HAL_TIM_Base_Start_IT+0xcc>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d115      	bne.n	800520c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689a      	ldr	r2, [r3, #8]
 80051e6:	4b17      	ldr	r3, [pc, #92]	@ (8005244 <HAL_TIM_Base_Start_IT+0xd0>)
 80051e8:	4013      	ands	r3, r2
 80051ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2b06      	cmp	r3, #6
 80051f0:	d015      	beq.n	800521e <HAL_TIM_Base_Start_IT+0xaa>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051f8:	d011      	beq.n	800521e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f042 0201 	orr.w	r2, r2, #1
 8005208:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800520a:	e008      	b.n	800521e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	e000      	b.n	8005220 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	40012c00 	.word	0x40012c00
 8005234:	40000400 	.word	0x40000400
 8005238:	40000800 	.word	0x40000800
 800523c:	40013400 	.word	0x40013400
 8005240:	40014000 	.word	0x40014000
 8005244:	00010007 	.word	0x00010007

08005248 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e049      	b.n	80052ee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d106      	bne.n	8005274 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fb fdce 	bl	8000e10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	4619      	mov	r1, r3
 8005286:	4610      	mov	r0, r2
 8005288:	f000 fbc2 	bl	8005a10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d109      	bne.n	800531c <HAL_TIM_PWM_Start+0x24>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b01      	cmp	r3, #1
 8005312:	bf14      	ite	ne
 8005314:	2301      	movne	r3, #1
 8005316:	2300      	moveq	r3, #0
 8005318:	b2db      	uxtb	r3, r3
 800531a:	e03c      	b.n	8005396 <HAL_TIM_PWM_Start+0x9e>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	2b04      	cmp	r3, #4
 8005320:	d109      	bne.n	8005336 <HAL_TIM_PWM_Start+0x3e>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2b01      	cmp	r3, #1
 800532c:	bf14      	ite	ne
 800532e:	2301      	movne	r3, #1
 8005330:	2300      	moveq	r3, #0
 8005332:	b2db      	uxtb	r3, r3
 8005334:	e02f      	b.n	8005396 <HAL_TIM_PWM_Start+0x9e>
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	2b08      	cmp	r3, #8
 800533a:	d109      	bne.n	8005350 <HAL_TIM_PWM_Start+0x58>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b01      	cmp	r3, #1
 8005346:	bf14      	ite	ne
 8005348:	2301      	movne	r3, #1
 800534a:	2300      	moveq	r3, #0
 800534c:	b2db      	uxtb	r3, r3
 800534e:	e022      	b.n	8005396 <HAL_TIM_PWM_Start+0x9e>
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	2b0c      	cmp	r3, #12
 8005354:	d109      	bne.n	800536a <HAL_TIM_PWM_Start+0x72>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b01      	cmp	r3, #1
 8005360:	bf14      	ite	ne
 8005362:	2301      	movne	r3, #1
 8005364:	2300      	moveq	r3, #0
 8005366:	b2db      	uxtb	r3, r3
 8005368:	e015      	b.n	8005396 <HAL_TIM_PWM_Start+0x9e>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	2b10      	cmp	r3, #16
 800536e:	d109      	bne.n	8005384 <HAL_TIM_PWM_Start+0x8c>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b01      	cmp	r3, #1
 800537a:	bf14      	ite	ne
 800537c:	2301      	movne	r3, #1
 800537e:	2300      	moveq	r3, #0
 8005380:	b2db      	uxtb	r3, r3
 8005382:	e008      	b.n	8005396 <HAL_TIM_PWM_Start+0x9e>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800538a:	b2db      	uxtb	r3, r3
 800538c:	2b01      	cmp	r3, #1
 800538e:	bf14      	ite	ne
 8005390:	2301      	movne	r3, #1
 8005392:	2300      	moveq	r3, #0
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e097      	b.n	80054ce <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d104      	bne.n	80053ae <HAL_TIM_PWM_Start+0xb6>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053ac:	e023      	b.n	80053f6 <HAL_TIM_PWM_Start+0xfe>
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b04      	cmp	r3, #4
 80053b2:	d104      	bne.n	80053be <HAL_TIM_PWM_Start+0xc6>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2202      	movs	r2, #2
 80053b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053bc:	e01b      	b.n	80053f6 <HAL_TIM_PWM_Start+0xfe>
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d104      	bne.n	80053ce <HAL_TIM_PWM_Start+0xd6>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053cc:	e013      	b.n	80053f6 <HAL_TIM_PWM_Start+0xfe>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	2b0c      	cmp	r3, #12
 80053d2:	d104      	bne.n	80053de <HAL_TIM_PWM_Start+0xe6>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053dc:	e00b      	b.n	80053f6 <HAL_TIM_PWM_Start+0xfe>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b10      	cmp	r3, #16
 80053e2:	d104      	bne.n	80053ee <HAL_TIM_PWM_Start+0xf6>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2202      	movs	r2, #2
 80053e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053ec:	e003      	b.n	80053f6 <HAL_TIM_PWM_Start+0xfe>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2202      	movs	r2, #2
 80053f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2201      	movs	r2, #1
 80053fc:	6839      	ldr	r1, [r7, #0]
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 fe98 	bl	8006134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a33      	ldr	r2, [pc, #204]	@ (80054d8 <HAL_TIM_PWM_Start+0x1e0>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d013      	beq.n	8005436 <HAL_TIM_PWM_Start+0x13e>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a32      	ldr	r2, [pc, #200]	@ (80054dc <HAL_TIM_PWM_Start+0x1e4>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d00e      	beq.n	8005436 <HAL_TIM_PWM_Start+0x13e>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a30      	ldr	r2, [pc, #192]	@ (80054e0 <HAL_TIM_PWM_Start+0x1e8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d009      	beq.n	8005436 <HAL_TIM_PWM_Start+0x13e>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a2f      	ldr	r2, [pc, #188]	@ (80054e4 <HAL_TIM_PWM_Start+0x1ec>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d004      	beq.n	8005436 <HAL_TIM_PWM_Start+0x13e>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a2d      	ldr	r2, [pc, #180]	@ (80054e8 <HAL_TIM_PWM_Start+0x1f0>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d101      	bne.n	800543a <HAL_TIM_PWM_Start+0x142>
 8005436:	2301      	movs	r3, #1
 8005438:	e000      	b.n	800543c <HAL_TIM_PWM_Start+0x144>
 800543a:	2300      	movs	r3, #0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d007      	beq.n	8005450 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800544e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a20      	ldr	r2, [pc, #128]	@ (80054d8 <HAL_TIM_PWM_Start+0x1e0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d018      	beq.n	800548c <HAL_TIM_PWM_Start+0x194>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005462:	d013      	beq.n	800548c <HAL_TIM_PWM_Start+0x194>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a20      	ldr	r2, [pc, #128]	@ (80054ec <HAL_TIM_PWM_Start+0x1f4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d00e      	beq.n	800548c <HAL_TIM_PWM_Start+0x194>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a1f      	ldr	r2, [pc, #124]	@ (80054f0 <HAL_TIM_PWM_Start+0x1f8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d009      	beq.n	800548c <HAL_TIM_PWM_Start+0x194>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a17      	ldr	r2, [pc, #92]	@ (80054dc <HAL_TIM_PWM_Start+0x1e4>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d004      	beq.n	800548c <HAL_TIM_PWM_Start+0x194>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a16      	ldr	r2, [pc, #88]	@ (80054e0 <HAL_TIM_PWM_Start+0x1e8>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d115      	bne.n	80054b8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689a      	ldr	r2, [r3, #8]
 8005492:	4b18      	ldr	r3, [pc, #96]	@ (80054f4 <HAL_TIM_PWM_Start+0x1fc>)
 8005494:	4013      	ands	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b06      	cmp	r3, #6
 800549c:	d015      	beq.n	80054ca <HAL_TIM_PWM_Start+0x1d2>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054a4:	d011      	beq.n	80054ca <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f042 0201 	orr.w	r2, r2, #1
 80054b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054b6:	e008      	b.n	80054ca <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f042 0201 	orr.w	r2, r2, #1
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	e000      	b.n	80054cc <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	40012c00 	.word	0x40012c00
 80054dc:	40013400 	.word	0x40013400
 80054e0:	40014000 	.word	0x40014000
 80054e4:	40014400 	.word	0x40014400
 80054e8:	40014800 	.word	0x40014800
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	00010007 	.word	0x00010007

080054f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f003 0302 	and.w	r3, r3, #2
 8005516:	2b00      	cmp	r3, #0
 8005518:	d020      	beq.n	800555c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d01b      	beq.n	800555c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f06f 0202 	mvn.w	r2, #2
 800552c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	f003 0303 	and.w	r3, r3, #3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 fa46 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 8005548:	e005      	b.n	8005556 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fa38 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 fa49 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b00      	cmp	r3, #0
 8005564:	d020      	beq.n	80055a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	d01b      	beq.n	80055a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f06f 0204 	mvn.w	r2, #4
 8005578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2202      	movs	r2, #2
 800557e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	699b      	ldr	r3, [r3, #24]
 8005586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fa20 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 8005594:	e005      	b.n	80055a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 fa12 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 fa23 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	f003 0308 	and.w	r3, r3, #8
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d020      	beq.n	80055f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f003 0308 	and.w	r3, r3, #8
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d01b      	beq.n	80055f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f06f 0208 	mvn.w	r2, #8
 80055c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2204      	movs	r2, #4
 80055ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	f003 0303 	and.w	r3, r3, #3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f9fa 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 80055e0:	e005      	b.n	80055ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f9ec 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 f9fd 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	f003 0310 	and.w	r3, r3, #16
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d020      	beq.n	8005640 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f003 0310 	and.w	r3, r3, #16
 8005604:	2b00      	cmp	r3, #0
 8005606:	d01b      	beq.n	8005640 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f06f 0210 	mvn.w	r2, #16
 8005610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2208      	movs	r2, #8
 8005616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	69db      	ldr	r3, [r3, #28]
 800561e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005622:	2b00      	cmp	r3, #0
 8005624:	d003      	beq.n	800562e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f9d4 	bl	80059d4 <HAL_TIM_IC_CaptureCallback>
 800562c:	e005      	b.n	800563a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 f9c6 	bl	80059c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 f9d7 	bl	80059e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00c      	beq.n	8005664 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b00      	cmp	r3, #0
 8005652:	d007      	beq.n	8005664 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f06f 0201 	mvn.w	r2, #1
 800565c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f7fb fb1c 	bl	8000c9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800566a:	2b00      	cmp	r3, #0
 800566c:	d104      	bne.n	8005678 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005674:	2b00      	cmp	r3, #0
 8005676:	d00c      	beq.n	8005692 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567e:	2b00      	cmp	r3, #0
 8005680:	d007      	beq.n	8005692 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800568a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 ff43 	bl	8006518 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00c      	beq.n	80056b6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d007      	beq.n	80056b6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80056ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 ff3b 	bl	800652c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00c      	beq.n	80056da <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d007      	beq.n	80056da <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 f991 	bl	80059fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	f003 0320 	and.w	r3, r3, #32
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00c      	beq.n	80056fe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f003 0320 	and.w	r3, r3, #32
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d007      	beq.n	80056fe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f06f 0220 	mvn.w	r2, #32
 80056f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 ff03 	bl	8006504 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00c      	beq.n	8005722 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d007      	beq.n	8005722 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800571a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 ff0f 	bl	8006540 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00c      	beq.n	8005746 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d007      	beq.n	8005746 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800573e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 ff07 	bl	8006554 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00c      	beq.n	800576a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 feff 	bl	8006568 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00c      	beq.n	800578e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d007      	beq.n	800578e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 fef7 	bl	800657c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800578e:	bf00      	nop
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
	...

08005798 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057a4:	2300      	movs	r3, #0
 80057a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d101      	bne.n	80057b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80057b2:	2302      	movs	r3, #2
 80057b4:	e0ff      	b.n	80059b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2b14      	cmp	r3, #20
 80057c2:	f200 80f0 	bhi.w	80059a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80057c6:	a201      	add	r2, pc, #4	@ (adr r2, 80057cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80057c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057cc:	08005821 	.word	0x08005821
 80057d0:	080059a7 	.word	0x080059a7
 80057d4:	080059a7 	.word	0x080059a7
 80057d8:	080059a7 	.word	0x080059a7
 80057dc:	08005861 	.word	0x08005861
 80057e0:	080059a7 	.word	0x080059a7
 80057e4:	080059a7 	.word	0x080059a7
 80057e8:	080059a7 	.word	0x080059a7
 80057ec:	080058a3 	.word	0x080058a3
 80057f0:	080059a7 	.word	0x080059a7
 80057f4:	080059a7 	.word	0x080059a7
 80057f8:	080059a7 	.word	0x080059a7
 80057fc:	080058e3 	.word	0x080058e3
 8005800:	080059a7 	.word	0x080059a7
 8005804:	080059a7 	.word	0x080059a7
 8005808:	080059a7 	.word	0x080059a7
 800580c:	08005925 	.word	0x08005925
 8005810:	080059a7 	.word	0x080059a7
 8005814:	080059a7 	.word	0x080059a7
 8005818:	080059a7 	.word	0x080059a7
 800581c:	08005965 	.word	0x08005965
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68b9      	ldr	r1, [r7, #8]
 8005826:	4618      	mov	r0, r3
 8005828:	f000 f98e 	bl	8005b48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	699a      	ldr	r2, [r3, #24]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0208 	orr.w	r2, r2, #8
 800583a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	699a      	ldr	r2, [r3, #24]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f022 0204 	bic.w	r2, r2, #4
 800584a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6999      	ldr	r1, [r3, #24]
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	691a      	ldr	r2, [r3, #16]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	430a      	orrs	r2, r1
 800585c:	619a      	str	r2, [r3, #24]
      break;
 800585e:	e0a5      	b.n	80059ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	4618      	mov	r0, r3
 8005868:	f000 f9fe 	bl	8005c68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	699a      	ldr	r2, [r3, #24]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800587a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	699a      	ldr	r2, [r3, #24]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800588a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6999      	ldr	r1, [r3, #24]
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	021a      	lsls	r2, r3, #8
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	430a      	orrs	r2, r1
 800589e:	619a      	str	r2, [r3, #24]
      break;
 80058a0:	e084      	b.n	80059ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68b9      	ldr	r1, [r7, #8]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 fa67 	bl	8005d7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	69da      	ldr	r2, [r3, #28]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f042 0208 	orr.w	r2, r2, #8
 80058bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	69da      	ldr	r2, [r3, #28]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 0204 	bic.w	r2, r2, #4
 80058cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	69d9      	ldr	r1, [r3, #28]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	691a      	ldr	r2, [r3, #16]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	61da      	str	r2, [r3, #28]
      break;
 80058e0:	e064      	b.n	80059ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68b9      	ldr	r1, [r7, #8]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f000 facf 	bl	8005e8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	69da      	ldr	r2, [r3, #28]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	69da      	ldr	r2, [r3, #28]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800590c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	69d9      	ldr	r1, [r3, #28]
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	021a      	lsls	r2, r3, #8
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	61da      	str	r2, [r3, #28]
      break;
 8005922:	e043      	b.n	80059ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68b9      	ldr	r1, [r7, #8]
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fb38 	bl	8005fa0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f042 0208 	orr.w	r2, r2, #8
 800593e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 0204 	bic.w	r2, r2, #4
 800594e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005962:	e023      	b.n	80059ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68b9      	ldr	r1, [r7, #8]
 800596a:	4618      	mov	r0, r3
 800596c:	f000 fb7c 	bl	8006068 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800597e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800598e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	021a      	lsls	r2, r3, #8
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	430a      	orrs	r2, r1
 80059a2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80059a4:	e002      	b.n	80059ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	75fb      	strb	r3, [r7, #23]
      break;
 80059aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3718      	adds	r7, #24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop

080059c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a42      	ldr	r2, [pc, #264]	@ (8005b2c <TIM_Base_SetConfig+0x11c>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d00f      	beq.n	8005a48 <TIM_Base_SetConfig+0x38>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a2e:	d00b      	beq.n	8005a48 <TIM_Base_SetConfig+0x38>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a3f      	ldr	r2, [pc, #252]	@ (8005b30 <TIM_Base_SetConfig+0x120>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d007      	beq.n	8005a48 <TIM_Base_SetConfig+0x38>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a3e      	ldr	r2, [pc, #248]	@ (8005b34 <TIM_Base_SetConfig+0x124>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d003      	beq.n	8005a48 <TIM_Base_SetConfig+0x38>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a3d      	ldr	r2, [pc, #244]	@ (8005b38 <TIM_Base_SetConfig+0x128>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d108      	bne.n	8005a5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a33      	ldr	r2, [pc, #204]	@ (8005b2c <TIM_Base_SetConfig+0x11c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d01b      	beq.n	8005a9a <TIM_Base_SetConfig+0x8a>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a68:	d017      	beq.n	8005a9a <TIM_Base_SetConfig+0x8a>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a30      	ldr	r2, [pc, #192]	@ (8005b30 <TIM_Base_SetConfig+0x120>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d013      	beq.n	8005a9a <TIM_Base_SetConfig+0x8a>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a2f      	ldr	r2, [pc, #188]	@ (8005b34 <TIM_Base_SetConfig+0x124>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00f      	beq.n	8005a9a <TIM_Base_SetConfig+0x8a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a2e      	ldr	r2, [pc, #184]	@ (8005b38 <TIM_Base_SetConfig+0x128>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d00b      	beq.n	8005a9a <TIM_Base_SetConfig+0x8a>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a2d      	ldr	r2, [pc, #180]	@ (8005b3c <TIM_Base_SetConfig+0x12c>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d007      	beq.n	8005a9a <TIM_Base_SetConfig+0x8a>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a2c      	ldr	r2, [pc, #176]	@ (8005b40 <TIM_Base_SetConfig+0x130>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d003      	beq.n	8005a9a <TIM_Base_SetConfig+0x8a>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a2b      	ldr	r2, [pc, #172]	@ (8005b44 <TIM_Base_SetConfig+0x134>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d108      	bne.n	8005aac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	689a      	ldr	r2, [r3, #8]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a16      	ldr	r2, [pc, #88]	@ (8005b2c <TIM_Base_SetConfig+0x11c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d00f      	beq.n	8005af8 <TIM_Base_SetConfig+0xe8>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a17      	ldr	r2, [pc, #92]	@ (8005b38 <TIM_Base_SetConfig+0x128>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d00b      	beq.n	8005af8 <TIM_Base_SetConfig+0xe8>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a16      	ldr	r2, [pc, #88]	@ (8005b3c <TIM_Base_SetConfig+0x12c>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d007      	beq.n	8005af8 <TIM_Base_SetConfig+0xe8>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a15      	ldr	r2, [pc, #84]	@ (8005b40 <TIM_Base_SetConfig+0x130>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d003      	beq.n	8005af8 <TIM_Base_SetConfig+0xe8>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a14      	ldr	r2, [pc, #80]	@ (8005b44 <TIM_Base_SetConfig+0x134>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d103      	bne.n	8005b00 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d105      	bne.n	8005b1e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	f023 0201 	bic.w	r2, r3, #1
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	611a      	str	r2, [r3, #16]
  }
}
 8005b1e:	bf00      	nop
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40012c00 	.word	0x40012c00
 8005b30:	40000400 	.word	0x40000400
 8005b34:	40000800 	.word	0x40000800
 8005b38:	40013400 	.word	0x40013400
 8005b3c:	40014000 	.word	0x40014000
 8005b40:	40014400 	.word	0x40014400
 8005b44:	40014800 	.word	0x40014800

08005b48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	f023 0201 	bic.w	r2, r3, #1
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0303 	bic.w	r3, r3, #3
 8005b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f023 0302 	bic.w	r3, r3, #2
 8005b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a2c      	ldr	r2, [pc, #176]	@ (8005c54 <TIM_OC1_SetConfig+0x10c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d00f      	beq.n	8005bc8 <TIM_OC1_SetConfig+0x80>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a2b      	ldr	r2, [pc, #172]	@ (8005c58 <TIM_OC1_SetConfig+0x110>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d00b      	beq.n	8005bc8 <TIM_OC1_SetConfig+0x80>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a2a      	ldr	r2, [pc, #168]	@ (8005c5c <TIM_OC1_SetConfig+0x114>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d007      	beq.n	8005bc8 <TIM_OC1_SetConfig+0x80>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a29      	ldr	r2, [pc, #164]	@ (8005c60 <TIM_OC1_SetConfig+0x118>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d003      	beq.n	8005bc8 <TIM_OC1_SetConfig+0x80>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a28      	ldr	r2, [pc, #160]	@ (8005c64 <TIM_OC1_SetConfig+0x11c>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d10c      	bne.n	8005be2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f023 0308 	bic.w	r3, r3, #8
 8005bce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f023 0304 	bic.w	r3, r3, #4
 8005be0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c54 <TIM_OC1_SetConfig+0x10c>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d00f      	beq.n	8005c0a <TIM_OC1_SetConfig+0xc2>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a1a      	ldr	r2, [pc, #104]	@ (8005c58 <TIM_OC1_SetConfig+0x110>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00b      	beq.n	8005c0a <TIM_OC1_SetConfig+0xc2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a19      	ldr	r2, [pc, #100]	@ (8005c5c <TIM_OC1_SetConfig+0x114>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d007      	beq.n	8005c0a <TIM_OC1_SetConfig+0xc2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a18      	ldr	r2, [pc, #96]	@ (8005c60 <TIM_OC1_SetConfig+0x118>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d003      	beq.n	8005c0a <TIM_OC1_SetConfig+0xc2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a17      	ldr	r2, [pc, #92]	@ (8005c64 <TIM_OC1_SetConfig+0x11c>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d111      	bne.n	8005c2e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	693a      	ldr	r2, [r7, #16]
 8005c20:	4313      	orrs	r3, r2
 8005c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	621a      	str	r2, [r3, #32]
}
 8005c48:	bf00      	nop
 8005c4a:	371c      	adds	r7, #28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr
 8005c54:	40012c00 	.word	0x40012c00
 8005c58:	40013400 	.word	0x40013400
 8005c5c:	40014000 	.word	0x40014000
 8005c60:	40014400 	.word	0x40014400
 8005c64:	40014800 	.word	0x40014800

08005c68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a1b      	ldr	r3, [r3, #32]
 8005c7c:	f023 0210 	bic.w	r2, r3, #16
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	021b      	lsls	r3, r3, #8
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f023 0320 	bic.w	r3, r3, #32
 8005cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	011b      	lsls	r3, r3, #4
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a28      	ldr	r2, [pc, #160]	@ (8005d68 <TIM_OC2_SetConfig+0x100>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d003      	beq.n	8005cd4 <TIM_OC2_SetConfig+0x6c>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a27      	ldr	r2, [pc, #156]	@ (8005d6c <TIM_OC2_SetConfig+0x104>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d10d      	bne.n	8005cf0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8005d68 <TIM_OC2_SetConfig+0x100>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d00f      	beq.n	8005d18 <TIM_OC2_SetConfig+0xb0>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8005d6c <TIM_OC2_SetConfig+0x104>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d00b      	beq.n	8005d18 <TIM_OC2_SetConfig+0xb0>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a1b      	ldr	r2, [pc, #108]	@ (8005d70 <TIM_OC2_SetConfig+0x108>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d007      	beq.n	8005d18 <TIM_OC2_SetConfig+0xb0>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a1a      	ldr	r2, [pc, #104]	@ (8005d74 <TIM_OC2_SetConfig+0x10c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d003      	beq.n	8005d18 <TIM_OC2_SetConfig+0xb0>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a19      	ldr	r2, [pc, #100]	@ (8005d78 <TIM_OC2_SetConfig+0x110>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d113      	bne.n	8005d40 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	695b      	ldr	r3, [r3, #20]
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	621a      	str	r2, [r3, #32]
}
 8005d5a:	bf00      	nop
 8005d5c:	371c      	adds	r7, #28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	40012c00 	.word	0x40012c00
 8005d6c:	40013400 	.word	0x40013400
 8005d70:	40014000 	.word	0x40014000
 8005d74:	40014400 	.word	0x40014400
 8005d78:	40014800 	.word	0x40014800

08005d7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005daa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f023 0303 	bic.w	r3, r3, #3
 8005db6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	021b      	lsls	r3, r3, #8
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a27      	ldr	r2, [pc, #156]	@ (8005e78 <TIM_OC3_SetConfig+0xfc>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d003      	beq.n	8005de6 <TIM_OC3_SetConfig+0x6a>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4a26      	ldr	r2, [pc, #152]	@ (8005e7c <TIM_OC3_SetConfig+0x100>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d10d      	bne.n	8005e02 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005dec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	021b      	lsls	r3, r3, #8
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a1c      	ldr	r2, [pc, #112]	@ (8005e78 <TIM_OC3_SetConfig+0xfc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00f      	beq.n	8005e2a <TIM_OC3_SetConfig+0xae>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005e7c <TIM_OC3_SetConfig+0x100>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d00b      	beq.n	8005e2a <TIM_OC3_SetConfig+0xae>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a1a      	ldr	r2, [pc, #104]	@ (8005e80 <TIM_OC3_SetConfig+0x104>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d007      	beq.n	8005e2a <TIM_OC3_SetConfig+0xae>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a19      	ldr	r2, [pc, #100]	@ (8005e84 <TIM_OC3_SetConfig+0x108>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d003      	beq.n	8005e2a <TIM_OC3_SetConfig+0xae>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a18      	ldr	r2, [pc, #96]	@ (8005e88 <TIM_OC3_SetConfig+0x10c>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d113      	bne.n	8005e52 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	011b      	lsls	r3, r3, #4
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	621a      	str	r2, [r3, #32]
}
 8005e6c:	bf00      	nop
 8005e6e:	371c      	adds	r7, #28
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr
 8005e78:	40012c00 	.word	0x40012c00
 8005e7c:	40013400 	.word	0x40013400
 8005e80:	40014000 	.word	0x40014000
 8005e84:	40014400 	.word	0x40014400
 8005e88:	40014800 	.word	0x40014800

08005e8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b087      	sub	sp, #28
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a1b      	ldr	r3, [r3, #32]
 8005ea0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	69db      	ldr	r3, [r3, #28]
 8005eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	021b      	lsls	r3, r3, #8
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005eda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	031b      	lsls	r3, r3, #12
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a28      	ldr	r2, [pc, #160]	@ (8005f8c <TIM_OC4_SetConfig+0x100>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d003      	beq.n	8005ef8 <TIM_OC4_SetConfig+0x6c>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a27      	ldr	r2, [pc, #156]	@ (8005f90 <TIM_OC4_SetConfig+0x104>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d10d      	bne.n	8005f14 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005efe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	031b      	lsls	r3, r3, #12
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a1d      	ldr	r2, [pc, #116]	@ (8005f8c <TIM_OC4_SetConfig+0x100>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d00f      	beq.n	8005f3c <TIM_OC4_SetConfig+0xb0>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8005f90 <TIM_OC4_SetConfig+0x104>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00b      	beq.n	8005f3c <TIM_OC4_SetConfig+0xb0>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a1b      	ldr	r2, [pc, #108]	@ (8005f94 <TIM_OC4_SetConfig+0x108>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d007      	beq.n	8005f3c <TIM_OC4_SetConfig+0xb0>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8005f98 <TIM_OC4_SetConfig+0x10c>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d003      	beq.n	8005f3c <TIM_OC4_SetConfig+0xb0>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a19      	ldr	r2, [pc, #100]	@ (8005f9c <TIM_OC4_SetConfig+0x110>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d113      	bne.n	8005f64 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f42:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f4a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	695b      	ldr	r3, [r3, #20]
 8005f50:	019b      	lsls	r3, r3, #6
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	019b      	lsls	r3, r3, #6
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	621a      	str	r2, [r3, #32]
}
 8005f7e:	bf00      	nop
 8005f80:	371c      	adds	r7, #28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	40012c00 	.word	0x40012c00
 8005f90:	40013400 	.word	0x40013400
 8005f94:	40014000 	.word	0x40014000
 8005f98:	40014400 	.word	0x40014400
 8005f9c:	40014800 	.word	0x40014800

08005fa0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a1b      	ldr	r3, [r3, #32]
 8005fb4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005fe4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	041b      	lsls	r3, r3, #16
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a17      	ldr	r2, [pc, #92]	@ (8006054 <TIM_OC5_SetConfig+0xb4>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d00f      	beq.n	800601a <TIM_OC5_SetConfig+0x7a>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a16      	ldr	r2, [pc, #88]	@ (8006058 <TIM_OC5_SetConfig+0xb8>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d00b      	beq.n	800601a <TIM_OC5_SetConfig+0x7a>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a15      	ldr	r2, [pc, #84]	@ (800605c <TIM_OC5_SetConfig+0xbc>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d007      	beq.n	800601a <TIM_OC5_SetConfig+0x7a>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a14      	ldr	r2, [pc, #80]	@ (8006060 <TIM_OC5_SetConfig+0xc0>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d003      	beq.n	800601a <TIM_OC5_SetConfig+0x7a>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a13      	ldr	r2, [pc, #76]	@ (8006064 <TIM_OC5_SetConfig+0xc4>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d109      	bne.n	800602e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006020:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	021b      	lsls	r3, r3, #8
 8006028:	697a      	ldr	r2, [r7, #20]
 800602a:	4313      	orrs	r3, r2
 800602c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	697a      	ldr	r2, [r7, #20]
 8006032:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	621a      	str	r2, [r3, #32]
}
 8006048:	bf00      	nop
 800604a:	371c      	adds	r7, #28
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	40012c00 	.word	0x40012c00
 8006058:	40013400 	.word	0x40013400
 800605c:	40014000 	.word	0x40014000
 8006060:	40014400 	.word	0x40014400
 8006064:	40014800 	.word	0x40014800

08006068 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006068:	b480      	push	{r7}
 800606a:	b087      	sub	sp, #28
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a1b      	ldr	r3, [r3, #32]
 8006076:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800608e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006096:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800609a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	021b      	lsls	r3, r3, #8
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	051b      	lsls	r3, r3, #20
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a18      	ldr	r2, [pc, #96]	@ (8006120 <TIM_OC6_SetConfig+0xb8>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d00f      	beq.n	80060e4 <TIM_OC6_SetConfig+0x7c>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a17      	ldr	r2, [pc, #92]	@ (8006124 <TIM_OC6_SetConfig+0xbc>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d00b      	beq.n	80060e4 <TIM_OC6_SetConfig+0x7c>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a16      	ldr	r2, [pc, #88]	@ (8006128 <TIM_OC6_SetConfig+0xc0>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d007      	beq.n	80060e4 <TIM_OC6_SetConfig+0x7c>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a15      	ldr	r2, [pc, #84]	@ (800612c <TIM_OC6_SetConfig+0xc4>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d003      	beq.n	80060e4 <TIM_OC6_SetConfig+0x7c>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a14      	ldr	r2, [pc, #80]	@ (8006130 <TIM_OC6_SetConfig+0xc8>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d109      	bne.n	80060f8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	029b      	lsls	r3, r3, #10
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	685a      	ldr	r2, [r3, #4]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	693a      	ldr	r2, [r7, #16]
 8006110:	621a      	str	r2, [r3, #32]
}
 8006112:	bf00      	nop
 8006114:	371c      	adds	r7, #28
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop
 8006120:	40012c00 	.word	0x40012c00
 8006124:	40013400 	.word	0x40013400
 8006128:	40014000 	.word	0x40014000
 800612c:	40014400 	.word	0x40014400
 8006130:	40014800 	.word	0x40014800

08006134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	2201      	movs	r2, #1
 8006148:	fa02 f303 	lsl.w	r3, r2, r3
 800614c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6a1a      	ldr	r2, [r3, #32]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	43db      	mvns	r3, r3
 8006156:	401a      	ands	r2, r3
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a1a      	ldr	r2, [r3, #32]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f003 031f 	and.w	r3, r3, #31
 8006166:	6879      	ldr	r1, [r7, #4]
 8006168:	fa01 f303 	lsl.w	r3, r1, r3
 800616c:	431a      	orrs	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	621a      	str	r2, [r3, #32]
}
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
	...

08006180 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d109      	bne.n	80061a4 <HAL_TIMEx_PWMN_Start+0x24>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b01      	cmp	r3, #1
 800619a:	bf14      	ite	ne
 800619c:	2301      	movne	r3, #1
 800619e:	2300      	moveq	r3, #0
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	e022      	b.n	80061ea <HAL_TIMEx_PWMN_Start+0x6a>
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d109      	bne.n	80061be <HAL_TIMEx_PWMN_Start+0x3e>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	bf14      	ite	ne
 80061b6:	2301      	movne	r3, #1
 80061b8:	2300      	moveq	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	e015      	b.n	80061ea <HAL_TIMEx_PWMN_Start+0x6a>
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2b08      	cmp	r3, #8
 80061c2:	d109      	bne.n	80061d8 <HAL_TIMEx_PWMN_Start+0x58>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	bf14      	ite	ne
 80061d0:	2301      	movne	r3, #1
 80061d2:	2300      	moveq	r3, #0
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	e008      	b.n	80061ea <HAL_TIMEx_PWMN_Start+0x6a>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	bf14      	ite	ne
 80061e4:	2301      	movne	r3, #1
 80061e6:	2300      	moveq	r3, #0
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d001      	beq.n	80061f2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e069      	b.n	80062c6 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d104      	bne.n	8006202 <HAL_TIMEx_PWMN_Start+0x82>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2202      	movs	r2, #2
 80061fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006200:	e013      	b.n	800622a <HAL_TIMEx_PWMN_Start+0xaa>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b04      	cmp	r3, #4
 8006206:	d104      	bne.n	8006212 <HAL_TIMEx_PWMN_Start+0x92>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006210:	e00b      	b.n	800622a <HAL_TIMEx_PWMN_Start+0xaa>
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	2b08      	cmp	r3, #8
 8006216:	d104      	bne.n	8006222 <HAL_TIMEx_PWMN_Start+0xa2>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2202      	movs	r2, #2
 800621c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006220:	e003      	b.n	800622a <HAL_TIMEx_PWMN_Start+0xaa>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2202      	movs	r2, #2
 8006226:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2204      	movs	r2, #4
 8006230:	6839      	ldr	r1, [r7, #0]
 8006232:	4618      	mov	r0, r3
 8006234:	f000 f9ac 	bl	8006590 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006246:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a20      	ldr	r2, [pc, #128]	@ (80062d0 <HAL_TIMEx_PWMN_Start+0x150>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d018      	beq.n	8006284 <HAL_TIMEx_PWMN_Start+0x104>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800625a:	d013      	beq.n	8006284 <HAL_TIMEx_PWMN_Start+0x104>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a1c      	ldr	r2, [pc, #112]	@ (80062d4 <HAL_TIMEx_PWMN_Start+0x154>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d00e      	beq.n	8006284 <HAL_TIMEx_PWMN_Start+0x104>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a1b      	ldr	r2, [pc, #108]	@ (80062d8 <HAL_TIMEx_PWMN_Start+0x158>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d009      	beq.n	8006284 <HAL_TIMEx_PWMN_Start+0x104>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a19      	ldr	r2, [pc, #100]	@ (80062dc <HAL_TIMEx_PWMN_Start+0x15c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d004      	beq.n	8006284 <HAL_TIMEx_PWMN_Start+0x104>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a18      	ldr	r2, [pc, #96]	@ (80062e0 <HAL_TIMEx_PWMN_Start+0x160>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d115      	bne.n	80062b0 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	4b16      	ldr	r3, [pc, #88]	@ (80062e4 <HAL_TIMEx_PWMN_Start+0x164>)
 800628c:	4013      	ands	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2b06      	cmp	r3, #6
 8006294:	d015      	beq.n	80062c2 <HAL_TIMEx_PWMN_Start+0x142>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800629c:	d011      	beq.n	80062c2 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f042 0201 	orr.w	r2, r2, #1
 80062ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ae:	e008      	b.n	80062c2 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0201 	orr.w	r2, r2, #1
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	e000      	b.n	80062c4 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	40012c00 	.word	0x40012c00
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40013400 	.word	0x40013400
 80062e0:	40014000 	.word	0x40014000
 80062e4:	00010007 	.word	0x00010007

080062e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e065      	b.n	80063cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2202      	movs	r2, #2
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a2c      	ldr	r2, [pc, #176]	@ (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d004      	beq.n	8006334 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a2b      	ldr	r2, [pc, #172]	@ (80063dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d108      	bne.n	8006346 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800633a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800634c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006350:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	4313      	orrs	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a1b      	ldr	r2, [pc, #108]	@ (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d018      	beq.n	80063a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006376:	d013      	beq.n	80063a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a18      	ldr	r2, [pc, #96]	@ (80063e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d00e      	beq.n	80063a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a17      	ldr	r2, [pc, #92]	@ (80063e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d009      	beq.n	80063a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a12      	ldr	r2, [pc, #72]	@ (80063dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d004      	beq.n	80063a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a13      	ldr	r2, [pc, #76]	@ (80063e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d10c      	bne.n	80063ba <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3714      	adds	r7, #20
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr
 80063d8:	40012c00 	.word	0x40012c00
 80063dc:	40013400 	.word	0x40013400
 80063e0:	40000400 	.word	0x40000400
 80063e4:	40000800 	.word	0x40000800
 80063e8:	40014000 	.word	0x40014000

080063ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006404:	2302      	movs	r3, #2
 8006406:	e073      	b.n	80064f0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	4313      	orrs	r3, r2
 800642a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	4313      	orrs	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	4313      	orrs	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	4313      	orrs	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	041b      	lsls	r3, r3, #16
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	69db      	ldr	r3, [r3, #28]
 800648c:	4313      	orrs	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a19      	ldr	r2, [pc, #100]	@ (80064fc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d004      	beq.n	80064a4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a18      	ldr	r2, [pc, #96]	@ (8006500 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d11c      	bne.n	80064de <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ae:	051b      	lsls	r3, r3, #20
 80064b0:	4313      	orrs	r3, r2
 80064b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064cc:	4313      	orrs	r3, r2
 80064ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	4313      	orrs	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3714      	adds	r7, #20
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr
 80064fc:	40012c00 	.word	0x40012c00
 8006500:	40013400 	.word	0x40013400

08006504 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800650c:	bf00      	nop
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800655c:	bf00      	nop
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f003 030f 	and.w	r3, r3, #15
 80065a2:	2204      	movs	r2, #4
 80065a4:	fa02 f303 	lsl.w	r3, r2, r3
 80065a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6a1a      	ldr	r2, [r3, #32]
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	43db      	mvns	r3, r3
 80065b2:	401a      	ands	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6a1a      	ldr	r2, [r3, #32]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	f003 030f 	and.w	r3, r3, #15
 80065c2:	6879      	ldr	r1, [r7, #4]
 80065c4:	fa01 f303 	lsl.w	r3, r1, r3
 80065c8:	431a      	orrs	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	621a      	str	r2, [r3, #32]
}
 80065ce:	bf00      	nop
 80065d0:	371c      	adds	r7, #28
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b082      	sub	sp, #8
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d101      	bne.n	80065ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e042      	b.n	8006672 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d106      	bne.n	8006604 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f7fa fc6e 	bl	8000ee0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2224      	movs	r2, #36	@ 0x24
 8006608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f022 0201 	bic.w	r2, r2, #1
 800661a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006620:	2b00      	cmp	r3, #0
 8006622:	d002      	beq.n	800662a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 faf5 	bl	8006c14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 f826 	bl	800667c <UART_SetConfig>
 8006630:	4603      	mov	r3, r0
 8006632:	2b01      	cmp	r3, #1
 8006634:	d101      	bne.n	800663a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e01b      	b.n	8006672 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006648:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	689a      	ldr	r2, [r3, #8]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006658:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f042 0201 	orr.w	r2, r2, #1
 8006668:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 fb74 	bl	8006d58 <UART_CheckIdleState>
 8006670:	4603      	mov	r3, r0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3708      	adds	r7, #8
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
	...

0800667c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800667c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006680:	b08c      	sub	sp, #48	@ 0x30
 8006682:	af00      	add	r7, sp, #0
 8006684:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006686:	2300      	movs	r3, #0
 8006688:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	689a      	ldr	r2, [r3, #8]
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	691b      	ldr	r3, [r3, #16]
 8006694:	431a      	orrs	r2, r3
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	431a      	orrs	r2, r3
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	69db      	ldr	r3, [r3, #28]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	4bab      	ldr	r3, [pc, #684]	@ (8006958 <UART_SetConfig+0x2dc>)
 80066ac:	4013      	ands	r3, r2
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066b4:	430b      	orrs	r3, r1
 80066b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	68da      	ldr	r2, [r3, #12]
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4aa0      	ldr	r2, [pc, #640]	@ (800695c <UART_SetConfig+0x2e0>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d004      	beq.n	80066e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066e4:	4313      	orrs	r3, r2
 80066e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80066f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	6812      	ldr	r2, [r2, #0]
 80066fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066fc:	430b      	orrs	r3, r1
 80066fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006706:	f023 010f 	bic.w	r1, r3, #15
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a91      	ldr	r2, [pc, #580]	@ (8006960 <UART_SetConfig+0x2e4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d125      	bne.n	800676c <UART_SetConfig+0xf0>
 8006720:	4b90      	ldr	r3, [pc, #576]	@ (8006964 <UART_SetConfig+0x2e8>)
 8006722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	2b03      	cmp	r3, #3
 800672c:	d81a      	bhi.n	8006764 <UART_SetConfig+0xe8>
 800672e:	a201      	add	r2, pc, #4	@ (adr r2, 8006734 <UART_SetConfig+0xb8>)
 8006730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006734:	08006745 	.word	0x08006745
 8006738:	08006755 	.word	0x08006755
 800673c:	0800674d 	.word	0x0800674d
 8006740:	0800675d 	.word	0x0800675d
 8006744:	2301      	movs	r3, #1
 8006746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800674a:	e0d6      	b.n	80068fa <UART_SetConfig+0x27e>
 800674c:	2302      	movs	r3, #2
 800674e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006752:	e0d2      	b.n	80068fa <UART_SetConfig+0x27e>
 8006754:	2304      	movs	r3, #4
 8006756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800675a:	e0ce      	b.n	80068fa <UART_SetConfig+0x27e>
 800675c:	2308      	movs	r3, #8
 800675e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006762:	e0ca      	b.n	80068fa <UART_SetConfig+0x27e>
 8006764:	2310      	movs	r3, #16
 8006766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800676a:	e0c6      	b.n	80068fa <UART_SetConfig+0x27e>
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a7d      	ldr	r2, [pc, #500]	@ (8006968 <UART_SetConfig+0x2ec>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d138      	bne.n	80067e8 <UART_SetConfig+0x16c>
 8006776:	4b7b      	ldr	r3, [pc, #492]	@ (8006964 <UART_SetConfig+0x2e8>)
 8006778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800677c:	f003 030c 	and.w	r3, r3, #12
 8006780:	2b0c      	cmp	r3, #12
 8006782:	d82d      	bhi.n	80067e0 <UART_SetConfig+0x164>
 8006784:	a201      	add	r2, pc, #4	@ (adr r2, 800678c <UART_SetConfig+0x110>)
 8006786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800678a:	bf00      	nop
 800678c:	080067c1 	.word	0x080067c1
 8006790:	080067e1 	.word	0x080067e1
 8006794:	080067e1 	.word	0x080067e1
 8006798:	080067e1 	.word	0x080067e1
 800679c:	080067d1 	.word	0x080067d1
 80067a0:	080067e1 	.word	0x080067e1
 80067a4:	080067e1 	.word	0x080067e1
 80067a8:	080067e1 	.word	0x080067e1
 80067ac:	080067c9 	.word	0x080067c9
 80067b0:	080067e1 	.word	0x080067e1
 80067b4:	080067e1 	.word	0x080067e1
 80067b8:	080067e1 	.word	0x080067e1
 80067bc:	080067d9 	.word	0x080067d9
 80067c0:	2300      	movs	r3, #0
 80067c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067c6:	e098      	b.n	80068fa <UART_SetConfig+0x27e>
 80067c8:	2302      	movs	r3, #2
 80067ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ce:	e094      	b.n	80068fa <UART_SetConfig+0x27e>
 80067d0:	2304      	movs	r3, #4
 80067d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067d6:	e090      	b.n	80068fa <UART_SetConfig+0x27e>
 80067d8:	2308      	movs	r3, #8
 80067da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067de:	e08c      	b.n	80068fa <UART_SetConfig+0x27e>
 80067e0:	2310      	movs	r3, #16
 80067e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e6:	e088      	b.n	80068fa <UART_SetConfig+0x27e>
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a5f      	ldr	r2, [pc, #380]	@ (800696c <UART_SetConfig+0x2f0>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d125      	bne.n	800683e <UART_SetConfig+0x1c2>
 80067f2:	4b5c      	ldr	r3, [pc, #368]	@ (8006964 <UART_SetConfig+0x2e8>)
 80067f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80067fc:	2b30      	cmp	r3, #48	@ 0x30
 80067fe:	d016      	beq.n	800682e <UART_SetConfig+0x1b2>
 8006800:	2b30      	cmp	r3, #48	@ 0x30
 8006802:	d818      	bhi.n	8006836 <UART_SetConfig+0x1ba>
 8006804:	2b20      	cmp	r3, #32
 8006806:	d00a      	beq.n	800681e <UART_SetConfig+0x1a2>
 8006808:	2b20      	cmp	r3, #32
 800680a:	d814      	bhi.n	8006836 <UART_SetConfig+0x1ba>
 800680c:	2b00      	cmp	r3, #0
 800680e:	d002      	beq.n	8006816 <UART_SetConfig+0x19a>
 8006810:	2b10      	cmp	r3, #16
 8006812:	d008      	beq.n	8006826 <UART_SetConfig+0x1aa>
 8006814:	e00f      	b.n	8006836 <UART_SetConfig+0x1ba>
 8006816:	2300      	movs	r3, #0
 8006818:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800681c:	e06d      	b.n	80068fa <UART_SetConfig+0x27e>
 800681e:	2302      	movs	r3, #2
 8006820:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006824:	e069      	b.n	80068fa <UART_SetConfig+0x27e>
 8006826:	2304      	movs	r3, #4
 8006828:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800682c:	e065      	b.n	80068fa <UART_SetConfig+0x27e>
 800682e:	2308      	movs	r3, #8
 8006830:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006834:	e061      	b.n	80068fa <UART_SetConfig+0x27e>
 8006836:	2310      	movs	r3, #16
 8006838:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800683c:	e05d      	b.n	80068fa <UART_SetConfig+0x27e>
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a4b      	ldr	r2, [pc, #300]	@ (8006970 <UART_SetConfig+0x2f4>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d125      	bne.n	8006894 <UART_SetConfig+0x218>
 8006848:	4b46      	ldr	r3, [pc, #280]	@ (8006964 <UART_SetConfig+0x2e8>)
 800684a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800684e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006852:	2bc0      	cmp	r3, #192	@ 0xc0
 8006854:	d016      	beq.n	8006884 <UART_SetConfig+0x208>
 8006856:	2bc0      	cmp	r3, #192	@ 0xc0
 8006858:	d818      	bhi.n	800688c <UART_SetConfig+0x210>
 800685a:	2b80      	cmp	r3, #128	@ 0x80
 800685c:	d00a      	beq.n	8006874 <UART_SetConfig+0x1f8>
 800685e:	2b80      	cmp	r3, #128	@ 0x80
 8006860:	d814      	bhi.n	800688c <UART_SetConfig+0x210>
 8006862:	2b00      	cmp	r3, #0
 8006864:	d002      	beq.n	800686c <UART_SetConfig+0x1f0>
 8006866:	2b40      	cmp	r3, #64	@ 0x40
 8006868:	d008      	beq.n	800687c <UART_SetConfig+0x200>
 800686a:	e00f      	b.n	800688c <UART_SetConfig+0x210>
 800686c:	2300      	movs	r3, #0
 800686e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006872:	e042      	b.n	80068fa <UART_SetConfig+0x27e>
 8006874:	2302      	movs	r3, #2
 8006876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800687a:	e03e      	b.n	80068fa <UART_SetConfig+0x27e>
 800687c:	2304      	movs	r3, #4
 800687e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006882:	e03a      	b.n	80068fa <UART_SetConfig+0x27e>
 8006884:	2308      	movs	r3, #8
 8006886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800688a:	e036      	b.n	80068fa <UART_SetConfig+0x27e>
 800688c:	2310      	movs	r3, #16
 800688e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006892:	e032      	b.n	80068fa <UART_SetConfig+0x27e>
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a30      	ldr	r2, [pc, #192]	@ (800695c <UART_SetConfig+0x2e0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d12a      	bne.n	80068f4 <UART_SetConfig+0x278>
 800689e:	4b31      	ldr	r3, [pc, #196]	@ (8006964 <UART_SetConfig+0x2e8>)
 80068a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80068a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80068ac:	d01a      	beq.n	80068e4 <UART_SetConfig+0x268>
 80068ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80068b2:	d81b      	bhi.n	80068ec <UART_SetConfig+0x270>
 80068b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068b8:	d00c      	beq.n	80068d4 <UART_SetConfig+0x258>
 80068ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068be:	d815      	bhi.n	80068ec <UART_SetConfig+0x270>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d003      	beq.n	80068cc <UART_SetConfig+0x250>
 80068c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068c8:	d008      	beq.n	80068dc <UART_SetConfig+0x260>
 80068ca:	e00f      	b.n	80068ec <UART_SetConfig+0x270>
 80068cc:	2300      	movs	r3, #0
 80068ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068d2:	e012      	b.n	80068fa <UART_SetConfig+0x27e>
 80068d4:	2302      	movs	r3, #2
 80068d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068da:	e00e      	b.n	80068fa <UART_SetConfig+0x27e>
 80068dc:	2304      	movs	r3, #4
 80068de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068e2:	e00a      	b.n	80068fa <UART_SetConfig+0x27e>
 80068e4:	2308      	movs	r3, #8
 80068e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ea:	e006      	b.n	80068fa <UART_SetConfig+0x27e>
 80068ec:	2310      	movs	r3, #16
 80068ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068f2:	e002      	b.n	80068fa <UART_SetConfig+0x27e>
 80068f4:	2310      	movs	r3, #16
 80068f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a17      	ldr	r2, [pc, #92]	@ (800695c <UART_SetConfig+0x2e0>)
 8006900:	4293      	cmp	r3, r2
 8006902:	f040 80a8 	bne.w	8006a56 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006906:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800690a:	2b08      	cmp	r3, #8
 800690c:	d834      	bhi.n	8006978 <UART_SetConfig+0x2fc>
 800690e:	a201      	add	r2, pc, #4	@ (adr r2, 8006914 <UART_SetConfig+0x298>)
 8006910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006914:	08006939 	.word	0x08006939
 8006918:	08006979 	.word	0x08006979
 800691c:	08006941 	.word	0x08006941
 8006920:	08006979 	.word	0x08006979
 8006924:	08006947 	.word	0x08006947
 8006928:	08006979 	.word	0x08006979
 800692c:	08006979 	.word	0x08006979
 8006930:	08006979 	.word	0x08006979
 8006934:	0800694f 	.word	0x0800694f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006938:	f7fe f926 	bl	8004b88 <HAL_RCC_GetPCLK1Freq>
 800693c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800693e:	e021      	b.n	8006984 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006940:	4b0c      	ldr	r3, [pc, #48]	@ (8006974 <UART_SetConfig+0x2f8>)
 8006942:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006944:	e01e      	b.n	8006984 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006946:	f7fe f8b1 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 800694a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800694c:	e01a      	b.n	8006984 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800694e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006952:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006954:	e016      	b.n	8006984 <UART_SetConfig+0x308>
 8006956:	bf00      	nop
 8006958:	cfff69f3 	.word	0xcfff69f3
 800695c:	40008000 	.word	0x40008000
 8006960:	40013800 	.word	0x40013800
 8006964:	40021000 	.word	0x40021000
 8006968:	40004400 	.word	0x40004400
 800696c:	40004800 	.word	0x40004800
 8006970:	40004c00 	.word	0x40004c00
 8006974:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006978:	2300      	movs	r3, #0
 800697a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006982:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006986:	2b00      	cmp	r3, #0
 8006988:	f000 812a 	beq.w	8006be0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006990:	4a9e      	ldr	r2, [pc, #632]	@ (8006c0c <UART_SetConfig+0x590>)
 8006992:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006996:	461a      	mov	r2, r3
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	fbb3 f3f2 	udiv	r3, r3, r2
 800699e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	685a      	ldr	r2, [r3, #4]
 80069a4:	4613      	mov	r3, r2
 80069a6:	005b      	lsls	r3, r3, #1
 80069a8:	4413      	add	r3, r2
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d305      	bcc.n	80069bc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069b6:	69ba      	ldr	r2, [r7, #24]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d903      	bls.n	80069c4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80069c2:	e10d      	b.n	8006be0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c6:	2200      	movs	r2, #0
 80069c8:	60bb      	str	r3, [r7, #8]
 80069ca:	60fa      	str	r2, [r7, #12]
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d0:	4a8e      	ldr	r2, [pc, #568]	@ (8006c0c <UART_SetConfig+0x590>)
 80069d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	2200      	movs	r2, #0
 80069da:	603b      	str	r3, [r7, #0]
 80069dc:	607a      	str	r2, [r7, #4]
 80069de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80069e6:	f7f9 fc1b 	bl	8000220 <__aeabi_uldivmod>
 80069ea:	4602      	mov	r2, r0
 80069ec:	460b      	mov	r3, r1
 80069ee:	4610      	mov	r0, r2
 80069f0:	4619      	mov	r1, r3
 80069f2:	f04f 0200 	mov.w	r2, #0
 80069f6:	f04f 0300 	mov.w	r3, #0
 80069fa:	020b      	lsls	r3, r1, #8
 80069fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006a00:	0202      	lsls	r2, r0, #8
 8006a02:	6979      	ldr	r1, [r7, #20]
 8006a04:	6849      	ldr	r1, [r1, #4]
 8006a06:	0849      	lsrs	r1, r1, #1
 8006a08:	2000      	movs	r0, #0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	4605      	mov	r5, r0
 8006a0e:	eb12 0804 	adds.w	r8, r2, r4
 8006a12:	eb43 0905 	adc.w	r9, r3, r5
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	469a      	mov	sl, r3
 8006a1e:	4693      	mov	fp, r2
 8006a20:	4652      	mov	r2, sl
 8006a22:	465b      	mov	r3, fp
 8006a24:	4640      	mov	r0, r8
 8006a26:	4649      	mov	r1, r9
 8006a28:	f7f9 fbfa 	bl	8000220 <__aeabi_uldivmod>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4613      	mov	r3, r2
 8006a32:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a3a:	d308      	bcc.n	8006a4e <UART_SetConfig+0x3d2>
 8006a3c:	6a3b      	ldr	r3, [r7, #32]
 8006a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a42:	d204      	bcs.n	8006a4e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	6a3a      	ldr	r2, [r7, #32]
 8006a4a:	60da      	str	r2, [r3, #12]
 8006a4c:	e0c8      	b.n	8006be0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a54:	e0c4      	b.n	8006be0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a5e:	d167      	bne.n	8006b30 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006a60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a64:	2b08      	cmp	r3, #8
 8006a66:	d828      	bhi.n	8006aba <UART_SetConfig+0x43e>
 8006a68:	a201      	add	r2, pc, #4	@ (adr r2, 8006a70 <UART_SetConfig+0x3f4>)
 8006a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a6e:	bf00      	nop
 8006a70:	08006a95 	.word	0x08006a95
 8006a74:	08006a9d 	.word	0x08006a9d
 8006a78:	08006aa5 	.word	0x08006aa5
 8006a7c:	08006abb 	.word	0x08006abb
 8006a80:	08006aab 	.word	0x08006aab
 8006a84:	08006abb 	.word	0x08006abb
 8006a88:	08006abb 	.word	0x08006abb
 8006a8c:	08006abb 	.word	0x08006abb
 8006a90:	08006ab3 	.word	0x08006ab3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a94:	f7fe f878 	bl	8004b88 <HAL_RCC_GetPCLK1Freq>
 8006a98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a9a:	e014      	b.n	8006ac6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a9c:	f7fe f88a 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 8006aa0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006aa2:	e010      	b.n	8006ac6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006aa4:	4b5a      	ldr	r3, [pc, #360]	@ (8006c10 <UART_SetConfig+0x594>)
 8006aa6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006aa8:	e00d      	b.n	8006ac6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006aaa:	f7fd ffff 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8006aae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ab0:	e009      	b.n	8006ac6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ab8:	e005      	b.n	8006ac6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006aba:	2300      	movs	r3, #0
 8006abc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ac4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f000 8089 	beq.w	8006be0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad2:	4a4e      	ldr	r2, [pc, #312]	@ (8006c0c <UART_SetConfig+0x590>)
 8006ad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ad8:	461a      	mov	r2, r3
 8006ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006adc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ae0:	005a      	lsls	r2, r3, #1
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	085b      	lsrs	r3, r3, #1
 8006ae8:	441a      	add	r2, r3
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006af4:	6a3b      	ldr	r3, [r7, #32]
 8006af6:	2b0f      	cmp	r3, #15
 8006af8:	d916      	bls.n	8006b28 <UART_SetConfig+0x4ac>
 8006afa:	6a3b      	ldr	r3, [r7, #32]
 8006afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b00:	d212      	bcs.n	8006b28 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	f023 030f 	bic.w	r3, r3, #15
 8006b0a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b0c:	6a3b      	ldr	r3, [r7, #32]
 8006b0e:	085b      	lsrs	r3, r3, #1
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	f003 0307 	and.w	r3, r3, #7
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	8bfb      	ldrh	r3, [r7, #30]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	8bfa      	ldrh	r2, [r7, #30]
 8006b24:	60da      	str	r2, [r3, #12]
 8006b26:	e05b      	b.n	8006be0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006b2e:	e057      	b.n	8006be0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b30:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b34:	2b08      	cmp	r3, #8
 8006b36:	d828      	bhi.n	8006b8a <UART_SetConfig+0x50e>
 8006b38:	a201      	add	r2, pc, #4	@ (adr r2, 8006b40 <UART_SetConfig+0x4c4>)
 8006b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3e:	bf00      	nop
 8006b40:	08006b65 	.word	0x08006b65
 8006b44:	08006b6d 	.word	0x08006b6d
 8006b48:	08006b75 	.word	0x08006b75
 8006b4c:	08006b8b 	.word	0x08006b8b
 8006b50:	08006b7b 	.word	0x08006b7b
 8006b54:	08006b8b 	.word	0x08006b8b
 8006b58:	08006b8b 	.word	0x08006b8b
 8006b5c:	08006b8b 	.word	0x08006b8b
 8006b60:	08006b83 	.word	0x08006b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b64:	f7fe f810 	bl	8004b88 <HAL_RCC_GetPCLK1Freq>
 8006b68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b6a:	e014      	b.n	8006b96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b6c:	f7fe f822 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 8006b70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b72:	e010      	b.n	8006b96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b74:	4b26      	ldr	r3, [pc, #152]	@ (8006c10 <UART_SetConfig+0x594>)
 8006b76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b78:	e00d      	b.n	8006b96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b7a:	f7fd ff97 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8006b7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b80:	e009      	b.n	8006b96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b88:	e005      	b.n	8006b96 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b94:	bf00      	nop
    }

    if (pclk != 0U)
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d021      	beq.n	8006be0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8006c0c <UART_SetConfig+0x590>)
 8006ba2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006baa:	fbb3 f2f2 	udiv	r2, r3, r2
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	085b      	lsrs	r3, r3, #1
 8006bb4:	441a      	add	r2, r3
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bbe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	2b0f      	cmp	r3, #15
 8006bc4:	d909      	bls.n	8006bda <UART_SetConfig+0x55e>
 8006bc6:	6a3b      	ldr	r3, [r7, #32]
 8006bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bcc:	d205      	bcs.n	8006bda <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	60da      	str	r2, [r3, #12]
 8006bd8:	e002      	b.n	8006be0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006bfc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3730      	adds	r7, #48	@ 0x30
 8006c04:	46bd      	mov	sp, r7
 8006c06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c0a:	bf00      	nop
 8006c0c:	0800e64c 	.word	0x0800e64c
 8006c10:	00f42400 	.word	0x00f42400

08006c14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c20:	f003 0308 	and.w	r3, r3, #8
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00a      	beq.n	8006c3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c42:	f003 0301 	and.w	r3, r3, #1
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00a      	beq.n	8006c60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	430a      	orrs	r2, r1
 8006c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c64:	f003 0302 	and.w	r3, r3, #2
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00a      	beq.n	8006c82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c86:	f003 0304 	and.w	r3, r3, #4
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00a      	beq.n	8006ca4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca8:	f003 0310 	and.w	r3, r3, #16
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00a      	beq.n	8006cc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cca:	f003 0320 	and.w	r3, r3, #32
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00a      	beq.n	8006ce8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d01a      	beq.n	8006d2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d12:	d10a      	bne.n	8006d2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00a      	beq.n	8006d4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	605a      	str	r2, [r3, #4]
  }
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b098      	sub	sp, #96	@ 0x60
 8006d5c:	af02      	add	r7, sp, #8
 8006d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d68:	f7fa fa2a 	bl	80011c0 <HAL_GetTick>
 8006d6c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0308 	and.w	r3, r3, #8
 8006d78:	2b08      	cmp	r3, #8
 8006d7a:	d12f      	bne.n	8006ddc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d84:	2200      	movs	r2, #0
 8006d86:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f88e 	bl	8006eac <UART_WaitOnFlagUntilTimeout>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d022      	beq.n	8006ddc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d9e:	e853 3f00 	ldrex	r3, [r3]
 8006da2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006daa:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	461a      	mov	r2, r3
 8006db2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006db4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006db6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006dba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dbc:	e841 2300 	strex	r3, r2, [r1]
 8006dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d1e6      	bne.n	8006d96 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e063      	b.n	8006ea4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0304 	and.w	r3, r3, #4
 8006de6:	2b04      	cmp	r3, #4
 8006de8:	d149      	bne.n	8006e7e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006df2:	2200      	movs	r2, #0
 8006df4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 f857 	bl	8006eac <UART_WaitOnFlagUntilTimeout>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d03c      	beq.n	8006e7e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0c:	e853 3f00 	ldrex	r3, [r3]
 8006e10:	623b      	str	r3, [r7, #32]
   return(result);
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e22:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e24:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e2a:	e841 2300 	strex	r3, r2, [r1]
 8006e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1e6      	bne.n	8006e04 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	3308      	adds	r3, #8
 8006e3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	e853 3f00 	ldrex	r3, [r3]
 8006e44:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f023 0301 	bic.w	r3, r3, #1
 8006e4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	3308      	adds	r3, #8
 8006e54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e56:	61fa      	str	r2, [r7, #28]
 8006e58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5a:	69b9      	ldr	r1, [r7, #24]
 8006e5c:	69fa      	ldr	r2, [r7, #28]
 8006e5e:	e841 2300 	strex	r3, r2, [r1]
 8006e62:	617b      	str	r3, [r7, #20]
   return(result);
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d1e5      	bne.n	8006e36 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2220      	movs	r2, #32
 8006e6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e012      	b.n	8006ea4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2220      	movs	r2, #32
 8006e82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2220      	movs	r2, #32
 8006e8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3758      	adds	r7, #88	@ 0x58
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	603b      	str	r3, [r7, #0]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ebc:	e04f      	b.n	8006f5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec4:	d04b      	beq.n	8006f5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ec6:	f7fa f97b 	bl	80011c0 <HAL_GetTick>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	69ba      	ldr	r2, [r7, #24]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d302      	bcc.n	8006edc <UART_WaitOnFlagUntilTimeout+0x30>
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d101      	bne.n	8006ee0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006edc:	2303      	movs	r3, #3
 8006ede:	e04e      	b.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0304 	and.w	r3, r3, #4
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d037      	beq.n	8006f5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	2b80      	cmp	r3, #128	@ 0x80
 8006ef2:	d034      	beq.n	8006f5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	2b40      	cmp	r3, #64	@ 0x40
 8006ef8:	d031      	beq.n	8006f5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	69db      	ldr	r3, [r3, #28]
 8006f00:	f003 0308 	and.w	r3, r3, #8
 8006f04:	2b08      	cmp	r3, #8
 8006f06:	d110      	bne.n	8006f2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2208      	movs	r2, #8
 8006f0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	f000 f838 	bl	8006f86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2208      	movs	r2, #8
 8006f1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e029      	b.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	69db      	ldr	r3, [r3, #28]
 8006f30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f38:	d111      	bne.n	8006f5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	f000 f81e 	bl	8006f86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	e00f      	b.n	8006f7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	69da      	ldr	r2, [r3, #28]
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	4013      	ands	r3, r2
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	bf0c      	ite	eq
 8006f6e:	2301      	moveq	r3, #1
 8006f70:	2300      	movne	r3, #0
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	461a      	mov	r2, r3
 8006f76:	79fb      	ldrb	r3, [r7, #7]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d0a0      	beq.n	8006ebe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f86:	b480      	push	{r7}
 8006f88:	b095      	sub	sp, #84	@ 0x54
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f96:	e853 3f00 	ldrex	r3, [r3]
 8006f9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	461a      	mov	r2, r3
 8006faa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fac:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fb4:	e841 2300 	strex	r3, r2, [r1]
 8006fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1e6      	bne.n	8006f8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	3308      	adds	r3, #8
 8006fc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc8:	6a3b      	ldr	r3, [r7, #32]
 8006fca:	e853 3f00 	ldrex	r3, [r3]
 8006fce:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fd6:	f023 0301 	bic.w	r3, r3, #1
 8006fda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	3308      	adds	r3, #8
 8006fe2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fe4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fec:	e841 2300 	strex	r3, r2, [r1]
 8006ff0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1e3      	bne.n	8006fc0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d118      	bne.n	8007032 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	e853 3f00 	ldrex	r3, [r3]
 800700c:	60bb      	str	r3, [r7, #8]
   return(result);
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	f023 0310 	bic.w	r3, r3, #16
 8007014:	647b      	str	r3, [r7, #68]	@ 0x44
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800701e:	61bb      	str	r3, [r7, #24]
 8007020:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007022:	6979      	ldr	r1, [r7, #20]
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	e841 2300 	strex	r3, r2, [r1]
 800702a:	613b      	str	r3, [r7, #16]
   return(result);
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1e6      	bne.n	8007000 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2220      	movs	r2, #32
 8007036:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007046:	bf00      	nop
 8007048:	3754      	adds	r7, #84	@ 0x54
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr

08007052 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007052:	b480      	push	{r7}
 8007054:	b085      	sub	sp, #20
 8007056:	af00      	add	r7, sp, #0
 8007058:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007060:	2b01      	cmp	r3, #1
 8007062:	d101      	bne.n	8007068 <HAL_UARTEx_DisableFifoMode+0x16>
 8007064:	2302      	movs	r3, #2
 8007066:	e027      	b.n	80070b8 <HAL_UARTEx_DisableFifoMode+0x66>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2224      	movs	r2, #36	@ 0x24
 8007074:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f022 0201 	bic.w	r2, r2, #1
 800708e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007096:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3714      	adds	r7, #20
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d101      	bne.n	80070dc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070d8:	2302      	movs	r3, #2
 80070da:	e02d      	b.n	8007138 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2224      	movs	r2, #36	@ 0x24
 80070e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f022 0201 	bic.w	r2, r2, #1
 8007102:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	430a      	orrs	r2, r1
 8007116:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 f84f 	bl	80071bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2220      	movs	r2, #32
 800712a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007150:	2b01      	cmp	r3, #1
 8007152:	d101      	bne.n	8007158 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007154:	2302      	movs	r3, #2
 8007156:	e02d      	b.n	80071b4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2224      	movs	r2, #36	@ 0x24
 8007164:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f022 0201 	bic.w	r2, r2, #1
 800717e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	683a      	ldr	r2, [r7, #0]
 8007190:	430a      	orrs	r2, r1
 8007192:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 f811 	bl	80071bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	68fa      	ldr	r2, [r7, #12]
 80071a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2220      	movs	r2, #32
 80071a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d108      	bne.n	80071de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071dc:	e031      	b.n	8007242 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071de:	2308      	movs	r3, #8
 80071e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071e2:	2308      	movs	r3, #8
 80071e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	0e5b      	lsrs	r3, r3, #25
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	f003 0307 	and.w	r3, r3, #7
 80071f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	0f5b      	lsrs	r3, r3, #29
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	f003 0307 	and.w	r3, r3, #7
 8007204:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007206:	7bbb      	ldrb	r3, [r7, #14]
 8007208:	7b3a      	ldrb	r2, [r7, #12]
 800720a:	4911      	ldr	r1, [pc, #68]	@ (8007250 <UARTEx_SetNbDataToProcess+0x94>)
 800720c:	5c8a      	ldrb	r2, [r1, r2]
 800720e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007212:	7b3a      	ldrb	r2, [r7, #12]
 8007214:	490f      	ldr	r1, [pc, #60]	@ (8007254 <UARTEx_SetNbDataToProcess+0x98>)
 8007216:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007218:	fb93 f3f2 	sdiv	r3, r3, r2
 800721c:	b29a      	uxth	r2, r3
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007224:	7bfb      	ldrb	r3, [r7, #15]
 8007226:	7b7a      	ldrb	r2, [r7, #13]
 8007228:	4909      	ldr	r1, [pc, #36]	@ (8007250 <UARTEx_SetNbDataToProcess+0x94>)
 800722a:	5c8a      	ldrb	r2, [r1, r2]
 800722c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007230:	7b7a      	ldrb	r2, [r7, #13]
 8007232:	4908      	ldr	r1, [pc, #32]	@ (8007254 <UARTEx_SetNbDataToProcess+0x98>)
 8007234:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007236:	fb93 f3f2 	sdiv	r3, r3, r2
 800723a:	b29a      	uxth	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007242:	bf00      	nop
 8007244:	3714      	adds	r7, #20
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	0800e664 	.word	0x0800e664
 8007254:	0800e66c 	.word	0x0800e66c

08007258 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007268:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800726c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	b29a      	uxth	r2, r3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007286:	b480      	push	{r7}
 8007288:	b085      	sub	sp, #20
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800728e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007292:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800729a:	b29a      	uxth	r2, r3
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	b29b      	uxth	r3, r3
 80072a0:	43db      	mvns	r3, r3
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	4013      	ands	r3, r2
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3714      	adds	r7, #20
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	1d3b      	adds	r3, r7, #4
 80072c6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2200      	movs	r2, #0
 80072de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3714      	adds	r7, #20
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b0a7      	sub	sp, #156	@ 0x9c
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007302:	2300      	movs	r3, #0
 8007304:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4413      	add	r3, r2
 8007312:	881b      	ldrh	r3, [r3, #0]
 8007314:	b29b      	uxth	r3, r3
 8007316:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800731a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800731e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	78db      	ldrb	r3, [r3, #3]
 8007326:	2b03      	cmp	r3, #3
 8007328:	d81f      	bhi.n	800736a <USB_ActivateEndpoint+0x72>
 800732a:	a201      	add	r2, pc, #4	@ (adr r2, 8007330 <USB_ActivateEndpoint+0x38>)
 800732c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007330:	08007341 	.word	0x08007341
 8007334:	0800735d 	.word	0x0800735d
 8007338:	08007373 	.word	0x08007373
 800733c:	0800734f 	.word	0x0800734f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007340:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007344:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007348:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800734c:	e012      	b.n	8007374 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800734e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007352:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007356:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800735a:	e00b      	b.n	8007374 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800735c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007360:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007364:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007368:	e004      	b.n	8007374 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8007370:	e000      	b.n	8007374 <USB_ActivateEndpoint+0x7c>
      break;
 8007372:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	441a      	add	r2, r3
 800737e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007382:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007386:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800738a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800738e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007392:	b29b      	uxth	r3, r3
 8007394:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	4413      	add	r3, r2
 80073a0:	881b      	ldrh	r3, [r3, #0]
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	b21b      	sxth	r3, r3
 80073a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073ae:	b21a      	sxth	r2, r3
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	b21b      	sxth	r3, r3
 80073b6:	4313      	orrs	r3, r2
 80073b8:	b21b      	sxth	r3, r3
 80073ba:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	441a      	add	r2, r3
 80073c8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80073cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073dc:	b29b      	uxth	r3, r3
 80073de:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	7b1b      	ldrb	r3, [r3, #12]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f040 8180 	bne.w	80076ea <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	785b      	ldrb	r3, [r3, #1]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	f000 8084 	beq.w	80074fc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	61bb      	str	r3, [r7, #24]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073fe:	b29b      	uxth	r3, r3
 8007400:	461a      	mov	r2, r3
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	4413      	add	r3, r2
 8007406:	61bb      	str	r3, [r7, #24]
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	00da      	lsls	r2, r3, #3
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	4413      	add	r3, r2
 8007412:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007416:	617b      	str	r3, [r7, #20]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	88db      	ldrh	r3, [r3, #6]
 800741c:	085b      	lsrs	r3, r3, #1
 800741e:	b29b      	uxth	r3, r3
 8007420:	005b      	lsls	r3, r3, #1
 8007422:	b29a      	uxth	r2, r3
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	881b      	ldrh	r3, [r3, #0]
 8007434:	827b      	strh	r3, [r7, #18]
 8007436:	8a7b      	ldrh	r3, [r7, #18]
 8007438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800743c:	2b00      	cmp	r3, #0
 800743e:	d01b      	beq.n	8007478 <USB_ActivateEndpoint+0x180>
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	4413      	add	r3, r2
 800744a:	881b      	ldrh	r3, [r3, #0]
 800744c:	b29b      	uxth	r3, r3
 800744e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007456:	823b      	strh	r3, [r7, #16]
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	441a      	add	r2, r3
 8007462:	8a3b      	ldrh	r3, [r7, #16]
 8007464:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007468:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800746c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007470:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007474:	b29b      	uxth	r3, r3
 8007476:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	78db      	ldrb	r3, [r3, #3]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d020      	beq.n	80074c2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	009b      	lsls	r3, r3, #2
 8007488:	4413      	add	r3, r2
 800748a:	881b      	ldrh	r3, [r3, #0]
 800748c:	b29b      	uxth	r3, r3
 800748e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007492:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007496:	81bb      	strh	r3, [r7, #12]
 8007498:	89bb      	ldrh	r3, [r7, #12]
 800749a:	f083 0320 	eor.w	r3, r3, #32
 800749e:	81bb      	strh	r3, [r7, #12]
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	441a      	add	r2, r3
 80074aa:	89bb      	ldrh	r3, [r7, #12]
 80074ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074bc:	b29b      	uxth	r3, r3
 80074be:	8013      	strh	r3, [r2, #0]
 80074c0:	e3f9      	b.n	8007cb6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	781b      	ldrb	r3, [r3, #0]
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4413      	add	r3, r2
 80074cc:	881b      	ldrh	r3, [r3, #0]
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074d8:	81fb      	strh	r3, [r7, #14]
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	441a      	add	r2, r3
 80074e4:	89fb      	ldrh	r3, [r7, #14]
 80074e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	8013      	strh	r3, [r2, #0]
 80074fa:	e3dc      	b.n	8007cb6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007506:	b29b      	uxth	r3, r3
 8007508:	461a      	mov	r2, r3
 800750a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750c:	4413      	add	r3, r2
 800750e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	00da      	lsls	r2, r3, #3
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	4413      	add	r3, r2
 800751a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800751e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	88db      	ldrh	r3, [r3, #6]
 8007524:	085b      	lsrs	r3, r3, #1
 8007526:	b29b      	uxth	r3, r3
 8007528:	005b      	lsls	r3, r3, #1
 800752a:	b29a      	uxth	r2, r3
 800752c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800753a:	b29b      	uxth	r3, r3
 800753c:	461a      	mov	r2, r3
 800753e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007540:	4413      	add	r3, r2
 8007542:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	00da      	lsls	r2, r3, #3
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	4413      	add	r3, r2
 800754e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007552:	627b      	str	r3, [r7, #36]	@ 0x24
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	881b      	ldrh	r3, [r3, #0]
 8007558:	b29b      	uxth	r3, r3
 800755a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800755e:	b29a      	uxth	r2, r3
 8007560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007562:	801a      	strh	r2, [r3, #0]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d10a      	bne.n	8007582 <USB_ActivateEndpoint+0x28a>
 800756c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756e:	881b      	ldrh	r3, [r3, #0]
 8007570:	b29b      	uxth	r3, r3
 8007572:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007576:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800757a:	b29a      	uxth	r2, r3
 800757c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757e:	801a      	strh	r2, [r3, #0]
 8007580:	e041      	b.n	8007606 <USB_ActivateEndpoint+0x30e>
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	2b3e      	cmp	r3, #62	@ 0x3e
 8007588:	d81c      	bhi.n	80075c4 <USB_ActivateEndpoint+0x2cc>
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	085b      	lsrs	r3, r3, #1
 8007590:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	691b      	ldr	r3, [r3, #16]
 8007598:	f003 0301 	and.w	r3, r3, #1
 800759c:	2b00      	cmp	r3, #0
 800759e:	d004      	beq.n	80075aa <USB_ActivateEndpoint+0x2b2>
 80075a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075a4:	3301      	adds	r3, #1
 80075a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ac:	881b      	ldrh	r3, [r3, #0]
 80075ae:	b29a      	uxth	r2, r3
 80075b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	029b      	lsls	r3, r3, #10
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	4313      	orrs	r3, r2
 80075bc:	b29a      	uxth	r2, r3
 80075be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c0:	801a      	strh	r2, [r3, #0]
 80075c2:	e020      	b.n	8007606 <USB_ActivateEndpoint+0x30e>
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	691b      	ldr	r3, [r3, #16]
 80075c8:	095b      	lsrs	r3, r3, #5
 80075ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	f003 031f 	and.w	r3, r3, #31
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d104      	bne.n	80075e4 <USB_ActivateEndpoint+0x2ec>
 80075da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075de:	3b01      	subs	r3, #1
 80075e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e6:	881b      	ldrh	r3, [r3, #0]
 80075e8:	b29a      	uxth	r2, r3
 80075ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	029b      	lsls	r3, r3, #10
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	4313      	orrs	r3, r2
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007600:	b29a      	uxth	r2, r3
 8007602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007604:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	4413      	add	r3, r2
 8007610:	881b      	ldrh	r3, [r3, #0]
 8007612:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007614:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d01b      	beq.n	8007656 <USB_ActivateEndpoint+0x35e>
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	4413      	add	r3, r2
 8007628:	881b      	ldrh	r3, [r3, #0]
 800762a:	b29b      	uxth	r3, r3
 800762c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007630:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007634:	843b      	strh	r3, [r7, #32]
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	441a      	add	r2, r3
 8007640:	8c3b      	ldrh	r3, [r7, #32]
 8007642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800764a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800764e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007652:	b29b      	uxth	r3, r3
 8007654:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d124      	bne.n	80076a8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	4413      	add	r3, r2
 8007668:	881b      	ldrh	r3, [r3, #0]
 800766a:	b29b      	uxth	r3, r3
 800766c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007670:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007674:	83bb      	strh	r3, [r7, #28]
 8007676:	8bbb      	ldrh	r3, [r7, #28]
 8007678:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800767c:	83bb      	strh	r3, [r7, #28]
 800767e:	8bbb      	ldrh	r3, [r7, #28]
 8007680:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007684:	83bb      	strh	r3, [r7, #28]
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	441a      	add	r2, r3
 8007690:	8bbb      	ldrh	r3, [r7, #28]
 8007692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800769a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800769e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	8013      	strh	r3, [r2, #0]
 80076a6:	e306      	b.n	8007cb6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	4413      	add	r3, r2
 80076b2:	881b      	ldrh	r3, [r3, #0]
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076be:	83fb      	strh	r3, [r7, #30]
 80076c0:	8bfb      	ldrh	r3, [r7, #30]
 80076c2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80076c6:	83fb      	strh	r3, [r7, #30]
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	441a      	add	r2, r3
 80076d2:	8bfb      	ldrh	r3, [r7, #30]
 80076d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	8013      	strh	r3, [r2, #0]
 80076e8:	e2e5      	b.n	8007cb6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	78db      	ldrb	r3, [r3, #3]
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d11e      	bne.n	8007730 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	4413      	add	r3, r2
 80076fc:	881b      	ldrh	r3, [r3, #0]
 80076fe:	b29b      	uxth	r3, r3
 8007700:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007704:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007708:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	441a      	add	r2, r3
 8007716:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800771a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800771e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007722:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800772a:	b29b      	uxth	r3, r3
 800772c:	8013      	strh	r3, [r2, #0]
 800772e:	e01d      	b.n	800776c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	009b      	lsls	r3, r3, #2
 8007738:	4413      	add	r3, r2
 800773a:	881b      	ldrh	r3, [r3, #0]
 800773c:	b29b      	uxth	r3, r3
 800773e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007746:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	441a      	add	r2, r3
 8007754:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007758:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800775c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007760:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007768:	b29b      	uxth	r3, r3
 800776a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007776:	b29b      	uxth	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800777c:	4413      	add	r3, r2
 800777e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	00da      	lsls	r2, r3, #3
 8007786:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007788:	4413      	add	r3, r2
 800778a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800778e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	891b      	ldrh	r3, [r3, #8]
 8007794:	085b      	lsrs	r3, r3, #1
 8007796:	b29b      	uxth	r3, r3
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	b29a      	uxth	r2, r3
 800779c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800779e:	801a      	strh	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	461a      	mov	r2, r3
 80077ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077b0:	4413      	add	r3, r2
 80077b2:	677b      	str	r3, [r7, #116]	@ 0x74
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	781b      	ldrb	r3, [r3, #0]
 80077b8:	00da      	lsls	r2, r3, #3
 80077ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077bc:	4413      	add	r3, r2
 80077be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80077c2:	673b      	str	r3, [r7, #112]	@ 0x70
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	895b      	ldrh	r3, [r3, #10]
 80077c8:	085b      	lsrs	r3, r3, #1
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	b29a      	uxth	r2, r3
 80077d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80077d2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	785b      	ldrb	r3, [r3, #1]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	f040 81af 	bne.w	8007b3c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	881b      	ldrh	r3, [r3, #0]
 80077ea:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80077ee:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80077f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d01d      	beq.n	8007836 <USB_ActivateEndpoint+0x53e>
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	4413      	add	r3, r2
 8007804:	881b      	ldrh	r3, [r3, #0]
 8007806:	b29b      	uxth	r3, r3
 8007808:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800780c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007810:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	441a      	add	r2, r3
 800781e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8007822:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007826:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800782a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800782e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007832:	b29b      	uxth	r3, r3
 8007834:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	4413      	add	r3, r2
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8007846:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800784a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800784e:	2b00      	cmp	r3, #0
 8007850:	d01d      	beq.n	800788e <USB_ActivateEndpoint+0x596>
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4413      	add	r3, r2
 800785c:	881b      	ldrh	r3, [r3, #0]
 800785e:	b29b      	uxth	r3, r3
 8007860:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007864:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007868:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	441a      	add	r2, r3
 8007876:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800787a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800787e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007882:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007886:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800788a:	b29b      	uxth	r3, r3
 800788c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	785b      	ldrb	r3, [r3, #1]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d16b      	bne.n	800796e <USB_ActivateEndpoint+0x676>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	461a      	mov	r2, r3
 80078a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078a6:	4413      	add	r3, r2
 80078a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	00da      	lsls	r2, r3, #3
 80078b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078b2:	4413      	add	r3, r2
 80078b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078bc:	881b      	ldrh	r3, [r3, #0]
 80078be:	b29b      	uxth	r3, r3
 80078c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078c8:	801a      	strh	r2, [r3, #0]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10a      	bne.n	80078e8 <USB_ActivateEndpoint+0x5f0>
 80078d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078e4:	801a      	strh	r2, [r3, #0]
 80078e6:	e05d      	b.n	80079a4 <USB_ActivateEndpoint+0x6ac>
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	691b      	ldr	r3, [r3, #16]
 80078ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80078ee:	d81c      	bhi.n	800792a <USB_ActivateEndpoint+0x632>
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	691b      	ldr	r3, [r3, #16]
 80078f4:	085b      	lsrs	r3, r3, #1
 80078f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	f003 0301 	and.w	r3, r3, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	d004      	beq.n	8007910 <USB_ActivateEndpoint+0x618>
 8007906:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800790a:	3301      	adds	r3, #1
 800790c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007910:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007912:	881b      	ldrh	r3, [r3, #0]
 8007914:	b29a      	uxth	r2, r3
 8007916:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800791a:	b29b      	uxth	r3, r3
 800791c:	029b      	lsls	r3, r3, #10
 800791e:	b29b      	uxth	r3, r3
 8007920:	4313      	orrs	r3, r2
 8007922:	b29a      	uxth	r2, r3
 8007924:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007926:	801a      	strh	r2, [r3, #0]
 8007928:	e03c      	b.n	80079a4 <USB_ActivateEndpoint+0x6ac>
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	095b      	lsrs	r3, r3, #5
 8007930:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	f003 031f 	and.w	r3, r3, #31
 800793c:	2b00      	cmp	r3, #0
 800793e:	d104      	bne.n	800794a <USB_ActivateEndpoint+0x652>
 8007940:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007944:	3b01      	subs	r3, #1
 8007946:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800794a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800794c:	881b      	ldrh	r3, [r3, #0]
 800794e:	b29a      	uxth	r2, r3
 8007950:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007954:	b29b      	uxth	r3, r3
 8007956:	029b      	lsls	r3, r3, #10
 8007958:	b29b      	uxth	r3, r3
 800795a:	4313      	orrs	r3, r2
 800795c:	b29b      	uxth	r3, r3
 800795e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007966:	b29a      	uxth	r2, r3
 8007968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800796a:	801a      	strh	r2, [r3, #0]
 800796c:	e01a      	b.n	80079a4 <USB_ActivateEndpoint+0x6ac>
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	785b      	ldrb	r3, [r3, #1]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d116      	bne.n	80079a4 <USB_ActivateEndpoint+0x6ac>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	657b      	str	r3, [r7, #84]	@ 0x54
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007980:	b29b      	uxth	r3, r3
 8007982:	461a      	mov	r2, r3
 8007984:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007986:	4413      	add	r3, r2
 8007988:	657b      	str	r3, [r7, #84]	@ 0x54
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	00da      	lsls	r2, r3, #3
 8007990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007992:	4413      	add	r3, r2
 8007994:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007998:	653b      	str	r3, [r7, #80]	@ 0x50
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	691b      	ldr	r3, [r3, #16]
 800799e:	b29a      	uxth	r2, r3
 80079a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079a2:	801a      	strh	r2, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	785b      	ldrb	r3, [r3, #1]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d16b      	bne.n	8007a88 <USB_ActivateEndpoint+0x790>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	461a      	mov	r2, r3
 80079be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079c0:	4413      	add	r3, r2
 80079c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	00da      	lsls	r2, r3, #3
 80079ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079cc:	4413      	add	r3, r2
 80079ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80079d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80079d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d6:	881b      	ldrh	r3, [r3, #0]
 80079d8:	b29b      	uxth	r3, r3
 80079da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079de:	b29a      	uxth	r2, r3
 80079e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079e2:	801a      	strh	r2, [r3, #0]
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	691b      	ldr	r3, [r3, #16]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10a      	bne.n	8007a02 <USB_ActivateEndpoint+0x70a>
 80079ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ee:	881b      	ldrh	r3, [r3, #0]
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079fa:	b29a      	uxth	r2, r3
 80079fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079fe:	801a      	strh	r2, [r3, #0]
 8007a00:	e05b      	b.n	8007aba <USB_ActivateEndpoint+0x7c2>
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a08:	d81c      	bhi.n	8007a44 <USB_ActivateEndpoint+0x74c>
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	085b      	lsrs	r3, r3, #1
 8007a10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d004      	beq.n	8007a2a <USB_ActivateEndpoint+0x732>
 8007a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a24:	3301      	adds	r3, #1
 8007a26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a2c:	881b      	ldrh	r3, [r3, #0]
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	029b      	lsls	r3, r3, #10
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	b29a      	uxth	r2, r3
 8007a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a40:	801a      	strh	r2, [r3, #0]
 8007a42:	e03a      	b.n	8007aba <USB_ActivateEndpoint+0x7c2>
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	691b      	ldr	r3, [r3, #16]
 8007a48:	095b      	lsrs	r3, r3, #5
 8007a4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	f003 031f 	and.w	r3, r3, #31
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d104      	bne.n	8007a64 <USB_ActivateEndpoint+0x76c>
 8007a5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a66:	881b      	ldrh	r3, [r3, #0]
 8007a68:	b29a      	uxth	r2, r3
 8007a6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	029b      	lsls	r3, r3, #10
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	4313      	orrs	r3, r2
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a84:	801a      	strh	r2, [r3, #0]
 8007a86:	e018      	b.n	8007aba <USB_ActivateEndpoint+0x7c2>
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	785b      	ldrb	r3, [r3, #1]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d114      	bne.n	8007aba <USB_ActivateEndpoint+0x7c2>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	461a      	mov	r2, r3
 8007a9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a9c:	4413      	add	r3, r2
 8007a9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	00da      	lsls	r2, r3, #3
 8007aa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aa8:	4413      	add	r3, r2
 8007aaa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007aae:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	691b      	ldr	r3, [r3, #16]
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ab8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	4413      	add	r3, r2
 8007ac4:	881b      	ldrh	r3, [r3, #0]
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007acc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ad0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007ad2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007ad4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007ad8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007ada:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007adc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007ae0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	441a      	add	r2, r3
 8007aec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007aee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007af2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007af6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4413      	add	r3, r2
 8007b0c:	881b      	ldrh	r3, [r3, #0]
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b18:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	441a      	add	r2, r3
 8007b24:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007b26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	8013      	strh	r3, [r2, #0]
 8007b3a:	e0bc      	b.n	8007cb6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	881b      	ldrh	r3, [r3, #0]
 8007b48:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8007b4c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007b50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d01d      	beq.n	8007b94 <USB_ActivateEndpoint+0x89c>
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	4413      	add	r3, r2
 8007b62:	881b      	ldrh	r3, [r3, #0]
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b6e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	441a      	add	r2, r3
 8007b7c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007b80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	4413      	add	r3, r2
 8007b9e:	881b      	ldrh	r3, [r3, #0]
 8007ba0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8007ba4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d01d      	beq.n	8007bec <USB_ActivateEndpoint+0x8f4>
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	4413      	add	r3, r2
 8007bba:	881b      	ldrh	r3, [r3, #0]
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bc6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	441a      	add	r2, r3
 8007bd4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007bd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007be0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007be4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	78db      	ldrb	r3, [r3, #3]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d024      	beq.n	8007c3e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	881b      	ldrh	r3, [r3, #0]
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c0a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007c0e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007c12:	f083 0320 	eor.w	r3, r3, #32
 8007c16:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	441a      	add	r2, r3
 8007c24:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007c28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	8013      	strh	r3, [r2, #0]
 8007c3c:	e01d      	b.n	8007c7a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	781b      	ldrb	r3, [r3, #0]
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	4413      	add	r3, r2
 8007c48:	881b      	ldrh	r3, [r3, #0]
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c54:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	441a      	add	r2, r3
 8007c62:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007c66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	4413      	add	r3, r2
 8007c84:	881b      	ldrh	r3, [r3, #0]
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c90:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	441a      	add	r2, r3
 8007c9e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007ca2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ca6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007caa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007cb6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	379c      	adds	r7, #156	@ 0x9c
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop

08007cc8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b08d      	sub	sp, #52	@ 0x34
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	7b1b      	ldrb	r3, [r3, #12]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f040 808e 	bne.w	8007df8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	785b      	ldrb	r3, [r3, #1]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d044      	beq.n	8007d6e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	4413      	add	r3, r2
 8007cee:	881b      	ldrh	r3, [r3, #0]
 8007cf0:	81bb      	strh	r3, [r7, #12]
 8007cf2:	89bb      	ldrh	r3, [r7, #12]
 8007cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d01b      	beq.n	8007d34 <USB_DeactivateEndpoint+0x6c>
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	4413      	add	r3, r2
 8007d06:	881b      	ldrh	r3, [r3, #0]
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d12:	817b      	strh	r3, [r7, #10]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	441a      	add	r2, r3
 8007d1e:	897b      	ldrh	r3, [r7, #10]
 8007d20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d2c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	781b      	ldrb	r3, [r3, #0]
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	4413      	add	r3, r2
 8007d3e:	881b      	ldrh	r3, [r3, #0]
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d4a:	813b      	strh	r3, [r7, #8]
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	441a      	add	r2, r3
 8007d56:	893b      	ldrh	r3, [r7, #8]
 8007d58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	8013      	strh	r3, [r2, #0]
 8007d6c:	e192      	b.n	8008094 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	4413      	add	r3, r2
 8007d78:	881b      	ldrh	r3, [r3, #0]
 8007d7a:	827b      	strh	r3, [r7, #18]
 8007d7c:	8a7b      	ldrh	r3, [r7, #18]
 8007d7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d01b      	beq.n	8007dbe <USB_DeactivateEndpoint+0xf6>
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	4413      	add	r3, r2
 8007d90:	881b      	ldrh	r3, [r3, #0]
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d9c:	823b      	strh	r3, [r7, #16]
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	441a      	add	r2, r3
 8007da8:	8a3b      	ldrh	r3, [r7, #16]
 8007daa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007db2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	4413      	add	r3, r2
 8007dc8:	881b      	ldrh	r3, [r3, #0]
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007dd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dd4:	81fb      	strh	r3, [r7, #14]
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	441a      	add	r2, r3
 8007de0:	89fb      	ldrh	r3, [r7, #14]
 8007de2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007de6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	8013      	strh	r3, [r2, #0]
 8007df6:	e14d      	b.n	8008094 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	785b      	ldrb	r3, [r3, #1]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	f040 80a5 	bne.w	8007f4c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	4413      	add	r3, r2
 8007e0c:	881b      	ldrh	r3, [r3, #0]
 8007e0e:	843b      	strh	r3, [r7, #32]
 8007e10:	8c3b      	ldrh	r3, [r7, #32]
 8007e12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d01b      	beq.n	8007e52 <USB_DeactivateEndpoint+0x18a>
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4413      	add	r3, r2
 8007e24:	881b      	ldrh	r3, [r3, #0]
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e30:	83fb      	strh	r3, [r7, #30]
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	441a      	add	r2, r3
 8007e3c:	8bfb      	ldrh	r3, [r7, #30]
 8007e3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007e4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4413      	add	r3, r2
 8007e5c:	881b      	ldrh	r3, [r3, #0]
 8007e5e:	83bb      	strh	r3, [r7, #28]
 8007e60:	8bbb      	ldrh	r3, [r7, #28]
 8007e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d01b      	beq.n	8007ea2 <USB_DeactivateEndpoint+0x1da>
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	4413      	add	r3, r2
 8007e74:	881b      	ldrh	r3, [r3, #0]
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e80:	837b      	strh	r3, [r7, #26]
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	441a      	add	r2, r3
 8007e8c:	8b7b      	ldrh	r3, [r7, #26]
 8007e8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	4413      	add	r3, r2
 8007eac:	881b      	ldrh	r3, [r3, #0]
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eb8:	833b      	strh	r3, [r7, #24]
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	009b      	lsls	r3, r3, #2
 8007ec2:	441a      	add	r2, r3
 8007ec4:	8b3b      	ldrh	r3, [r7, #24]
 8007ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ed2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007eec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ef0:	82fb      	strh	r3, [r7, #22]
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	441a      	add	r2, r3
 8007efc:	8afb      	ldrh	r3, [r7, #22]
 8007efe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	009b      	lsls	r3, r3, #2
 8007f1a:	4413      	add	r3, r2
 8007f1c:	881b      	ldrh	r3, [r3, #0]
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f28:	82bb      	strh	r3, [r7, #20]
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	441a      	add	r2, r3
 8007f34:	8abb      	ldrh	r3, [r7, #20]
 8007f36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	8013      	strh	r3, [r2, #0]
 8007f4a:	e0a3      	b.n	8008094 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4413      	add	r3, r2
 8007f56:	881b      	ldrh	r3, [r3, #0]
 8007f58:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007f5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007f5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d01b      	beq.n	8007f9c <USB_DeactivateEndpoint+0x2d4>
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	881b      	ldrh	r3, [r3, #0]
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f7a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	441a      	add	r2, r3
 8007f86:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007f88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4413      	add	r3, r2
 8007fa6:	881b      	ldrh	r3, [r3, #0]
 8007fa8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007faa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d01b      	beq.n	8007fec <USB_DeactivateEndpoint+0x324>
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	4413      	add	r3, r2
 8007fbe:	881b      	ldrh	r3, [r3, #0]
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fca:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	441a      	add	r2, r3
 8007fd6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007fd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fe0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fe4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	881b      	ldrh	r3, [r3, #0]
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008002:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	441a      	add	r2, r3
 800800e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008010:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008014:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008018:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800801c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008020:	b29b      	uxth	r3, r3
 8008022:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	881b      	ldrh	r3, [r3, #0]
 8008030:	b29b      	uxth	r3, r3
 8008032:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008036:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800803a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	441a      	add	r2, r3
 8008046:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008048:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800804c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008050:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008058:	b29b      	uxth	r3, r3
 800805a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	781b      	ldrb	r3, [r3, #0]
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	4413      	add	r3, r2
 8008066:	881b      	ldrh	r3, [r3, #0]
 8008068:	b29b      	uxth	r3, r3
 800806a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800806e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008072:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	441a      	add	r2, r3
 800807e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008080:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008084:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008088:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800808c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008090:	b29b      	uxth	r3, r3
 8008092:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3734      	adds	r7, #52	@ 0x34
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b0ac      	sub	sp, #176	@ 0xb0
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
 80080aa:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	785b      	ldrb	r3, [r3, #1]
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	f040 84ca 	bne.w	8008a4a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	699a      	ldr	r2, [r3, #24]
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	691b      	ldr	r3, [r3, #16]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d904      	bls.n	80080cc <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80080ca:	e003      	b.n	80080d4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	699b      	ldr	r3, [r3, #24]
 80080d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	7b1b      	ldrb	r3, [r3, #12]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d122      	bne.n	8008122 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	6959      	ldr	r1, [r3, #20]
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	88da      	ldrh	r2, [r3, #6]
 80080e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 febd 	bl	8008e6a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	613b      	str	r3, [r7, #16]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	461a      	mov	r2, r3
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	4413      	add	r3, r2
 8008102:	613b      	str	r3, [r7, #16]
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	00da      	lsls	r2, r3, #3
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	4413      	add	r3, r2
 800810e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008112:	60fb      	str	r3, [r7, #12]
 8008114:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008118:	b29a      	uxth	r2, r3
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	801a      	strh	r2, [r3, #0]
 800811e:	f000 bc6f 	b.w	8008a00 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	78db      	ldrb	r3, [r3, #3]
 8008126:	2b02      	cmp	r3, #2
 8008128:	f040 831e 	bne.w	8008768 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	6a1a      	ldr	r2, [r3, #32]
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	429a      	cmp	r2, r3
 8008136:	f240 82cf 	bls.w	80086d8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	4413      	add	r3, r2
 8008144:	881b      	ldrh	r3, [r3, #0]
 8008146:	b29b      	uxth	r3, r3
 8008148:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800814c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008150:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	441a      	add	r2, r3
 800815e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008162:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008166:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800816a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800816e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008172:	b29b      	uxth	r3, r3
 8008174:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	6a1a      	ldr	r2, [r3, #32]
 800817a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800817e:	1ad2      	subs	r2, r2, r3
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	881b      	ldrh	r3, [r3, #0]
 8008190:	b29b      	uxth	r3, r3
 8008192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 814f 	beq.w	800843a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	633b      	str	r3, [r7, #48]	@ 0x30
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	785b      	ldrb	r3, [r3, #1]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d16b      	bne.n	8008280 <USB_EPStartXfer+0x1de>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	461a      	mov	r2, r3
 80081b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b8:	4413      	add	r3, r2
 80081ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	00da      	lsls	r2, r3, #3
 80081c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c4:	4413      	add	r3, r2
 80081c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80081ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80081cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ce:	881b      	ldrh	r3, [r3, #0]
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081d6:	b29a      	uxth	r2, r3
 80081d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081da:	801a      	strh	r2, [r3, #0]
 80081dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10a      	bne.n	80081fa <USB_EPStartXfer+0x158>
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f6:	801a      	strh	r2, [r3, #0]
 80081f8:	e05b      	b.n	80082b2 <USB_EPStartXfer+0x210>
 80081fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8008200:	d81c      	bhi.n	800823c <USB_EPStartXfer+0x19a>
 8008202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008206:	085b      	lsrs	r3, r3, #1
 8008208:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800820c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008210:	f003 0301 	and.w	r3, r3, #1
 8008214:	2b00      	cmp	r3, #0
 8008216:	d004      	beq.n	8008222 <USB_EPStartXfer+0x180>
 8008218:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800821c:	3301      	adds	r3, #1
 800821e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	881b      	ldrh	r3, [r3, #0]
 8008226:	b29a      	uxth	r2, r3
 8008228:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800822c:	b29b      	uxth	r3, r3
 800822e:	029b      	lsls	r3, r3, #10
 8008230:	b29b      	uxth	r3, r3
 8008232:	4313      	orrs	r3, r2
 8008234:	b29a      	uxth	r2, r3
 8008236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008238:	801a      	strh	r2, [r3, #0]
 800823a:	e03a      	b.n	80082b2 <USB_EPStartXfer+0x210>
 800823c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008240:	095b      	lsrs	r3, r3, #5
 8008242:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800824a:	f003 031f 	and.w	r3, r3, #31
 800824e:	2b00      	cmp	r3, #0
 8008250:	d104      	bne.n	800825c <USB_EPStartXfer+0x1ba>
 8008252:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008256:	3b01      	subs	r3, #1
 8008258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825e:	881b      	ldrh	r3, [r3, #0]
 8008260:	b29a      	uxth	r2, r3
 8008262:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008266:	b29b      	uxth	r3, r3
 8008268:	029b      	lsls	r3, r3, #10
 800826a:	b29b      	uxth	r3, r3
 800826c:	4313      	orrs	r3, r2
 800826e:	b29b      	uxth	r3, r3
 8008270:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008274:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008278:	b29a      	uxth	r2, r3
 800827a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827c:	801a      	strh	r2, [r3, #0]
 800827e:	e018      	b.n	80082b2 <USB_EPStartXfer+0x210>
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	785b      	ldrb	r3, [r3, #1]
 8008284:	2b01      	cmp	r3, #1
 8008286:	d114      	bne.n	80082b2 <USB_EPStartXfer+0x210>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800828e:	b29b      	uxth	r3, r3
 8008290:	461a      	mov	r2, r3
 8008292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008294:	4413      	add	r3, r2
 8008296:	633b      	str	r3, [r7, #48]	@ 0x30
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	00da      	lsls	r2, r3, #3
 800829e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a0:	4413      	add	r3, r2
 80082a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082ac:	b29a      	uxth	r2, r3
 80082ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	895b      	ldrh	r3, [r3, #10]
 80082b6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	6959      	ldr	r1, [r3, #20]
 80082be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 fdce 	bl	8008e6a <USB_WritePMA>
            ep->xfer_buff += len;
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	695a      	ldr	r2, [r3, #20]
 80082d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082d6:	441a      	add	r2, r3
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	6a1a      	ldr	r2, [r3, #32]
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d907      	bls.n	80082f8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	6a1a      	ldr	r2, [r3, #32]
 80082ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082f0:	1ad2      	subs	r2, r2, r3
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	621a      	str	r2, [r3, #32]
 80082f6:	e006      	b.n	8008306 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	6a1b      	ldr	r3, [r3, #32]
 80082fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	2200      	movs	r2, #0
 8008304:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	785b      	ldrb	r3, [r3, #1]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d16b      	bne.n	80083e6 <USB_EPStartXfer+0x344>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	61bb      	str	r3, [r7, #24]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008318:	b29b      	uxth	r3, r3
 800831a:	461a      	mov	r2, r3
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	4413      	add	r3, r2
 8008320:	61bb      	str	r3, [r7, #24]
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	00da      	lsls	r2, r3, #3
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	4413      	add	r3, r2
 800832c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008330:	617b      	str	r3, [r7, #20]
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	881b      	ldrh	r3, [r3, #0]
 8008336:	b29b      	uxth	r3, r3
 8008338:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800833c:	b29a      	uxth	r2, r3
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	801a      	strh	r2, [r3, #0]
 8008342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008346:	2b00      	cmp	r3, #0
 8008348:	d10a      	bne.n	8008360 <USB_EPStartXfer+0x2be>
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	881b      	ldrh	r3, [r3, #0]
 800834e:	b29b      	uxth	r3, r3
 8008350:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008354:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008358:	b29a      	uxth	r2, r3
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	801a      	strh	r2, [r3, #0]
 800835e:	e05d      	b.n	800841c <USB_EPStartXfer+0x37a>
 8008360:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008364:	2b3e      	cmp	r3, #62	@ 0x3e
 8008366:	d81c      	bhi.n	80083a2 <USB_EPStartXfer+0x300>
 8008368:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800836c:	085b      	lsrs	r3, r3, #1
 800836e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008376:	f003 0301 	and.w	r3, r3, #1
 800837a:	2b00      	cmp	r3, #0
 800837c:	d004      	beq.n	8008388 <USB_EPStartXfer+0x2e6>
 800837e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008382:	3301      	adds	r3, #1
 8008384:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	881b      	ldrh	r3, [r3, #0]
 800838c:	b29a      	uxth	r2, r3
 800838e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008392:	b29b      	uxth	r3, r3
 8008394:	029b      	lsls	r3, r3, #10
 8008396:	b29b      	uxth	r3, r3
 8008398:	4313      	orrs	r3, r2
 800839a:	b29a      	uxth	r2, r3
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	801a      	strh	r2, [r3, #0]
 80083a0:	e03c      	b.n	800841c <USB_EPStartXfer+0x37a>
 80083a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083a6:	095b      	lsrs	r3, r3, #5
 80083a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80083ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083b0:	f003 031f 	and.w	r3, r3, #31
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d104      	bne.n	80083c2 <USB_EPStartXfer+0x320>
 80083b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80083bc:	3b01      	subs	r3, #1
 80083be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	881b      	ldrh	r3, [r3, #0]
 80083c6:	b29a      	uxth	r2, r3
 80083c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	029b      	lsls	r3, r3, #10
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	4313      	orrs	r3, r2
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083de:	b29a      	uxth	r2, r3
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	801a      	strh	r2, [r3, #0]
 80083e4:	e01a      	b.n	800841c <USB_EPStartXfer+0x37a>
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	785b      	ldrb	r3, [r3, #1]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d116      	bne.n	800841c <USB_EPStartXfer+0x37a>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	623b      	str	r3, [r7, #32]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	461a      	mov	r2, r3
 80083fc:	6a3b      	ldr	r3, [r7, #32]
 80083fe:	4413      	add	r3, r2
 8008400:	623b      	str	r3, [r7, #32]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	781b      	ldrb	r3, [r3, #0]
 8008406:	00da      	lsls	r2, r3, #3
 8008408:	6a3b      	ldr	r3, [r7, #32]
 800840a:	4413      	add	r3, r2
 800840c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008410:	61fb      	str	r3, [r7, #28]
 8008412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008416:	b29a      	uxth	r2, r3
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	891b      	ldrh	r3, [r3, #8]
 8008420:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	6959      	ldr	r1, [r3, #20]
 8008428:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800842c:	b29b      	uxth	r3, r3
 800842e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 fd19 	bl	8008e6a <USB_WritePMA>
 8008438:	e2e2      	b.n	8008a00 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	785b      	ldrb	r3, [r3, #1]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d16b      	bne.n	800851a <USB_EPStartXfer+0x478>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800844c:	b29b      	uxth	r3, r3
 800844e:	461a      	mov	r2, r3
 8008450:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008452:	4413      	add	r3, r2
 8008454:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	00da      	lsls	r2, r3, #3
 800845c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800845e:	4413      	add	r3, r2
 8008460:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008464:	647b      	str	r3, [r7, #68]	@ 0x44
 8008466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008468:	881b      	ldrh	r3, [r3, #0]
 800846a:	b29b      	uxth	r3, r3
 800846c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008470:	b29a      	uxth	r2, r3
 8008472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008474:	801a      	strh	r2, [r3, #0]
 8008476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800847a:	2b00      	cmp	r3, #0
 800847c:	d10a      	bne.n	8008494 <USB_EPStartXfer+0x3f2>
 800847e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008480:	881b      	ldrh	r3, [r3, #0]
 8008482:	b29b      	uxth	r3, r3
 8008484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800848c:	b29a      	uxth	r2, r3
 800848e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008490:	801a      	strh	r2, [r3, #0]
 8008492:	e05d      	b.n	8008550 <USB_EPStartXfer+0x4ae>
 8008494:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008498:	2b3e      	cmp	r3, #62	@ 0x3e
 800849a:	d81c      	bhi.n	80084d6 <USB_EPStartXfer+0x434>
 800849c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084a0:	085b      	lsrs	r3, r3, #1
 80084a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d004      	beq.n	80084bc <USB_EPStartXfer+0x41a>
 80084b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084b6:	3301      	adds	r3, #1
 80084b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084be:	881b      	ldrh	r3, [r3, #0]
 80084c0:	b29a      	uxth	r2, r3
 80084c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	029b      	lsls	r3, r3, #10
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	4313      	orrs	r3, r2
 80084ce:	b29a      	uxth	r2, r3
 80084d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084d2:	801a      	strh	r2, [r3, #0]
 80084d4:	e03c      	b.n	8008550 <USB_EPStartXfer+0x4ae>
 80084d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084da:	095b      	lsrs	r3, r3, #5
 80084dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084e4:	f003 031f 	and.w	r3, r3, #31
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d104      	bne.n	80084f6 <USB_EPStartXfer+0x454>
 80084ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084f0:	3b01      	subs	r3, #1
 80084f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084f8:	881b      	ldrh	r3, [r3, #0]
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008500:	b29b      	uxth	r3, r3
 8008502:	029b      	lsls	r3, r3, #10
 8008504:	b29b      	uxth	r3, r3
 8008506:	4313      	orrs	r3, r2
 8008508:	b29b      	uxth	r3, r3
 800850a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800850e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008512:	b29a      	uxth	r2, r3
 8008514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008516:	801a      	strh	r2, [r3, #0]
 8008518:	e01a      	b.n	8008550 <USB_EPStartXfer+0x4ae>
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	785b      	ldrb	r3, [r3, #1]
 800851e:	2b01      	cmp	r3, #1
 8008520:	d116      	bne.n	8008550 <USB_EPStartXfer+0x4ae>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	653b      	str	r3, [r7, #80]	@ 0x50
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800852c:	b29b      	uxth	r3, r3
 800852e:	461a      	mov	r2, r3
 8008530:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008532:	4413      	add	r3, r2
 8008534:	653b      	str	r3, [r7, #80]	@ 0x50
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	00da      	lsls	r2, r3, #3
 800853c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800853e:	4413      	add	r3, r2
 8008540:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008544:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800854a:	b29a      	uxth	r2, r3
 800854c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800854e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	891b      	ldrh	r3, [r3, #8]
 8008554:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	6959      	ldr	r1, [r3, #20]
 800855c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008560:	b29b      	uxth	r3, r3
 8008562:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 fc7f 	bl	8008e6a <USB_WritePMA>
            ep->xfer_buff += len;
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	695a      	ldr	r2, [r3, #20]
 8008570:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008574:	441a      	add	r2, r3
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	6a1a      	ldr	r2, [r3, #32]
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	691b      	ldr	r3, [r3, #16]
 8008582:	429a      	cmp	r2, r3
 8008584:	d907      	bls.n	8008596 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	6a1a      	ldr	r2, [r3, #32]
 800858a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800858e:	1ad2      	subs	r2, r2, r3
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	621a      	str	r2, [r3, #32]
 8008594:	e006      	b.n	80085a4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	6a1b      	ldr	r3, [r3, #32]
 800859a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	2200      	movs	r2, #0
 80085a2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	785b      	ldrb	r3, [r3, #1]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d16b      	bne.n	8008688 <USB_EPStartXfer+0x5e6>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	461a      	mov	r2, r3
 80085be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c0:	4413      	add	r3, r2
 80085c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	00da      	lsls	r2, r3, #3
 80085ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085cc:	4413      	add	r3, r2
 80085ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d6:	881b      	ldrh	r3, [r3, #0]
 80085d8:	b29b      	uxth	r3, r3
 80085da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085de:	b29a      	uxth	r2, r3
 80085e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e2:	801a      	strh	r2, [r3, #0]
 80085e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10a      	bne.n	8008602 <USB_EPStartXfer+0x560>
 80085ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ee:	881b      	ldrh	r3, [r3, #0]
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085fe:	801a      	strh	r2, [r3, #0]
 8008600:	e05b      	b.n	80086ba <USB_EPStartXfer+0x618>
 8008602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008606:	2b3e      	cmp	r3, #62	@ 0x3e
 8008608:	d81c      	bhi.n	8008644 <USB_EPStartXfer+0x5a2>
 800860a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800860e:	085b      	lsrs	r3, r3, #1
 8008610:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008618:	f003 0301 	and.w	r3, r3, #1
 800861c:	2b00      	cmp	r3, #0
 800861e:	d004      	beq.n	800862a <USB_EPStartXfer+0x588>
 8008620:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008624:	3301      	adds	r3, #1
 8008626:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800862a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800862c:	881b      	ldrh	r3, [r3, #0]
 800862e:	b29a      	uxth	r2, r3
 8008630:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008634:	b29b      	uxth	r3, r3
 8008636:	029b      	lsls	r3, r3, #10
 8008638:	b29b      	uxth	r3, r3
 800863a:	4313      	orrs	r3, r2
 800863c:	b29a      	uxth	r2, r3
 800863e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008640:	801a      	strh	r2, [r3, #0]
 8008642:	e03a      	b.n	80086ba <USB_EPStartXfer+0x618>
 8008644:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008648:	095b      	lsrs	r3, r3, #5
 800864a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800864e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008652:	f003 031f 	and.w	r3, r3, #31
 8008656:	2b00      	cmp	r3, #0
 8008658:	d104      	bne.n	8008664 <USB_EPStartXfer+0x5c2>
 800865a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800865e:	3b01      	subs	r3, #1
 8008660:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008666:	881b      	ldrh	r3, [r3, #0]
 8008668:	b29a      	uxth	r2, r3
 800866a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800866e:	b29b      	uxth	r3, r3
 8008670:	029b      	lsls	r3, r3, #10
 8008672:	b29b      	uxth	r3, r3
 8008674:	4313      	orrs	r3, r2
 8008676:	b29b      	uxth	r3, r3
 8008678:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800867c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008680:	b29a      	uxth	r2, r3
 8008682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008684:	801a      	strh	r2, [r3, #0]
 8008686:	e018      	b.n	80086ba <USB_EPStartXfer+0x618>
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	785b      	ldrb	r3, [r3, #1]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d114      	bne.n	80086ba <USB_EPStartXfer+0x618>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008696:	b29b      	uxth	r3, r3
 8008698:	461a      	mov	r2, r3
 800869a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800869c:	4413      	add	r3, r2
 800869e:	643b      	str	r3, [r7, #64]	@ 0x40
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	00da      	lsls	r2, r3, #3
 80086a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086a8:	4413      	add	r3, r2
 80086aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	895b      	ldrh	r3, [r3, #10]
 80086be:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	6959      	ldr	r1, [r3, #20]
 80086c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f000 fbca 	bl	8008e6a <USB_WritePMA>
 80086d6:	e193      	b.n	8008a00 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	6a1b      	ldr	r3, [r3, #32]
 80086dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	4413      	add	r3, r2
 80086ea:	881b      	ldrh	r3, [r3, #0]
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80086f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086f6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	009b      	lsls	r3, r3, #2
 8008702:	441a      	add	r2, r3
 8008704:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008708:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800870c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008710:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008714:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008718:	b29b      	uxth	r3, r3
 800871a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008726:	b29b      	uxth	r3, r3
 8008728:	461a      	mov	r2, r3
 800872a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800872c:	4413      	add	r3, r2
 800872e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	00da      	lsls	r2, r3, #3
 8008736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008738:	4413      	add	r3, r2
 800873a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800873e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008744:	b29a      	uxth	r2, r3
 8008746:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008748:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	891b      	ldrh	r3, [r3, #8]
 800874e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	6959      	ldr	r1, [r3, #20]
 8008756:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800875a:	b29b      	uxth	r3, r3
 800875c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f000 fb82 	bl	8008e6a <USB_WritePMA>
 8008766:	e14b      	b.n	8008a00 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	6a1a      	ldr	r2, [r3, #32]
 800876c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008770:	1ad2      	subs	r2, r2, r3
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4413      	add	r3, r2
 8008780:	881b      	ldrh	r3, [r3, #0]
 8008782:	b29b      	uxth	r3, r3
 8008784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008788:	2b00      	cmp	r3, #0
 800878a:	f000 809a 	beq.w	80088c2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	673b      	str	r3, [r7, #112]	@ 0x70
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	785b      	ldrb	r3, [r3, #1]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d16b      	bne.n	8008872 <USB_EPStartXfer+0x7d0>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	461a      	mov	r2, r3
 80087a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80087aa:	4413      	add	r3, r2
 80087ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	00da      	lsls	r2, r3, #3
 80087b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80087b6:	4413      	add	r3, r2
 80087b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80087be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087c0:	881b      	ldrh	r3, [r3, #0]
 80087c2:	b29b      	uxth	r3, r3
 80087c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087c8:	b29a      	uxth	r2, r3
 80087ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087cc:	801a      	strh	r2, [r3, #0]
 80087ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10a      	bne.n	80087ec <USB_EPStartXfer+0x74a>
 80087d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087d8:	881b      	ldrh	r3, [r3, #0]
 80087da:	b29b      	uxth	r3, r3
 80087dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087e8:	801a      	strh	r2, [r3, #0]
 80087ea:	e05b      	b.n	80088a4 <USB_EPStartXfer+0x802>
 80087ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80087f2:	d81c      	bhi.n	800882e <USB_EPStartXfer+0x78c>
 80087f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087f8:	085b      	lsrs	r3, r3, #1
 80087fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80087fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008802:	f003 0301 	and.w	r3, r3, #1
 8008806:	2b00      	cmp	r3, #0
 8008808:	d004      	beq.n	8008814 <USB_EPStartXfer+0x772>
 800880a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800880e:	3301      	adds	r3, #1
 8008810:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008814:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008816:	881b      	ldrh	r3, [r3, #0]
 8008818:	b29a      	uxth	r2, r3
 800881a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800881e:	b29b      	uxth	r3, r3
 8008820:	029b      	lsls	r3, r3, #10
 8008822:	b29b      	uxth	r3, r3
 8008824:	4313      	orrs	r3, r2
 8008826:	b29a      	uxth	r2, r3
 8008828:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800882a:	801a      	strh	r2, [r3, #0]
 800882c:	e03a      	b.n	80088a4 <USB_EPStartXfer+0x802>
 800882e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008832:	095b      	lsrs	r3, r3, #5
 8008834:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800883c:	f003 031f 	and.w	r3, r3, #31
 8008840:	2b00      	cmp	r3, #0
 8008842:	d104      	bne.n	800884e <USB_EPStartXfer+0x7ac>
 8008844:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008848:	3b01      	subs	r3, #1
 800884a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800884e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008850:	881b      	ldrh	r3, [r3, #0]
 8008852:	b29a      	uxth	r2, r3
 8008854:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008858:	b29b      	uxth	r3, r3
 800885a:	029b      	lsls	r3, r3, #10
 800885c:	b29b      	uxth	r3, r3
 800885e:	4313      	orrs	r3, r2
 8008860:	b29b      	uxth	r3, r3
 8008862:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008866:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800886a:	b29a      	uxth	r2, r3
 800886c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800886e:	801a      	strh	r2, [r3, #0]
 8008870:	e018      	b.n	80088a4 <USB_EPStartXfer+0x802>
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	785b      	ldrb	r3, [r3, #1]
 8008876:	2b01      	cmp	r3, #1
 8008878:	d114      	bne.n	80088a4 <USB_EPStartXfer+0x802>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008880:	b29b      	uxth	r3, r3
 8008882:	461a      	mov	r2, r3
 8008884:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008886:	4413      	add	r3, r2
 8008888:	673b      	str	r3, [r7, #112]	@ 0x70
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	00da      	lsls	r2, r3, #3
 8008890:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008892:	4413      	add	r3, r2
 8008894:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008898:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800889a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800889e:	b29a      	uxth	r2, r3
 80088a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088a2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	895b      	ldrh	r3, [r3, #10]
 80088a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	6959      	ldr	r1, [r3, #20]
 80088b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 fad5 	bl	8008e6a <USB_WritePMA>
 80088c0:	e09e      	b.n	8008a00 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	785b      	ldrb	r3, [r3, #1]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d16b      	bne.n	80089a2 <USB_EPStartXfer+0x900>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	461a      	mov	r2, r3
 80088d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088da:	4413      	add	r3, r2
 80088dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	00da      	lsls	r2, r3, #3
 80088e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088e6:	4413      	add	r3, r2
 80088e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80088ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088f0:	881b      	ldrh	r3, [r3, #0]
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088f8:	b29a      	uxth	r2, r3
 80088fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088fc:	801a      	strh	r2, [r3, #0]
 80088fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10a      	bne.n	800891c <USB_EPStartXfer+0x87a>
 8008906:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008908:	881b      	ldrh	r3, [r3, #0]
 800890a:	b29b      	uxth	r3, r3
 800890c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008910:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008914:	b29a      	uxth	r2, r3
 8008916:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008918:	801a      	strh	r2, [r3, #0]
 800891a:	e063      	b.n	80089e4 <USB_EPStartXfer+0x942>
 800891c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008920:	2b3e      	cmp	r3, #62	@ 0x3e
 8008922:	d81c      	bhi.n	800895e <USB_EPStartXfer+0x8bc>
 8008924:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008928:	085b      	lsrs	r3, r3, #1
 800892a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800892e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008932:	f003 0301 	and.w	r3, r3, #1
 8008936:	2b00      	cmp	r3, #0
 8008938:	d004      	beq.n	8008944 <USB_EPStartXfer+0x8a2>
 800893a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800893e:	3301      	adds	r3, #1
 8008940:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008944:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008946:	881b      	ldrh	r3, [r3, #0]
 8008948:	b29a      	uxth	r2, r3
 800894a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800894e:	b29b      	uxth	r3, r3
 8008950:	029b      	lsls	r3, r3, #10
 8008952:	b29b      	uxth	r3, r3
 8008954:	4313      	orrs	r3, r2
 8008956:	b29a      	uxth	r2, r3
 8008958:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800895a:	801a      	strh	r2, [r3, #0]
 800895c:	e042      	b.n	80089e4 <USB_EPStartXfer+0x942>
 800895e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008962:	095b      	lsrs	r3, r3, #5
 8008964:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800896c:	f003 031f 	and.w	r3, r3, #31
 8008970:	2b00      	cmp	r3, #0
 8008972:	d104      	bne.n	800897e <USB_EPStartXfer+0x8dc>
 8008974:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008978:	3b01      	subs	r3, #1
 800897a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800897e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008980:	881b      	ldrh	r3, [r3, #0]
 8008982:	b29a      	uxth	r2, r3
 8008984:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008988:	b29b      	uxth	r3, r3
 800898a:	029b      	lsls	r3, r3, #10
 800898c:	b29b      	uxth	r3, r3
 800898e:	4313      	orrs	r3, r2
 8008990:	b29b      	uxth	r3, r3
 8008992:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008996:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800899a:	b29a      	uxth	r2, r3
 800899c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800899e:	801a      	strh	r2, [r3, #0]
 80089a0:	e020      	b.n	80089e4 <USB_EPStartXfer+0x942>
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	785b      	ldrb	r3, [r3, #1]
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d11c      	bne.n	80089e4 <USB_EPStartXfer+0x942>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	461a      	mov	r2, r3
 80089ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089be:	4413      	add	r3, r2
 80089c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	00da      	lsls	r2, r3, #3
 80089ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089ce:	4413      	add	r3, r2
 80089d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089dc:	b29a      	uxth	r2, r3
 80089de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089e2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	891b      	ldrh	r3, [r3, #8]
 80089e8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	6959      	ldr	r1, [r3, #20]
 80089f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fa35 	bl	8008e6a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	4413      	add	r3, r2
 8008a0a:	881b      	ldrh	r3, [r3, #0]
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a16:	817b      	strh	r3, [r7, #10]
 8008a18:	897b      	ldrh	r3, [r7, #10]
 8008a1a:	f083 0310 	eor.w	r3, r3, #16
 8008a1e:	817b      	strh	r3, [r7, #10]
 8008a20:	897b      	ldrh	r3, [r7, #10]
 8008a22:	f083 0320 	eor.w	r3, r3, #32
 8008a26:	817b      	strh	r3, [r7, #10]
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	441a      	add	r2, r3
 8008a32:	897b      	ldrh	r3, [r7, #10]
 8008a34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	8013      	strh	r3, [r2, #0]
 8008a48:	e0d5      	b.n	8008bf6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	7b1b      	ldrb	r3, [r3, #12]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d156      	bne.n	8008b00 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	699b      	ldr	r3, [r3, #24]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d122      	bne.n	8008aa0 <USB_EPStartXfer+0x9fe>
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	78db      	ldrb	r3, [r3, #3]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d11e      	bne.n	8008aa0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	4413      	add	r3, r2
 8008a6c:	881b      	ldrh	r3, [r3, #0]
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a78:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	009b      	lsls	r3, r3, #2
 8008a84:	441a      	add	r2, r3
 8008a86:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008a8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a92:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008a96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	8013      	strh	r3, [r2, #0]
 8008a9e:	e01d      	b.n	8008adc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	4413      	add	r3, r2
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ab6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8008aba:	687a      	ldr	r2, [r7, #4]
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	441a      	add	r2, r3
 8008ac4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8008ac8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008acc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ad0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ad4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	699a      	ldr	r2, [r3, #24]
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d907      	bls.n	8008af8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	699a      	ldr	r2, [r3, #24]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	1ad2      	subs	r2, r2, r3
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	619a      	str	r2, [r3, #24]
 8008af6:	e054      	b.n	8008ba2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	2200      	movs	r2, #0
 8008afc:	619a      	str	r2, [r3, #24]
 8008afe:	e050      	b.n	8008ba2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	78db      	ldrb	r3, [r3, #3]
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d142      	bne.n	8008b8e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	69db      	ldr	r3, [r3, #28]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d048      	beq.n	8008ba2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	4413      	add	r3, r2
 8008b1a:	881b      	ldrh	r3, [r3, #0]
 8008b1c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008b20:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d005      	beq.n	8008b38 <USB_EPStartXfer+0xa96>
 8008b2c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d10b      	bne.n	8008b50 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008b38:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d12e      	bne.n	8008ba2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008b44:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d128      	bne.n	8008ba2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4413      	add	r3, r2
 8008b5a:	881b      	ldrh	r3, [r3, #0]
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b66:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	441a      	add	r2, r3
 8008b74:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8008b78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b84:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	8013      	strh	r3, [r2, #0]
 8008b8c:	e009      	b.n	8008ba2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	78db      	ldrb	r3, [r3, #3]
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d103      	bne.n	8008b9e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	619a      	str	r2, [r3, #24]
 8008b9c:	e001      	b.n	8008ba2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	e02a      	b.n	8008bf8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4413      	add	r3, r2
 8008bac:	881b      	ldrh	r3, [r3, #0]
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008bb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008bbc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008bc0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008bc4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008bc8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008bcc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008bd0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	441a      	add	r2, r3
 8008bde:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008be2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008be6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bf2:	b29b      	uxth	r3, r3
 8008bf4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008bf6:	2300      	movs	r3, #0
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	37b0      	adds	r7, #176	@ 0xb0
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	785b      	ldrb	r3, [r3, #1]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d020      	beq.n	8008c54 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	4413      	add	r3, r2
 8008c1c:	881b      	ldrh	r3, [r3, #0]
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c28:	81bb      	strh	r3, [r7, #12]
 8008c2a:	89bb      	ldrh	r3, [r7, #12]
 8008c2c:	f083 0310 	eor.w	r3, r3, #16
 8008c30:	81bb      	strh	r3, [r7, #12]
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	441a      	add	r2, r3
 8008c3c:	89bb      	ldrh	r3, [r7, #12]
 8008c3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	8013      	strh	r3, [r2, #0]
 8008c52:	e01f      	b.n	8008c94 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	881b      	ldrh	r3, [r3, #0]
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c6a:	81fb      	strh	r3, [r7, #14]
 8008c6c:	89fb      	ldrh	r3, [r7, #14]
 8008c6e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008c72:	81fb      	strh	r3, [r7, #14]
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	009b      	lsls	r3, r3, #2
 8008c7c:	441a      	add	r2, r3
 8008c7e:	89fb      	ldrh	r3, [r7, #14]
 8008c80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3714      	adds	r7, #20
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b087      	sub	sp, #28
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	785b      	ldrb	r3, [r3, #1]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d04c      	beq.n	8008d4e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	4413      	add	r3, r2
 8008cbe:	881b      	ldrh	r3, [r3, #0]
 8008cc0:	823b      	strh	r3, [r7, #16]
 8008cc2:	8a3b      	ldrh	r3, [r7, #16]
 8008cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d01b      	beq.n	8008d04 <USB_EPClearStall+0x62>
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	4413      	add	r3, r2
 8008cd6:	881b      	ldrh	r3, [r3, #0]
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ce2:	81fb      	strh	r3, [r7, #14]
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	441a      	add	r2, r3
 8008cee:	89fb      	ldrh	r3, [r7, #14]
 8008cf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cfc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	78db      	ldrb	r3, [r3, #3]
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d06c      	beq.n	8008de6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	4413      	add	r3, r2
 8008d16:	881b      	ldrh	r3, [r3, #0]
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d22:	81bb      	strh	r3, [r7, #12]
 8008d24:	89bb      	ldrh	r3, [r7, #12]
 8008d26:	f083 0320 	eor.w	r3, r3, #32
 8008d2a:	81bb      	strh	r3, [r7, #12]
 8008d2c:	687a      	ldr	r2, [r7, #4]
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	441a      	add	r2, r3
 8008d36:	89bb      	ldrh	r3, [r7, #12]
 8008d38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	8013      	strh	r3, [r2, #0]
 8008d4c:	e04b      	b.n	8008de6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	4413      	add	r3, r2
 8008d58:	881b      	ldrh	r3, [r3, #0]
 8008d5a:	82fb      	strh	r3, [r7, #22]
 8008d5c:	8afb      	ldrh	r3, [r7, #22]
 8008d5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d01b      	beq.n	8008d9e <USB_EPClearStall+0xfc>
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4413      	add	r3, r2
 8008d70:	881b      	ldrh	r3, [r3, #0]
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d7c:	82bb      	strh	r3, [r7, #20]
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	441a      	add	r2, r3
 8008d88:	8abb      	ldrh	r3, [r7, #20]
 8008d8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d92:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008d96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	781b      	ldrb	r3, [r3, #0]
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	4413      	add	r3, r2
 8008da8:	881b      	ldrh	r3, [r3, #0]
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008db0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008db4:	827b      	strh	r3, [r7, #18]
 8008db6:	8a7b      	ldrh	r3, [r7, #18]
 8008db8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008dbc:	827b      	strh	r3, [r7, #18]
 8008dbe:	8a7b      	ldrh	r3, [r7, #18]
 8008dc0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008dc4:	827b      	strh	r3, [r7, #18]
 8008dc6:	687a      	ldr	r2, [r7, #4]
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	441a      	add	r2, r3
 8008dd0:	8a7b      	ldrh	r3, [r7, #18]
 8008dd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008de6:	2300      	movs	r3, #0
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	371c      	adds	r7, #28
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008e00:	78fb      	ldrb	r3, [r7, #3]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d103      	bne.n	8008e0e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2280      	movs	r2, #128	@ 0x80
 8008e0a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008e0e:	2300      	movs	r3, #0
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b085      	sub	sp, #20
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3714      	adds	r7, #20
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	b08b      	sub	sp, #44	@ 0x2c
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	60f8      	str	r0, [r7, #12]
 8008e72:	60b9      	str	r1, [r7, #8]
 8008e74:	4611      	mov	r1, r2
 8008e76:	461a      	mov	r2, r3
 8008e78:	460b      	mov	r3, r1
 8008e7a:	80fb      	strh	r3, [r7, #6]
 8008e7c:	4613      	mov	r3, r2
 8008e7e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008e80:	88bb      	ldrh	r3, [r7, #4]
 8008e82:	3301      	adds	r3, #1
 8008e84:	085b      	lsrs	r3, r3, #1
 8008e86:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008e90:	88fa      	ldrh	r2, [r7, #6]
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	4413      	add	r3, r2
 8008e96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e9a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008e9c:	69bb      	ldr	r3, [r7, #24]
 8008e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ea0:	e01c      	b.n	8008edc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	b21b      	sxth	r3, r3
 8008eb0:	021b      	lsls	r3, r3, #8
 8008eb2:	b21a      	sxth	r2, r3
 8008eb4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	b21b      	sxth	r3, r3
 8008ebc:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008ebe:	6a3b      	ldr	r3, [r7, #32]
 8008ec0:	8a7a      	ldrh	r2, [r7, #18]
 8008ec2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008ec4:	6a3b      	ldr	r3, [r7, #32]
 8008ec6:	3302      	adds	r3, #2
 8008ec8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8008edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d1df      	bne.n	8008ea2 <USB_WritePMA+0x38>
  }
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	372c      	adds	r7, #44	@ 0x2c
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b08b      	sub	sp, #44	@ 0x2c
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	4611      	mov	r1, r2
 8008efc:	461a      	mov	r2, r3
 8008efe:	460b      	mov	r3, r1
 8008f00:	80fb      	strh	r3, [r7, #6]
 8008f02:	4613      	mov	r3, r2
 8008f04:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008f06:	88bb      	ldrh	r3, [r7, #4]
 8008f08:	085b      	lsrs	r3, r3, #1
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008f16:	88fa      	ldrh	r2, [r7, #6]
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	4413      	add	r3, r2
 8008f1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f20:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f26:	e018      	b.n	8008f5a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008f28:	6a3b      	ldr	r3, [r7, #32]
 8008f2a:	881b      	ldrh	r3, [r3, #0]
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008f30:	6a3b      	ldr	r3, [r7, #32]
 8008f32:	3302      	adds	r3, #2
 8008f34:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	69fb      	ldr	r3, [r7, #28]
 8008f3c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	3301      	adds	r3, #1
 8008f42:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	0a1b      	lsrs	r3, r3, #8
 8008f48:	b2da      	uxtb	r2, r3
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	3301      	adds	r3, #1
 8008f52:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f56:	3b01      	subs	r3, #1
 8008f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1e3      	bne.n	8008f28 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008f60:	88bb      	ldrh	r3, [r7, #4]
 8008f62:	f003 0301 	and.w	r3, r3, #1
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d007      	beq.n	8008f7c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8008f6c:	6a3b      	ldr	r3, [r7, #32]
 8008f6e:	881b      	ldrh	r3, [r3, #0]
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	b2da      	uxtb	r2, r3
 8008f78:	69fb      	ldr	r3, [r7, #28]
 8008f7a:	701a      	strb	r2, [r3, #0]
  }
}
 8008f7c:	bf00      	nop
 8008f7e:	372c      	adds	r7, #44	@ 0x2c
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	699b      	ldr	r3, [r3, #24]
 8008f94:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	619a      	str	r2, [r3, #24]
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	699b      	ldr	r3, [r3, #24]
 8008fb4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	619a      	str	r2, [r3, #24]
}
 8008fbc:	bf00      	nop
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	699b      	ldr	r3, [r3, #24]
 8008fd4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	619a      	str	r2, [r3, #24]
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	699b      	ldr	r3, [r3, #24]
 8008ff4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	619a      	str	r2, [r3, #24]
}
 8008ffc:	bf00      	nop
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	699b      	ldr	r3, [r3, #24]
 8009014:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	619a      	str	r2, [r3, #24]
}
 800901c:	bf00      	nop
 800901e:	370c      	adds	r7, #12
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr

08009028 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 8009028:	b480      	push	{r7}
 800902a:	b083      	sub	sp, #12
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	619a      	str	r2, [r3, #24]
}
 800903c:	bf00      	nop
 800903e:	370c      	adds	r7, #12
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr

08009048 <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	699b      	ldr	r3, [r3, #24]
 8009054:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	619a      	str	r2, [r3, #24]
}
 800905c:	bf00      	nop
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	699b      	ldr	r3, [r3, #24]
 8009074:	f043 0220 	orr.w	r2, r3, #32
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	619a      	str	r2, [r3, #24]
}
 800907c:	bf00      	nop
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	699b      	ldr	r3, [r3, #24]
 8009094:	f043 0210 	orr.w	r2, r3, #16
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	619a      	str	r2, [r3, #24]
}
 800909c:	bf00      	nop
 800909e:	370c      	adds	r7, #12
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	699b      	ldr	r3, [r3, #24]
 80090b4:	f043 0208 	orr.w	r2, r3, #8
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	619a      	str	r2, [r3, #24]
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	699b      	ldr	r3, [r3, #24]
 80090d4:	f043 0204 	orr.w	r2, r3, #4
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	619a      	str	r2, [r3, #24]
}
 80090dc:	bf00      	nop
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	f043 0202 	orr.w	r2, r3, #2
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	619a      	str	r2, [r3, #24]
}
 80090fc:	bf00      	nop
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 800910c:	2000      	movs	r0, #0
 800910e:	f000 f803 	bl	8009118 <PORTx_IRQHandler>
}
 8009112:	bf00      	nop
 8009114:	bd80      	pop	{r7, pc}
	...

08009118 <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b084      	sub	sp, #16
 800911c:	af00      	add	r7, sp, #0
 800911e:	4603      	mov	r3, r0
 8009120:	71fb      	strb	r3, [r7, #7]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 8009122:	79fa      	ldrb	r2, [r7, #7]
 8009124:	4998      	ldr	r1, [pc, #608]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009126:	4613      	mov	r3, r2
 8009128:	011b      	lsls	r3, r3, #4
 800912a:	1a9b      	subs	r3, r3, r2
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	440b      	add	r3, r1
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	695b      	ldr	r3, [r3, #20]
 8009138:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag = 0;

  if ((hucpd->IMR & _interrupt) != 0u)
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	691a      	ldr	r2, [r3, #16]
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	4013      	ands	r3, r2
 8009142:	2b00      	cmp	r3, #0
 8009144:	f000 81ca 	beq.w	80094dc <PORTx_IRQHandler+0x3c4>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	f003 0302 	and.w	r3, r3, #2
 800914e:	2b00      	cmp	r3, #0
 8009150:	d035      	beq.n	80091be <PORTx_IRQHandler+0xa6>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 8009152:	68f8      	ldr	r0, [r7, #12]
 8009154:	f7ff ffc8 	bl	80090e8 <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8009158:	79fa      	ldrb	r2, [r7, #7]
 800915a:	498b      	ldr	r1, [pc, #556]	@ (8009388 <PORTx_IRQHandler+0x270>)
 800915c:	4613      	mov	r3, r2
 800915e:	011b      	lsls	r3, r3, #4
 8009160:	1a9b      	subs	r3, r3, r2
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	440b      	add	r3, r1
 8009166:	3304      	adds	r3, #4
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	6819      	ldr	r1, [r3, #0]
 800916c:	79fa      	ldrb	r2, [r7, #7]
 800916e:	4886      	ldr	r0, [pc, #536]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009170:	4613      	mov	r3, r2
 8009172:	011b      	lsls	r3, r3, #4
 8009174:	1a9b      	subs	r3, r3, r2
 8009176:	009b      	lsls	r3, r3, #2
 8009178:	4403      	add	r3, r0
 800917a:	3304      	adds	r3, #4
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f021 0201 	bic.w	r2, r1, #1
 8009182:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8009184:	bf00      	nop
 8009186:	79fa      	ldrb	r2, [r7, #7]
 8009188:	497f      	ldr	r1, [pc, #508]	@ (8009388 <PORTx_IRQHandler+0x270>)
 800918a:	4613      	mov	r3, r2
 800918c:	011b      	lsls	r3, r3, #4
 800918e:	1a9b      	subs	r3, r3, r2
 8009190:	009b      	lsls	r3, r3, #2
 8009192:	440b      	add	r3, r1
 8009194:	3304      	adds	r3, #4
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f003 0301 	and.w	r3, r3, #1
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d0f1      	beq.n	8009186 <PORTx_IRQHandler+0x6e>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 80091a2:	79fa      	ldrb	r2, [r7, #7]
 80091a4:	4978      	ldr	r1, [pc, #480]	@ (8009388 <PORTx_IRQHandler+0x270>)
 80091a6:	4613      	mov	r3, r2
 80091a8:	011b      	lsls	r3, r3, #4
 80091aa:	1a9b      	subs	r3, r3, r2
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	440b      	add	r3, r1
 80091b0:	3314      	adds	r3, #20
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	79fa      	ldrb	r2, [r7, #7]
 80091b6:	2101      	movs	r1, #1
 80091b8:	4610      	mov	r0, r2
 80091ba:	4798      	blx	r3
      return;
 80091bc:	e18e      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	f003 0304 	and.w	r3, r3, #4
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d035      	beq.n	8009234 <PORTx_IRQHandler+0x11c>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	f7ff ff7d 	bl	80090c8 <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80091ce:	79fa      	ldrb	r2, [r7, #7]
 80091d0:	496d      	ldr	r1, [pc, #436]	@ (8009388 <PORTx_IRQHandler+0x270>)
 80091d2:	4613      	mov	r3, r2
 80091d4:	011b      	lsls	r3, r3, #4
 80091d6:	1a9b      	subs	r3, r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	440b      	add	r3, r1
 80091dc:	3304      	adds	r3, #4
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	6819      	ldr	r1, [r3, #0]
 80091e2:	79fa      	ldrb	r2, [r7, #7]
 80091e4:	4868      	ldr	r0, [pc, #416]	@ (8009388 <PORTx_IRQHandler+0x270>)
 80091e6:	4613      	mov	r3, r2
 80091e8:	011b      	lsls	r3, r3, #4
 80091ea:	1a9b      	subs	r3, r3, r2
 80091ec:	009b      	lsls	r3, r3, #2
 80091ee:	4403      	add	r3, r0
 80091f0:	3304      	adds	r3, #4
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f021 0201 	bic.w	r2, r1, #1
 80091f8:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80091fa:	bf00      	nop
 80091fc:	79fa      	ldrb	r2, [r7, #7]
 80091fe:	4962      	ldr	r1, [pc, #392]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009200:	4613      	mov	r3, r2
 8009202:	011b      	lsls	r3, r3, #4
 8009204:	1a9b      	subs	r3, r3, r2
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	440b      	add	r3, r1
 800920a:	3304      	adds	r3, #4
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 0301 	and.w	r3, r3, #1
 8009214:	2b01      	cmp	r3, #1
 8009216:	d0f1      	beq.n	80091fc <PORTx_IRQHandler+0xe4>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 8009218:	79fa      	ldrb	r2, [r7, #7]
 800921a:	495b      	ldr	r1, [pc, #364]	@ (8009388 <PORTx_IRQHandler+0x270>)
 800921c:	4613      	mov	r3, r2
 800921e:	011b      	lsls	r3, r3, #4
 8009220:	1a9b      	subs	r3, r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	440b      	add	r3, r1
 8009226:	3314      	adds	r3, #20
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	79fa      	ldrb	r2, [r7, #7]
 800922c:	2100      	movs	r1, #0
 800922e:	4610      	mov	r0, r2
 8009230:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 8009232:	e153      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	f003 0308 	and.w	r3, r3, #8
 800923a:	2b00      	cmp	r3, #0
 800923c:	d035      	beq.n	80092aa <PORTx_IRQHandler+0x192>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f7ff ff32 	bl	80090a8 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8009244:	79fa      	ldrb	r2, [r7, #7]
 8009246:	4950      	ldr	r1, [pc, #320]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009248:	4613      	mov	r3, r2
 800924a:	011b      	lsls	r3, r3, #4
 800924c:	1a9b      	subs	r3, r3, r2
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	440b      	add	r3, r1
 8009252:	3304      	adds	r3, #4
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	6819      	ldr	r1, [r3, #0]
 8009258:	79fa      	ldrb	r2, [r7, #7]
 800925a:	484b      	ldr	r0, [pc, #300]	@ (8009388 <PORTx_IRQHandler+0x270>)
 800925c:	4613      	mov	r3, r2
 800925e:	011b      	lsls	r3, r3, #4
 8009260:	1a9b      	subs	r3, r3, r2
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	4403      	add	r3, r0
 8009266:	3304      	adds	r3, #4
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f021 0201 	bic.w	r2, r1, #1
 800926e:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8009270:	bf00      	nop
 8009272:	79fa      	ldrb	r2, [r7, #7]
 8009274:	4944      	ldr	r1, [pc, #272]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009276:	4613      	mov	r3, r2
 8009278:	011b      	lsls	r3, r3, #4
 800927a:	1a9b      	subs	r3, r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	440b      	add	r3, r1
 8009280:	3304      	adds	r3, #4
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 0301 	and.w	r3, r3, #1
 800928a:	2b01      	cmp	r3, #1
 800928c:	d0f1      	beq.n	8009272 <PORTx_IRQHandler+0x15a>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 800928e:	79fa      	ldrb	r2, [r7, #7]
 8009290:	493d      	ldr	r1, [pc, #244]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009292:	4613      	mov	r3, r2
 8009294:	011b      	lsls	r3, r3, #4
 8009296:	1a9b      	subs	r3, r3, r2
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	440b      	add	r3, r1
 800929c:	3314      	adds	r3, #20
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	79fa      	ldrb	r2, [r7, #7]
 80092a2:	2102      	movs	r1, #2
 80092a4:	4610      	mov	r0, r2
 80092a6:	4798      	blx	r3
      return;
 80092a8:	e118      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	f003 0310 	and.w	r3, r3, #16
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d003      	beq.n	80092bc <PORTx_IRQHandler+0x1a4>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f7ff fee7 	bl	8009088 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 80092ba:	e10f      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	f003 0320 	and.w	r3, r3, #32
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d010      	beq.n	80092e8 <PORTx_IRQHandler+0x1d0>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 80092c6:	68f8      	ldr	r0, [r7, #12]
 80092c8:	f7ff fece 	bl	8009068 <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 80092cc:	79fa      	ldrb	r2, [r7, #7]
 80092ce:	492e      	ldr	r1, [pc, #184]	@ (8009388 <PORTx_IRQHandler+0x270>)
 80092d0:	4613      	mov	r3, r2
 80092d2:	011b      	lsls	r3, r3, #4
 80092d4:	1a9b      	subs	r3, r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	440b      	add	r3, r1
 80092da:	3324      	adds	r3, #36	@ 0x24
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	79fa      	ldrb	r2, [r7, #7]
 80092e0:	2105      	movs	r1, #5
 80092e2:	4610      	mov	r0, r2
 80092e4:	4798      	blx	r3
      return;
 80092e6:	e0f9      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d003      	beq.n	80092fa <PORTx_IRQHandler+0x1e2>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f7ff fea8 	bl	8009048 <LL_UCPD_ClearFlag_TxUND>
      return;
 80092f8:	e0f0      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009300:	2b00      	cmp	r3, #0
 8009302:	d01e      	beq.n	8009342 <PORTx_IRQHandler+0x22a>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009308:	2b05      	cmp	r3, #5
 800930a:	d10c      	bne.n	8009326 <PORTx_IRQHandler+0x20e>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 800930c:	79fa      	ldrb	r2, [r7, #7]
 800930e:	491e      	ldr	r1, [pc, #120]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009310:	4613      	mov	r3, r2
 8009312:	011b      	lsls	r3, r3, #4
 8009314:	1a9b      	subs	r3, r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	440b      	add	r3, r1
 800931a:	331c      	adds	r3, #28
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	79fa      	ldrb	r2, [r7, #7]
 8009320:	2106      	movs	r1, #6
 8009322:	4610      	mov	r0, r2
 8009324:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f7ff fe7e 	bl	8009028 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 800932c:	79fa      	ldrb	r2, [r7, #7]
 800932e:	4916      	ldr	r1, [pc, #88]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009330:	4613      	mov	r3, r2
 8009332:	011b      	lsls	r3, r3, #4
 8009334:	1a9b      	subs	r3, r3, r2
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	440b      	add	r3, r1
 800933a:	3338      	adds	r3, #56	@ 0x38
 800933c:	2201      	movs	r2, #1
 800933e:	701a      	strb	r2, [r3, #0]
      return;
 8009340:	e0cc      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009348:	2b00      	cmp	r3, #0
 800934a:	d010      	beq.n	800936e <PORTx_IRQHandler+0x256>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 800934c:	79fa      	ldrb	r2, [r7, #7]
 800934e:	490e      	ldr	r1, [pc, #56]	@ (8009388 <PORTx_IRQHandler+0x270>)
 8009350:	4613      	mov	r3, r2
 8009352:	011b      	lsls	r3, r3, #4
 8009354:	1a9b      	subs	r3, r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	440b      	add	r3, r1
 800935a:	331c      	adds	r3, #28
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	79fa      	ldrb	r2, [r7, #7]
 8009360:	2105      	movs	r1, #5
 8009362:	4610      	mov	r0, r2
 8009364:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f7ff fe4e 	bl	8009008 <LL_UCPD_ClearFlag_RxHRST>
      return;
 800936c:	e0b6      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00b      	beq.n	8009390 <PORTx_IRQHandler+0x278>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag = 1;
 8009378:	4b04      	ldr	r3, [pc, #16]	@ (800938c <PORTx_IRQHandler+0x274>)
 800937a:	2201      	movs	r2, #1
 800937c:	701a      	strb	r2, [r3, #0]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f7ff fe32 	bl	8008fe8 <LL_UCPD_ClearFlag_RxOvr>
      return;
 8009384:	e0aa      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
 8009386:	bf00      	nop
 8009388:	200003ac 	.word	0x200003ac
 800938c:	200003a8 	.word	0x200003a8
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 8085 	beq.w	80094a6 <PORTx_IRQHandler+0x38e>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 800939c:	79fa      	ldrb	r2, [r7, #7]
 800939e:	4951      	ldr	r1, [pc, #324]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 80093a0:	4613      	mov	r3, r2
 80093a2:	011b      	lsls	r3, r3, #4
 80093a4:	1a9b      	subs	r3, r3, r2
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	440b      	add	r3, r1
 80093aa:	3338      	adds	r3, #56	@ 0x38
 80093ac:	2200      	movs	r2, #0
 80093ae:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 80093b0:	68f8      	ldr	r0, [r7, #12]
 80093b2:	f7ff fe09 	bl	8008fc8 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 80093b6:	79fa      	ldrb	r2, [r7, #7]
 80093b8:	494a      	ldr	r1, [pc, #296]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 80093ba:	4613      	mov	r3, r2
 80093bc:	011b      	lsls	r3, r3, #4
 80093be:	1a9b      	subs	r3, r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	440b      	add	r3, r1
 80093c4:	3308      	adds	r3, #8
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	6819      	ldr	r1, [r3, #0]
 80093ca:	79fa      	ldrb	r2, [r7, #7]
 80093cc:	4845      	ldr	r0, [pc, #276]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 80093ce:	4613      	mov	r3, r2
 80093d0:	011b      	lsls	r3, r3, #4
 80093d2:	1a9b      	subs	r3, r3, r2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4403      	add	r3, r0
 80093d8:	3308      	adds	r3, #8
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f021 0201 	bic.w	r2, r1, #1
 80093e0:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80093e2:	bf00      	nop
 80093e4:	79fa      	ldrb	r2, [r7, #7]
 80093e6:	493f      	ldr	r1, [pc, #252]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 80093e8:	4613      	mov	r3, r2
 80093ea:	011b      	lsls	r3, r3, #4
 80093ec:	1a9b      	subs	r3, r3, r2
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	440b      	add	r3, r1
 80093f2:	3308      	adds	r3, #8
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f003 0301 	and.w	r3, r3, #1
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d0f1      	beq.n	80093e4 <PORTx_IRQHandler+0x2cc>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8009400:	79fa      	ldrb	r2, [r7, #7]
 8009402:	4938      	ldr	r1, [pc, #224]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 8009404:	4613      	mov	r3, r2
 8009406:	011b      	lsls	r3, r3, #4
 8009408:	1a9b      	subs	r3, r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	440b      	add	r3, r1
 800940e:	3330      	adds	r3, #48	@ 0x30
 8009410:	6818      	ldr	r0, [r3, #0]
 8009412:	79fa      	ldrb	r2, [r7, #7]
 8009414:	4933      	ldr	r1, [pc, #204]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 8009416:	4613      	mov	r3, r2
 8009418:	011b      	lsls	r3, r3, #4
 800941a:	1a9b      	subs	r3, r3, r2
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	440b      	add	r3, r1
 8009420:	3308      	adds	r3, #8
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4602      	mov	r2, r0
 8009426:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 8009428:	79fa      	ldrb	r2, [r7, #7]
 800942a:	492e      	ldr	r1, [pc, #184]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 800942c:	4613      	mov	r3, r2
 800942e:	011b      	lsls	r3, r3, #4
 8009430:	1a9b      	subs	r3, r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	440b      	add	r3, r1
 8009436:	3308      	adds	r3, #8
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800943e:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8009440:	79fa      	ldrb	r2, [r7, #7]
 8009442:	4928      	ldr	r1, [pc, #160]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 8009444:	4613      	mov	r3, r2
 8009446:	011b      	lsls	r3, r3, #4
 8009448:	1a9b      	subs	r3, r3, r2
 800944a:	009b      	lsls	r3, r3, #2
 800944c:	440b      	add	r3, r1
 800944e:	3308      	adds	r3, #8
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	6819      	ldr	r1, [r3, #0]
 8009454:	79fa      	ldrb	r2, [r7, #7]
 8009456:	4823      	ldr	r0, [pc, #140]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 8009458:	4613      	mov	r3, r2
 800945a:	011b      	lsls	r3, r3, #4
 800945c:	1a9b      	subs	r3, r3, r2
 800945e:	009b      	lsls	r3, r3, #2
 8009460:	4403      	add	r3, r0
 8009462:	3308      	adds	r3, #8
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f041 0201 	orr.w	r2, r1, #1
 800946a:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag == 0u))
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009472:	2b00      	cmp	r3, #0
 8009474:	d113      	bne.n	800949e <PORTx_IRQHandler+0x386>
 8009476:	4b1c      	ldr	r3, [pc, #112]	@ (80094e8 <PORTx_IRQHandler+0x3d0>)
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d10f      	bne.n	800949e <PORTx_IRQHandler+0x386>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 800947e:	79fa      	ldrb	r2, [r7, #7]
 8009480:	4918      	ldr	r1, [pc, #96]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 8009482:	4613      	mov	r3, r2
 8009484:	011b      	lsls	r3, r3, #4
 8009486:	1a9b      	subs	r3, r3, r2
 8009488:	009b      	lsls	r3, r3, #2
 800948a:	440b      	add	r3, r1
 800948c:	3320      	adds	r3, #32
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	68fa      	ldr	r2, [r7, #12]
 8009492:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009494:	f002 0107 	and.w	r1, r2, #7
 8009498:	79fa      	ldrb	r2, [r7, #7]
 800949a:	4610      	mov	r0, r2
 800949c:	4798      	blx	r3
      }
      ovrflag = 0;
 800949e:	4b12      	ldr	r3, [pc, #72]	@ (80094e8 <PORTx_IRQHandler+0x3d0>)
 80094a0:	2200      	movs	r2, #0
 80094a2:	701a      	strb	r2, [r3, #0]
      return;
 80094a4:	e01a      	b.n	80094dc <PORTx_IRQHandler+0x3c4>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d104      	bne.n	80094ba <PORTx_IRQHandler+0x3a2>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d010      	beq.n	80094dc <PORTx_IRQHandler+0x3c4>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f7ff fd74 	bl	8008fa8 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	f7ff fd61 	bl	8008f88 <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 80094c6:	79fa      	ldrb	r2, [r7, #7]
 80094c8:	4906      	ldr	r1, [pc, #24]	@ (80094e4 <PORTx_IRQHandler+0x3cc>)
 80094ca:	4613      	mov	r3, r2
 80094cc:	011b      	lsls	r3, r3, #4
 80094ce:	1a9b      	subs	r3, r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	440b      	add	r3, r1
 80094d4:	332c      	adds	r3, #44	@ 0x2c
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 80094da:	bf00      	nop
        }
      }
    }
#endif /* _FRS */
  }
}
 80094dc:	3710      	adds	r7, #16
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	200003ac 	.word	0x200003ac
 80094e8:	200003a8 	.word	0x200003a8

080094ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b084      	sub	sp, #16
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	460b      	mov	r3, r1
 80094f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80094f8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80094fc:	f004 feec 	bl	800e2d8 <USBD_static_malloc>
 8009500:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d105      	bne.n	8009514 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8009510:	2302      	movs	r3, #2
 8009512:	e066      	b.n	80095e2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	7c1b      	ldrb	r3, [r3, #16]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d119      	bne.n	8009558 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009524:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009528:	2202      	movs	r2, #2
 800952a:	2181      	movs	r1, #129	@ 0x81
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f004 fd7a 	bl	800e026 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2201      	movs	r2, #1
 8009536:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009538:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800953c:	2202      	movs	r2, #2
 800953e:	2101      	movs	r1, #1
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f004 fd70 	bl	800e026 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2201      	movs	r2, #1
 800954a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2210      	movs	r2, #16
 8009552:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8009556:	e016      	b.n	8009586 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009558:	2340      	movs	r3, #64	@ 0x40
 800955a:	2202      	movs	r2, #2
 800955c:	2181      	movs	r1, #129	@ 0x81
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f004 fd61 	bl	800e026 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800956a:	2340      	movs	r3, #64	@ 0x40
 800956c:	2202      	movs	r2, #2
 800956e:	2101      	movs	r1, #1
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f004 fd58 	bl	800e026 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2210      	movs	r2, #16
 8009582:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009586:	2308      	movs	r3, #8
 8009588:	2203      	movs	r2, #3
 800958a:	2182      	movs	r1, #130	@ 0x82
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f004 fd4a 	bl	800e026 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2201      	movs	r2, #1
 8009596:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	7c1b      	ldrb	r3, [r3, #16]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d109      	bne.n	80095d0 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80095c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80095c6:	2101      	movs	r1, #1
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f004 fe1b 	bl	800e204 <USBD_LL_PrepareReceive>
 80095ce:	e007      	b.n	80095e0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80095d6:	2340      	movs	r3, #64	@ 0x40
 80095d8:	2101      	movs	r1, #1
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f004 fe12 	bl	800e204 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80095e0:	2300      	movs	r3, #0
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3710      	adds	r7, #16
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b082      	sub	sp, #8
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	460b      	mov	r3, r1
 80095f4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80095f6:	2181      	movs	r1, #129	@ 0x81
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f004 fd3a 	bl	800e072 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009604:	2101      	movs	r1, #1
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f004 fd33 	bl	800e072 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009614:	2182      	movs	r1, #130	@ 0x82
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f004 fd2b 	bl	800e072 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00e      	beq.n	8009654 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009646:	4618      	mov	r0, r3
 8009648:	f004 fe54 	bl	800e2f4 <USBD_static_free>
    pdev->pClassData = NULL;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2200      	movs	r2, #0
 8009650:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009654:	2300      	movs	r3, #0
}
 8009656:	4618      	mov	r0, r3
 8009658:	3708      	adds	r7, #8
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
	...

08009660 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b086      	sub	sp, #24
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009670:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009672:	2300      	movs	r3, #0
 8009674:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009676:	2300      	movs	r3, #0
 8009678:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800967a:	2300      	movs	r3, #0
 800967c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d101      	bne.n	8009688 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009684:	2303      	movs	r3, #3
 8009686:	e0af      	b.n	80097e8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009690:	2b00      	cmp	r3, #0
 8009692:	d03f      	beq.n	8009714 <USBD_CDC_Setup+0xb4>
 8009694:	2b20      	cmp	r3, #32
 8009696:	f040 809f 	bne.w	80097d8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	88db      	ldrh	r3, [r3, #6]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d02e      	beq.n	8009700 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	781b      	ldrb	r3, [r3, #0]
 80096a6:	b25b      	sxtb	r3, r3
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	da16      	bge.n	80096da <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	683a      	ldr	r2, [r7, #0]
 80096b6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80096b8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80096ba:	683a      	ldr	r2, [r7, #0]
 80096bc:	88d2      	ldrh	r2, [r2, #6]
 80096be:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	88db      	ldrh	r3, [r3, #6]
 80096c4:	2b07      	cmp	r3, #7
 80096c6:	bf28      	it	cs
 80096c8:	2307      	movcs	r3, #7
 80096ca:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	89fa      	ldrh	r2, [r7, #14]
 80096d0:	4619      	mov	r1, r3
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f001 facf 	bl	800ac76 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80096d8:	e085      	b.n	80097e6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	785a      	ldrb	r2, [r3, #1]
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	88db      	ldrh	r3, [r3, #6]
 80096e8:	b2da      	uxtb	r2, r3
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80096f0:	6939      	ldr	r1, [r7, #16]
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	88db      	ldrh	r3, [r3, #6]
 80096f6:	461a      	mov	r2, r3
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f001 fae8 	bl	800acce <USBD_CtlPrepareRx>
      break;
 80096fe:	e072      	b.n	80097e6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	683a      	ldr	r2, [r7, #0]
 800970a:	7850      	ldrb	r0, [r2, #1]
 800970c:	2200      	movs	r2, #0
 800970e:	6839      	ldr	r1, [r7, #0]
 8009710:	4798      	blx	r3
      break;
 8009712:	e068      	b.n	80097e6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	785b      	ldrb	r3, [r3, #1]
 8009718:	2b0b      	cmp	r3, #11
 800971a:	d852      	bhi.n	80097c2 <USBD_CDC_Setup+0x162>
 800971c:	a201      	add	r2, pc, #4	@ (adr r2, 8009724 <USBD_CDC_Setup+0xc4>)
 800971e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009722:	bf00      	nop
 8009724:	08009755 	.word	0x08009755
 8009728:	080097d1 	.word	0x080097d1
 800972c:	080097c3 	.word	0x080097c3
 8009730:	080097c3 	.word	0x080097c3
 8009734:	080097c3 	.word	0x080097c3
 8009738:	080097c3 	.word	0x080097c3
 800973c:	080097c3 	.word	0x080097c3
 8009740:	080097c3 	.word	0x080097c3
 8009744:	080097c3 	.word	0x080097c3
 8009748:	080097c3 	.word	0x080097c3
 800974c:	0800977f 	.word	0x0800977f
 8009750:	080097a9 	.word	0x080097a9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b03      	cmp	r3, #3
 800975e:	d107      	bne.n	8009770 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009760:	f107 030a 	add.w	r3, r7, #10
 8009764:	2202      	movs	r2, #2
 8009766:	4619      	mov	r1, r3
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f001 fa84 	bl	800ac76 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800976e:	e032      	b.n	80097d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009770:	6839      	ldr	r1, [r7, #0]
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f001 fa0e 	bl	800ab94 <USBD_CtlError>
            ret = USBD_FAIL;
 8009778:	2303      	movs	r3, #3
 800977a:	75fb      	strb	r3, [r7, #23]
          break;
 800977c:	e02b      	b.n	80097d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009784:	b2db      	uxtb	r3, r3
 8009786:	2b03      	cmp	r3, #3
 8009788:	d107      	bne.n	800979a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800978a:	f107 030d 	add.w	r3, r7, #13
 800978e:	2201      	movs	r2, #1
 8009790:	4619      	mov	r1, r3
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f001 fa6f 	bl	800ac76 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009798:	e01d      	b.n	80097d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800979a:	6839      	ldr	r1, [r7, #0]
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f001 f9f9 	bl	800ab94 <USBD_CtlError>
            ret = USBD_FAIL;
 80097a2:	2303      	movs	r3, #3
 80097a4:	75fb      	strb	r3, [r7, #23]
          break;
 80097a6:	e016      	b.n	80097d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097ae:	b2db      	uxtb	r3, r3
 80097b0:	2b03      	cmp	r3, #3
 80097b2:	d00f      	beq.n	80097d4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80097b4:	6839      	ldr	r1, [r7, #0]
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f001 f9ec 	bl	800ab94 <USBD_CtlError>
            ret = USBD_FAIL;
 80097bc:	2303      	movs	r3, #3
 80097be:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80097c0:	e008      	b.n	80097d4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80097c2:	6839      	ldr	r1, [r7, #0]
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f001 f9e5 	bl	800ab94 <USBD_CtlError>
          ret = USBD_FAIL;
 80097ca:	2303      	movs	r3, #3
 80097cc:	75fb      	strb	r3, [r7, #23]
          break;
 80097ce:	e002      	b.n	80097d6 <USBD_CDC_Setup+0x176>
          break;
 80097d0:	bf00      	nop
 80097d2:	e008      	b.n	80097e6 <USBD_CDC_Setup+0x186>
          break;
 80097d4:	bf00      	nop
      }
      break;
 80097d6:	e006      	b.n	80097e6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80097d8:	6839      	ldr	r1, [r7, #0]
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f001 f9da 	bl	800ab94 <USBD_CtlError>
      ret = USBD_FAIL;
 80097e0:	2303      	movs	r3, #3
 80097e2:	75fb      	strb	r3, [r7, #23]
      break;
 80097e4:	bf00      	nop
  }

  return (uint8_t)ret;
 80097e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3718      	adds	r7, #24
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	460b      	mov	r3, r1
 80097fa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009802:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800980a:	2b00      	cmp	r3, #0
 800980c:	d101      	bne.n	8009812 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800980e:	2303      	movs	r3, #3
 8009810:	e04f      	b.n	80098b2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009818:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800981a:	78fa      	ldrb	r2, [r7, #3]
 800981c:	6879      	ldr	r1, [r7, #4]
 800981e:	4613      	mov	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4413      	add	r3, r2
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	440b      	add	r3, r1
 8009828:	3318      	adds	r3, #24
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d029      	beq.n	8009884 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009830:	78fa      	ldrb	r2, [r7, #3]
 8009832:	6879      	ldr	r1, [r7, #4]
 8009834:	4613      	mov	r3, r2
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	4413      	add	r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	440b      	add	r3, r1
 800983e:	3318      	adds	r3, #24
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	78f9      	ldrb	r1, [r7, #3]
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	460b      	mov	r3, r1
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	440b      	add	r3, r1
 800984c:	00db      	lsls	r3, r3, #3
 800984e:	4403      	add	r3, r0
 8009850:	3320      	adds	r3, #32
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	fbb2 f1f3 	udiv	r1, r2, r3
 8009858:	fb01 f303 	mul.w	r3, r1, r3
 800985c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800985e:	2b00      	cmp	r3, #0
 8009860:	d110      	bne.n	8009884 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009862:	78fa      	ldrb	r2, [r7, #3]
 8009864:	6879      	ldr	r1, [r7, #4]
 8009866:	4613      	mov	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	4413      	add	r3, r2
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	440b      	add	r3, r1
 8009870:	3318      	adds	r3, #24
 8009872:	2200      	movs	r2, #0
 8009874:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009876:	78f9      	ldrb	r1, [r7, #3]
 8009878:	2300      	movs	r3, #0
 800987a:	2200      	movs	r2, #0
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f004 fca0 	bl	800e1c2 <USBD_LL_Transmit>
 8009882:	e015      	b.n	80098b0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	2200      	movs	r2, #0
 8009888:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009892:	691b      	ldr	r3, [r3, #16]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00b      	beq.n	80098b0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800989e:	691b      	ldr	r3, [r3, #16]
 80098a0:	68ba      	ldr	r2, [r7, #8]
 80098a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80098ac:	78fa      	ldrb	r2, [r7, #3]
 80098ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b084      	sub	sp, #16
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
 80098c2:	460b      	mov	r3, r1
 80098c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d101      	bne.n	80098dc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80098d8:	2303      	movs	r3, #3
 80098da:	e015      	b.n	8009908 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80098dc:	78fb      	ldrb	r3, [r7, #3]
 80098de:	4619      	mov	r1, r3
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f004 fcb0 	bl	800e246 <USBD_LL_GetRxDataSize>
 80098e6:	4602      	mov	r2, r0
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	68fa      	ldr	r2, [r7, #12]
 80098f8:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009902:	4611      	mov	r1, r2
 8009904:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	3710      	adds	r7, #16
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b084      	sub	sp, #16
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800991e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d101      	bne.n	800992a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8009926:	2303      	movs	r3, #3
 8009928:	e01a      	b.n	8009960 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009930:	2b00      	cmp	r3, #0
 8009932:	d014      	beq.n	800995e <USBD_CDC_EP0_RxReady+0x4e>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800993a:	2bff      	cmp	r3, #255	@ 0xff
 800993c:	d00f      	beq.n	800995e <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009944:	689b      	ldr	r3, [r3, #8]
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800994c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800994e:	68fa      	ldr	r2, [r7, #12]
 8009950:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009954:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	22ff      	movs	r2, #255	@ 0xff
 800995a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800995e:	2300      	movs	r3, #0
}
 8009960:	4618      	mov	r0, r3
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009968:	b480      	push	{r7}
 800996a:	b083      	sub	sp, #12
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2243      	movs	r2, #67	@ 0x43
 8009974:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8009976:	4b03      	ldr	r3, [pc, #12]	@ (8009984 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009978:	4618      	mov	r0, r3
 800997a:	370c      	adds	r7, #12
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr
 8009984:	20000094 	.word	0x20000094

08009988 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2243      	movs	r2, #67	@ 0x43
 8009994:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8009996:	4b03      	ldr	r3, [pc, #12]	@ (80099a4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009998:	4618      	mov	r0, r3
 800999a:	370c      	adds	r7, #12
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr
 80099a4:	20000050 	.word	0x20000050

080099a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2243      	movs	r2, #67	@ 0x43
 80099b4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80099b6:	4b03      	ldr	r3, [pc, #12]	@ (80099c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr
 80099c4:	200000d8 	.word	0x200000d8

080099c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	220a      	movs	r2, #10
 80099d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80099d6:	4b03      	ldr	r3, [pc, #12]	@ (80099e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80099d8:	4618      	mov	r0, r3
 80099da:	370c      	adds	r7, #12
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr
 80099e4:	2000000c 	.word	0x2000000c

080099e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d101      	bne.n	80099fc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80099f8:	2303      	movs	r3, #3
 80099fa:	e004      	b.n	8009a06 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	683a      	ldr	r2, [r7, #0]
 8009a00:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8009a04:	2300      	movs	r3, #0
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	370c      	adds	r7, #12
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr

08009a12 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009a12:	b480      	push	{r7}
 8009a14:	b087      	sub	sp, #28
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	60f8      	str	r0, [r7, #12]
 8009a1a:	60b9      	str	r1, [r7, #8]
 8009a1c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a24:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d101      	bne.n	8009a30 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009a2c:	2303      	movs	r3, #3
 8009a2e:	e008      	b.n	8009a42 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	68ba      	ldr	r2, [r7, #8]
 8009a34:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	687a      	ldr	r2, [r7, #4]
 8009a3c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009a40:	2300      	movs	r3, #0
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	371c      	adds	r7, #28
 8009a46:	46bd      	mov	sp, r7
 8009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4c:	4770      	bx	lr

08009a4e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009a4e:	b480      	push	{r7}
 8009a50:	b085      	sub	sp, #20
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
 8009a56:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a5e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d101      	bne.n	8009a6a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8009a66:	2303      	movs	r3, #3
 8009a68:	e004      	b.n	8009a74 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	683a      	ldr	r2, [r7, #0]
 8009a6e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009a72:	2300      	movs	r3, #0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3714      	adds	r7, #20
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr

08009a80 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b084      	sub	sp, #16
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a8e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009a90:	2301      	movs	r3, #1
 8009a92:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d101      	bne.n	8009aa2 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e01a      	b.n	8009ad8 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d114      	bne.n	8009ad6 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009aca:	2181      	movs	r1, #129	@ 0x81
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f004 fb78 	bl	800e1c2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3710      	adds	r7, #16
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009aee:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d101      	bne.n	8009afe <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009afa:	2303      	movs	r3, #3
 8009afc:	e016      	b.n	8009b2c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	7c1b      	ldrb	r3, [r3, #16]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d109      	bne.n	8009b1a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009b0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009b10:	2101      	movs	r1, #1
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f004 fb76 	bl	800e204 <USBD_LL_PrepareReceive>
 8009b18:	e007      	b.n	8009b2a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009b20:	2340      	movs	r3, #64	@ 0x40
 8009b22:	2101      	movs	r1, #1
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f004 fb6d 	bl	800e204 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3710      	adds	r7, #16
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b086      	sub	sp, #24
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	60f8      	str	r0, [r7, #12]
 8009b3c:	60b9      	str	r1, [r7, #8]
 8009b3e:	4613      	mov	r3, r2
 8009b40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d101      	bne.n	8009b4c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009b48:	2303      	movs	r3, #3
 8009b4a:	e01f      	b.n	8009b8c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2200      	movs	r2, #0
 8009b58:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d003      	beq.n	8009b72 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	68ba      	ldr	r2, [r7, #8]
 8009b6e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	79fa      	ldrb	r2, [r7, #7]
 8009b7e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f004 f9d5 	bl	800df30 <USBD_LL_Init>
 8009b86:	4603      	mov	r3, r0
 8009b88:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009b8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3718      	adds	r7, #24
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d101      	bne.n	8009bac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8009ba8:	2303      	movs	r3, #3
 8009baa:	e016      	b.n	8009bda <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	683a      	ldr	r2, [r7, #0]
 8009bb0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00b      	beq.n	8009bd8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc8:	f107 020e 	add.w	r2, r7, #14
 8009bcc:	4610      	mov	r0, r2
 8009bce:	4798      	blx	r3
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8009bd8:	2300      	movs	r3, #0
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3710      	adds	r7, #16
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b082      	sub	sp, #8
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f004 fa00 	bl	800dff0 <USBD_LL_Start>
 8009bf0:	4603      	mov	r3, r0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3708      	adds	r7, #8
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}

08009bfa <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009bfa:	b480      	push	{r7}
 8009bfc:	b083      	sub	sp, #12
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009c02:	2300      	movs	r3, #0
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	370c      	adds	r7, #12
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0e:	4770      	bx	lr

08009c10 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b084      	sub	sp, #16
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
 8009c18:	460b      	mov	r3, r1
 8009c1a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009c1c:	2303      	movs	r3, #3
 8009c1e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d009      	beq.n	8009c3e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	78fa      	ldrb	r2, [r7, #3]
 8009c34:	4611      	mov	r1, r2
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	4798      	blx	r3
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3710      	adds	r7, #16
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b082      	sub	sp, #8
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	460b      	mov	r3, r1
 8009c52:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d007      	beq.n	8009c6e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	78fa      	ldrb	r2, [r7, #3]
 8009c68:	4611      	mov	r1, r2
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	4798      	blx	r3
  }

  return USBD_OK;
 8009c6e:	2300      	movs	r3, #0
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3708      	adds	r7, #8
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}

08009c78 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b084      	sub	sp, #16
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c88:	6839      	ldr	r1, [r7, #0]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f000 ff48 	bl	800ab20 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009cac:	f003 031f 	and.w	r3, r3, #31
 8009cb0:	2b02      	cmp	r3, #2
 8009cb2:	d01a      	beq.n	8009cea <USBD_LL_SetupStage+0x72>
 8009cb4:	2b02      	cmp	r3, #2
 8009cb6:	d822      	bhi.n	8009cfe <USBD_LL_SetupStage+0x86>
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d002      	beq.n	8009cc2 <USBD_LL_SetupStage+0x4a>
 8009cbc:	2b01      	cmp	r3, #1
 8009cbe:	d00a      	beq.n	8009cd6 <USBD_LL_SetupStage+0x5e>
 8009cc0:	e01d      	b.n	8009cfe <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009cc8:	4619      	mov	r1, r3
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f000 f9f0 	bl	800a0b0 <USBD_StdDevReq>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8009cd4:	e020      	b.n	8009d18 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009cdc:	4619      	mov	r1, r3
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fa54 	bl	800a18c <USBD_StdItfReq>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8009ce8:	e016      	b.n	8009d18 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 fa93 	bl	800a21e <USBD_StdEPReq>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8009cfc:	e00c      	b.n	8009d18 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009d04:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	f004 f9cf 	bl	800e0b0 <USBD_LL_StallEP>
 8009d12:	4603      	mov	r3, r0
 8009d14:	73fb      	strb	r3, [r7, #15]
      break;
 8009d16:	bf00      	nop
  }

  return ret;
 8009d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b086      	sub	sp, #24
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	60f8      	str	r0, [r7, #12]
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	607a      	str	r2, [r7, #4]
 8009d2e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009d30:	7afb      	ldrb	r3, [r7, #11]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d138      	bne.n	8009da8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009d3c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009d44:	2b03      	cmp	r3, #3
 8009d46:	d14a      	bne.n	8009dde <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	689a      	ldr	r2, [r3, #8]
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	68db      	ldr	r3, [r3, #12]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d913      	bls.n	8009d7c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	689a      	ldr	r2, [r3, #8]
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	1ad2      	subs	r2, r2, r3
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	68da      	ldr	r2, [r3, #12]
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	689b      	ldr	r3, [r3, #8]
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	bf28      	it	cs
 8009d6e:	4613      	movcs	r3, r2
 8009d70:	461a      	mov	r2, r3
 8009d72:	6879      	ldr	r1, [r7, #4]
 8009d74:	68f8      	ldr	r0, [r7, #12]
 8009d76:	f000 ffc7 	bl	800ad08 <USBD_CtlContinueRx>
 8009d7a:	e030      	b.n	8009dde <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	2b03      	cmp	r3, #3
 8009d86:	d10b      	bne.n	8009da0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d8e:	691b      	ldr	r3, [r3, #16]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d005      	beq.n	8009da0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d9a:	691b      	ldr	r3, [r3, #16]
 8009d9c:	68f8      	ldr	r0, [r7, #12]
 8009d9e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009da0:	68f8      	ldr	r0, [r7, #12]
 8009da2:	f000 ffc2 	bl	800ad2a <USBD_CtlSendStatus>
 8009da6:	e01a      	b.n	8009dde <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	2b03      	cmp	r3, #3
 8009db2:	d114      	bne.n	8009dde <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dba:	699b      	ldr	r3, [r3, #24]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d00e      	beq.n	8009dde <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dc6:	699b      	ldr	r3, [r3, #24]
 8009dc8:	7afa      	ldrb	r2, [r7, #11]
 8009dca:	4611      	mov	r1, r2
 8009dcc:	68f8      	ldr	r0, [r7, #12]
 8009dce:	4798      	blx	r3
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009dd4:	7dfb      	ldrb	r3, [r7, #23]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d001      	beq.n	8009dde <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8009dda:	7dfb      	ldrb	r3, [r7, #23]
 8009ddc:	e000      	b.n	8009de0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3718      	adds	r7, #24
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	60f8      	str	r0, [r7, #12]
 8009df0:	460b      	mov	r3, r1
 8009df2:	607a      	str	r2, [r7, #4]
 8009df4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009df6:	7afb      	ldrb	r3, [r7, #11]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d16b      	bne.n	8009ed4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	3314      	adds	r3, #20
 8009e00:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e08:	2b02      	cmp	r3, #2
 8009e0a:	d156      	bne.n	8009eba <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	689a      	ldr	r2, [r3, #8]
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d914      	bls.n	8009e42 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	689a      	ldr	r2, [r3, #8]
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	1ad2      	subs	r2, r2, r3
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	689b      	ldr	r3, [r3, #8]
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	6879      	ldr	r1, [r7, #4]
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f000 ff3c 	bl	800acac <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e34:	2300      	movs	r3, #0
 8009e36:	2200      	movs	r2, #0
 8009e38:	2100      	movs	r1, #0
 8009e3a:	68f8      	ldr	r0, [r7, #12]
 8009e3c:	f004 f9e2 	bl	800e204 <USBD_LL_PrepareReceive>
 8009e40:	e03b      	b.n	8009eba <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	68da      	ldr	r2, [r3, #12]
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d11c      	bne.n	8009e88 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d316      	bcc.n	8009e88 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	685a      	ldr	r2, [r3, #4]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d20f      	bcs.n	8009e88 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009e68:	2200      	movs	r2, #0
 8009e6a:	2100      	movs	r1, #0
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f000 ff1d 	bl	800acac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2200      	movs	r2, #0
 8009e76:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	2100      	movs	r1, #0
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f004 f9bf 	bl	800e204 <USBD_LL_PrepareReceive>
 8009e86:	e018      	b.n	8009eba <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e8e:	b2db      	uxtb	r3, r3
 8009e90:	2b03      	cmp	r3, #3
 8009e92:	d10b      	bne.n	8009eac <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e9a:	68db      	ldr	r3, [r3, #12]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d005      	beq.n	8009eac <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ea6:	68db      	ldr	r3, [r3, #12]
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009eac:	2180      	movs	r1, #128	@ 0x80
 8009eae:	68f8      	ldr	r0, [r7, #12]
 8009eb0:	f004 f8fe 	bl	800e0b0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009eb4:	68f8      	ldr	r0, [r7, #12]
 8009eb6:	f000 ff4b 	bl	800ad50 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d122      	bne.n	8009f0a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	f7ff fe98 	bl	8009bfa <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009ed2:	e01a      	b.n	8009f0a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	2b03      	cmp	r3, #3
 8009ede:	d114      	bne.n	8009f0a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ee6:	695b      	ldr	r3, [r3, #20]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d00e      	beq.n	8009f0a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ef2:	695b      	ldr	r3, [r3, #20]
 8009ef4:	7afa      	ldrb	r2, [r7, #11]
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	4798      	blx	r3
 8009efc:	4603      	mov	r3, r0
 8009efe:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009f00:	7dfb      	ldrb	r3, [r7, #23]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d001      	beq.n	8009f0a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8009f06:	7dfb      	ldrb	r3, [r7, #23]
 8009f08:	e000      	b.n	8009f0c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3718      	adds	r7, #24
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d101      	bne.n	8009f48 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8009f44:	2303      	movs	r3, #3
 8009f46:	e02f      	b.n	8009fa8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00f      	beq.n	8009f72 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d009      	beq.n	8009f72 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	6852      	ldr	r2, [r2, #4]
 8009f6a:	b2d2      	uxtb	r2, r2
 8009f6c:	4611      	mov	r1, r2
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f72:	2340      	movs	r3, #64	@ 0x40
 8009f74:	2200      	movs	r2, #0
 8009f76:	2100      	movs	r1, #0
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f004 f854 	bl	800e026 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2201      	movs	r2, #1
 8009f82:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2240      	movs	r2, #64	@ 0x40
 8009f8a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f8e:	2340      	movs	r3, #64	@ 0x40
 8009f90:	2200      	movs	r2, #0
 8009f92:	2180      	movs	r1, #128	@ 0x80
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f004 f846 	bl	800e026 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2240      	movs	r2, #64	@ 0x40
 8009fa4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009fa6:	2300      	movs	r3, #0
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3708      	adds	r7, #8
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	460b      	mov	r3, r1
 8009fba:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	78fa      	ldrb	r2, [r7, #3]
 8009fc0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009fc2:	2300      	movs	r3, #0
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fde:	b2da      	uxtb	r2, r3
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2204      	movs	r2, #4
 8009fea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009fee:	2300      	movs	r3, #0
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	370c      	adds	r7, #12
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr

08009ffc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b083      	sub	sp, #12
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	2b04      	cmp	r3, #4
 800a00e:	d106      	bne.n	800a01e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a016:	b2da      	uxtb	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a01e:	2300      	movs	r3, #0
}
 800a020:	4618      	mov	r0, r3
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b082      	sub	sp, #8
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a03e:	2303      	movs	r3, #3
 800a040:	e012      	b.n	800a068 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	2b03      	cmp	r3, #3
 800a04c:	d10b      	bne.n	800a066 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a054:	69db      	ldr	r3, [r3, #28]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d005      	beq.n	800a066 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a066:	2300      	movs	r3, #0
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3708      	adds	r7, #8
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a070:	b480      	push	{r7}
 800a072:	b087      	sub	sp, #28
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	3301      	adds	r3, #1
 800a086:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a08e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a092:	021b      	lsls	r3, r3, #8
 800a094:	b21a      	sxth	r2, r3
 800a096:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a09a:	4313      	orrs	r3, r2
 800a09c:	b21b      	sxth	r3, r3
 800a09e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a0a0:	89fb      	ldrh	r3, [r7, #14]
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	371c      	adds	r7, #28
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr
	...

0800a0b0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a0c6:	2b40      	cmp	r3, #64	@ 0x40
 800a0c8:	d005      	beq.n	800a0d6 <USBD_StdDevReq+0x26>
 800a0ca:	2b40      	cmp	r3, #64	@ 0x40
 800a0cc:	d853      	bhi.n	800a176 <USBD_StdDevReq+0xc6>
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d00b      	beq.n	800a0ea <USBD_StdDevReq+0x3a>
 800a0d2:	2b20      	cmp	r3, #32
 800a0d4:	d14f      	bne.n	800a176 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	6839      	ldr	r1, [r7, #0]
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	4798      	blx	r3
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	73fb      	strb	r3, [r7, #15]
      break;
 800a0e8:	e04a      	b.n	800a180 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	785b      	ldrb	r3, [r3, #1]
 800a0ee:	2b09      	cmp	r3, #9
 800a0f0:	d83b      	bhi.n	800a16a <USBD_StdDevReq+0xba>
 800a0f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f8 <USBD_StdDevReq+0x48>)
 800a0f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f8:	0800a14d 	.word	0x0800a14d
 800a0fc:	0800a161 	.word	0x0800a161
 800a100:	0800a16b 	.word	0x0800a16b
 800a104:	0800a157 	.word	0x0800a157
 800a108:	0800a16b 	.word	0x0800a16b
 800a10c:	0800a12b 	.word	0x0800a12b
 800a110:	0800a121 	.word	0x0800a121
 800a114:	0800a16b 	.word	0x0800a16b
 800a118:	0800a143 	.word	0x0800a143
 800a11c:	0800a135 	.word	0x0800a135
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a120:	6839      	ldr	r1, [r7, #0]
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f000 f9de 	bl	800a4e4 <USBD_GetDescriptor>
          break;
 800a128:	e024      	b.n	800a174 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a12a:	6839      	ldr	r1, [r7, #0]
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 fb6d 	bl	800a80c <USBD_SetAddress>
          break;
 800a132:	e01f      	b.n	800a174 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a134:	6839      	ldr	r1, [r7, #0]
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f000 fbac 	bl	800a894 <USBD_SetConfig>
 800a13c:	4603      	mov	r3, r0
 800a13e:	73fb      	strb	r3, [r7, #15]
          break;
 800a140:	e018      	b.n	800a174 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a142:	6839      	ldr	r1, [r7, #0]
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 fc4b 	bl	800a9e0 <USBD_GetConfig>
          break;
 800a14a:	e013      	b.n	800a174 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a14c:	6839      	ldr	r1, [r7, #0]
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f000 fc7c 	bl	800aa4c <USBD_GetStatus>
          break;
 800a154:	e00e      	b.n	800a174 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a156:	6839      	ldr	r1, [r7, #0]
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f000 fcab 	bl	800aab4 <USBD_SetFeature>
          break;
 800a15e:	e009      	b.n	800a174 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a160:	6839      	ldr	r1, [r7, #0]
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 fcba 	bl	800aadc <USBD_ClrFeature>
          break;
 800a168:	e004      	b.n	800a174 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a16a:	6839      	ldr	r1, [r7, #0]
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 fd11 	bl	800ab94 <USBD_CtlError>
          break;
 800a172:	bf00      	nop
      }
      break;
 800a174:	e004      	b.n	800a180 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a176:	6839      	ldr	r1, [r7, #0]
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 fd0b 	bl	800ab94 <USBD_CtlError>
      break;
 800a17e:	bf00      	nop
  }

  return ret;
 800a180:	7bfb      	ldrb	r3, [r7, #15]
}
 800a182:	4618      	mov	r0, r3
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop

0800a18c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a196:	2300      	movs	r3, #0
 800a198:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1a2:	2b40      	cmp	r3, #64	@ 0x40
 800a1a4:	d005      	beq.n	800a1b2 <USBD_StdItfReq+0x26>
 800a1a6:	2b40      	cmp	r3, #64	@ 0x40
 800a1a8:	d82f      	bhi.n	800a20a <USBD_StdItfReq+0x7e>
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d001      	beq.n	800a1b2 <USBD_StdItfReq+0x26>
 800a1ae:	2b20      	cmp	r3, #32
 800a1b0:	d12b      	bne.n	800a20a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	3b01      	subs	r3, #1
 800a1bc:	2b02      	cmp	r3, #2
 800a1be:	d81d      	bhi.n	800a1fc <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	889b      	ldrh	r3, [r3, #4]
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	2b01      	cmp	r3, #1
 800a1c8:	d813      	bhi.n	800a1f2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1d0:	689b      	ldr	r3, [r3, #8]
 800a1d2:	6839      	ldr	r1, [r7, #0]
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	4798      	blx	r3
 800a1d8:	4603      	mov	r3, r0
 800a1da:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	88db      	ldrh	r3, [r3, #6]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d110      	bne.n	800a206 <USBD_StdItfReq+0x7a>
 800a1e4:	7bfb      	ldrb	r3, [r7, #15]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d10d      	bne.n	800a206 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f000 fd9d 	bl	800ad2a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a1f0:	e009      	b.n	800a206 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800a1f2:	6839      	ldr	r1, [r7, #0]
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 fccd 	bl	800ab94 <USBD_CtlError>
          break;
 800a1fa:	e004      	b.n	800a206 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800a1fc:	6839      	ldr	r1, [r7, #0]
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 fcc8 	bl	800ab94 <USBD_CtlError>
          break;
 800a204:	e000      	b.n	800a208 <USBD_StdItfReq+0x7c>
          break;
 800a206:	bf00      	nop
      }
      break;
 800a208:	e004      	b.n	800a214 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800a20a:	6839      	ldr	r1, [r7, #0]
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f000 fcc1 	bl	800ab94 <USBD_CtlError>
      break;
 800a212:	bf00      	nop
  }

  return ret;
 800a214:	7bfb      	ldrb	r3, [r7, #15]
}
 800a216:	4618      	mov	r0, r3
 800a218:	3710      	adds	r7, #16
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}

0800a21e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a21e:	b580      	push	{r7, lr}
 800a220:	b084      	sub	sp, #16
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
 800a226:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a228:	2300      	movs	r3, #0
 800a22a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	889b      	ldrh	r3, [r3, #4]
 800a230:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a23a:	2b40      	cmp	r3, #64	@ 0x40
 800a23c:	d007      	beq.n	800a24e <USBD_StdEPReq+0x30>
 800a23e:	2b40      	cmp	r3, #64	@ 0x40
 800a240:	f200 8145 	bhi.w	800a4ce <USBD_StdEPReq+0x2b0>
 800a244:	2b00      	cmp	r3, #0
 800a246:	d00c      	beq.n	800a262 <USBD_StdEPReq+0x44>
 800a248:	2b20      	cmp	r3, #32
 800a24a:	f040 8140 	bne.w	800a4ce <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	4798      	blx	r3
 800a25c:	4603      	mov	r3, r0
 800a25e:	73fb      	strb	r3, [r7, #15]
      break;
 800a260:	e13a      	b.n	800a4d8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	785b      	ldrb	r3, [r3, #1]
 800a266:	2b03      	cmp	r3, #3
 800a268:	d007      	beq.n	800a27a <USBD_StdEPReq+0x5c>
 800a26a:	2b03      	cmp	r3, #3
 800a26c:	f300 8129 	bgt.w	800a4c2 <USBD_StdEPReq+0x2a4>
 800a270:	2b00      	cmp	r3, #0
 800a272:	d07f      	beq.n	800a374 <USBD_StdEPReq+0x156>
 800a274:	2b01      	cmp	r3, #1
 800a276:	d03c      	beq.n	800a2f2 <USBD_StdEPReq+0xd4>
 800a278:	e123      	b.n	800a4c2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a280:	b2db      	uxtb	r3, r3
 800a282:	2b02      	cmp	r3, #2
 800a284:	d002      	beq.n	800a28c <USBD_StdEPReq+0x6e>
 800a286:	2b03      	cmp	r3, #3
 800a288:	d016      	beq.n	800a2b8 <USBD_StdEPReq+0x9a>
 800a28a:	e02c      	b.n	800a2e6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a28c:	7bbb      	ldrb	r3, [r7, #14]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00d      	beq.n	800a2ae <USBD_StdEPReq+0x90>
 800a292:	7bbb      	ldrb	r3, [r7, #14]
 800a294:	2b80      	cmp	r3, #128	@ 0x80
 800a296:	d00a      	beq.n	800a2ae <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a298:	7bbb      	ldrb	r3, [r7, #14]
 800a29a:	4619      	mov	r1, r3
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f003 ff07 	bl	800e0b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2a2:	2180      	movs	r1, #128	@ 0x80
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f003 ff03 	bl	800e0b0 <USBD_LL_StallEP>
 800a2aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2ac:	e020      	b.n	800a2f0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800a2ae:	6839      	ldr	r1, [r7, #0]
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f000 fc6f 	bl	800ab94 <USBD_CtlError>
              break;
 800a2b6:	e01b      	b.n	800a2f0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	885b      	ldrh	r3, [r3, #2]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d10e      	bne.n	800a2de <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a2c0:	7bbb      	ldrb	r3, [r7, #14]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00b      	beq.n	800a2de <USBD_StdEPReq+0xc0>
 800a2c6:	7bbb      	ldrb	r3, [r7, #14]
 800a2c8:	2b80      	cmp	r3, #128	@ 0x80
 800a2ca:	d008      	beq.n	800a2de <USBD_StdEPReq+0xc0>
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	88db      	ldrh	r3, [r3, #6]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d104      	bne.n	800a2de <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2d4:	7bbb      	ldrb	r3, [r7, #14]
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f003 fee9 	bl	800e0b0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 fd23 	bl	800ad2a <USBD_CtlSendStatus>

              break;
 800a2e4:	e004      	b.n	800a2f0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800a2e6:	6839      	ldr	r1, [r7, #0]
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f000 fc53 	bl	800ab94 <USBD_CtlError>
              break;
 800a2ee:	bf00      	nop
          }
          break;
 800a2f0:	e0ec      	b.n	800a4cc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2f8:	b2db      	uxtb	r3, r3
 800a2fa:	2b02      	cmp	r3, #2
 800a2fc:	d002      	beq.n	800a304 <USBD_StdEPReq+0xe6>
 800a2fe:	2b03      	cmp	r3, #3
 800a300:	d016      	beq.n	800a330 <USBD_StdEPReq+0x112>
 800a302:	e030      	b.n	800a366 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a304:	7bbb      	ldrb	r3, [r7, #14]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d00d      	beq.n	800a326 <USBD_StdEPReq+0x108>
 800a30a:	7bbb      	ldrb	r3, [r7, #14]
 800a30c:	2b80      	cmp	r3, #128	@ 0x80
 800a30e:	d00a      	beq.n	800a326 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a310:	7bbb      	ldrb	r3, [r7, #14]
 800a312:	4619      	mov	r1, r3
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f003 fecb 	bl	800e0b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a31a:	2180      	movs	r1, #128	@ 0x80
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f003 fec7 	bl	800e0b0 <USBD_LL_StallEP>
 800a322:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a324:	e025      	b.n	800a372 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800a326:	6839      	ldr	r1, [r7, #0]
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f000 fc33 	bl	800ab94 <USBD_CtlError>
              break;
 800a32e:	e020      	b.n	800a372 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	885b      	ldrh	r3, [r3, #2]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d11b      	bne.n	800a370 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a338:	7bbb      	ldrb	r3, [r7, #14]
 800a33a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d004      	beq.n	800a34c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a342:	7bbb      	ldrb	r3, [r7, #14]
 800a344:	4619      	mov	r1, r3
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f003 fed1 	bl	800e0ee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f000 fcec 	bl	800ad2a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a358:	689b      	ldr	r3, [r3, #8]
 800a35a:	6839      	ldr	r1, [r7, #0]
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	4798      	blx	r3
 800a360:	4603      	mov	r3, r0
 800a362:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800a364:	e004      	b.n	800a370 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800a366:	6839      	ldr	r1, [r7, #0]
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f000 fc13 	bl	800ab94 <USBD_CtlError>
              break;
 800a36e:	e000      	b.n	800a372 <USBD_StdEPReq+0x154>
              break;
 800a370:	bf00      	nop
          }
          break;
 800a372:	e0ab      	b.n	800a4cc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d002      	beq.n	800a386 <USBD_StdEPReq+0x168>
 800a380:	2b03      	cmp	r3, #3
 800a382:	d032      	beq.n	800a3ea <USBD_StdEPReq+0x1cc>
 800a384:	e097      	b.n	800a4b6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a386:	7bbb      	ldrb	r3, [r7, #14]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d007      	beq.n	800a39c <USBD_StdEPReq+0x17e>
 800a38c:	7bbb      	ldrb	r3, [r7, #14]
 800a38e:	2b80      	cmp	r3, #128	@ 0x80
 800a390:	d004      	beq.n	800a39c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800a392:	6839      	ldr	r1, [r7, #0]
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 fbfd 	bl	800ab94 <USBD_CtlError>
                break;
 800a39a:	e091      	b.n	800a4c0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a39c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	da0b      	bge.n	800a3bc <USBD_StdEPReq+0x19e>
 800a3a4:	7bbb      	ldrb	r3, [r7, #14]
 800a3a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	009b      	lsls	r3, r3, #2
 800a3ae:	4413      	add	r3, r2
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	3310      	adds	r3, #16
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	4413      	add	r3, r2
 800a3b8:	3304      	adds	r3, #4
 800a3ba:	e00b      	b.n	800a3d4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3bc:	7bbb      	ldrb	r3, [r7, #14]
 800a3be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3c2:	4613      	mov	r3, r2
 800a3c4:	009b      	lsls	r3, r3, #2
 800a3c6:	4413      	add	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	3304      	adds	r3, #4
 800a3d4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	2202      	movs	r2, #2
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 fc47 	bl	800ac76 <USBD_CtlSendData>
              break;
 800a3e8:	e06a      	b.n	800a4c0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a3ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	da11      	bge.n	800a416 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a3f2:	7bbb      	ldrb	r3, [r7, #14]
 800a3f4:	f003 020f 	and.w	r2, r3, #15
 800a3f8:	6879      	ldr	r1, [r7, #4]
 800a3fa:	4613      	mov	r3, r2
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	4413      	add	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	440b      	add	r3, r1
 800a404:	3324      	adds	r3, #36	@ 0x24
 800a406:	881b      	ldrh	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d117      	bne.n	800a43c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a40c:	6839      	ldr	r1, [r7, #0]
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 fbc0 	bl	800ab94 <USBD_CtlError>
                  break;
 800a414:	e054      	b.n	800a4c0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a416:	7bbb      	ldrb	r3, [r7, #14]
 800a418:	f003 020f 	and.w	r2, r3, #15
 800a41c:	6879      	ldr	r1, [r7, #4]
 800a41e:	4613      	mov	r3, r2
 800a420:	009b      	lsls	r3, r3, #2
 800a422:	4413      	add	r3, r2
 800a424:	009b      	lsls	r3, r3, #2
 800a426:	440b      	add	r3, r1
 800a428:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a42c:	881b      	ldrh	r3, [r3, #0]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d104      	bne.n	800a43c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a432:	6839      	ldr	r1, [r7, #0]
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 fbad 	bl	800ab94 <USBD_CtlError>
                  break;
 800a43a:	e041      	b.n	800a4c0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a43c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a440:	2b00      	cmp	r3, #0
 800a442:	da0b      	bge.n	800a45c <USBD_StdEPReq+0x23e>
 800a444:	7bbb      	ldrb	r3, [r7, #14]
 800a446:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a44a:	4613      	mov	r3, r2
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	4413      	add	r3, r2
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	3310      	adds	r3, #16
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	4413      	add	r3, r2
 800a458:	3304      	adds	r3, #4
 800a45a:	e00b      	b.n	800a474 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a45c:	7bbb      	ldrb	r3, [r7, #14]
 800a45e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a462:	4613      	mov	r3, r2
 800a464:	009b      	lsls	r3, r3, #2
 800a466:	4413      	add	r3, r2
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a46e:	687a      	ldr	r2, [r7, #4]
 800a470:	4413      	add	r3, r2
 800a472:	3304      	adds	r3, #4
 800a474:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a476:	7bbb      	ldrb	r3, [r7, #14]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d002      	beq.n	800a482 <USBD_StdEPReq+0x264>
 800a47c:	7bbb      	ldrb	r3, [r7, #14]
 800a47e:	2b80      	cmp	r3, #128	@ 0x80
 800a480:	d103      	bne.n	800a48a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	2200      	movs	r2, #0
 800a486:	601a      	str	r2, [r3, #0]
 800a488:	e00e      	b.n	800a4a8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a48a:	7bbb      	ldrb	r3, [r7, #14]
 800a48c:	4619      	mov	r1, r3
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f003 fe4c 	bl	800e12c <USBD_LL_IsStallEP>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d003      	beq.n	800a4a2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	2201      	movs	r2, #1
 800a49e:	601a      	str	r2, [r3, #0]
 800a4a0:	e002      	b.n	800a4a8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	2202      	movs	r2, #2
 800a4ac:	4619      	mov	r1, r3
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 fbe1 	bl	800ac76 <USBD_CtlSendData>
              break;
 800a4b4:	e004      	b.n	800a4c0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800a4b6:	6839      	ldr	r1, [r7, #0]
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 fb6b 	bl	800ab94 <USBD_CtlError>
              break;
 800a4be:	bf00      	nop
          }
          break;
 800a4c0:	e004      	b.n	800a4cc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800a4c2:	6839      	ldr	r1, [r7, #0]
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f000 fb65 	bl	800ab94 <USBD_CtlError>
          break;
 800a4ca:	bf00      	nop
      }
      break;
 800a4cc:	e004      	b.n	800a4d8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800a4ce:	6839      	ldr	r1, [r7, #0]
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f000 fb5f 	bl	800ab94 <USBD_CtlError>
      break;
 800a4d6:	bf00      	nop
  }

  return ret;
 800a4d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
	...

0800a4e4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	885b      	ldrh	r3, [r3, #2]
 800a4fe:	0a1b      	lsrs	r3, r3, #8
 800a500:	b29b      	uxth	r3, r3
 800a502:	3b01      	subs	r3, #1
 800a504:	2b0e      	cmp	r3, #14
 800a506:	f200 8152 	bhi.w	800a7ae <USBD_GetDescriptor+0x2ca>
 800a50a:	a201      	add	r2, pc, #4	@ (adr r2, 800a510 <USBD_GetDescriptor+0x2c>)
 800a50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a510:	0800a581 	.word	0x0800a581
 800a514:	0800a599 	.word	0x0800a599
 800a518:	0800a5d9 	.word	0x0800a5d9
 800a51c:	0800a7af 	.word	0x0800a7af
 800a520:	0800a7af 	.word	0x0800a7af
 800a524:	0800a74f 	.word	0x0800a74f
 800a528:	0800a77b 	.word	0x0800a77b
 800a52c:	0800a7af 	.word	0x0800a7af
 800a530:	0800a7af 	.word	0x0800a7af
 800a534:	0800a7af 	.word	0x0800a7af
 800a538:	0800a7af 	.word	0x0800a7af
 800a53c:	0800a7af 	.word	0x0800a7af
 800a540:	0800a7af 	.word	0x0800a7af
 800a544:	0800a7af 	.word	0x0800a7af
 800a548:	0800a54d 	.word	0x0800a54d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a552:	69db      	ldr	r3, [r3, #28]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d00b      	beq.n	800a570 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a55e:	69db      	ldr	r3, [r3, #28]
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	7c12      	ldrb	r2, [r2, #16]
 800a564:	f107 0108 	add.w	r1, r7, #8
 800a568:	4610      	mov	r0, r2
 800a56a:	4798      	blx	r3
 800a56c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a56e:	e126      	b.n	800a7be <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a570:	6839      	ldr	r1, [r7, #0]
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fb0e 	bl	800ab94 <USBD_CtlError>
        err++;
 800a578:	7afb      	ldrb	r3, [r7, #11]
 800a57a:	3301      	adds	r3, #1
 800a57c:	72fb      	strb	r3, [r7, #11]
      break;
 800a57e:	e11e      	b.n	800a7be <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	687a      	ldr	r2, [r7, #4]
 800a58a:	7c12      	ldrb	r2, [r2, #16]
 800a58c:	f107 0108 	add.w	r1, r7, #8
 800a590:	4610      	mov	r0, r2
 800a592:	4798      	blx	r3
 800a594:	60f8      	str	r0, [r7, #12]
      break;
 800a596:	e112      	b.n	800a7be <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	7c1b      	ldrb	r3, [r3, #16]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d10d      	bne.n	800a5bc <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5a8:	f107 0208 	add.w	r2, r7, #8
 800a5ac:	4610      	mov	r0, r2
 800a5ae:	4798      	blx	r3
 800a5b0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	2202      	movs	r2, #2
 800a5b8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a5ba:	e100      	b.n	800a7be <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c4:	f107 0208 	add.w	r2, r7, #8
 800a5c8:	4610      	mov	r0, r2
 800a5ca:	4798      	blx	r3
 800a5cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	2202      	movs	r2, #2
 800a5d4:	701a      	strb	r2, [r3, #0]
      break;
 800a5d6:	e0f2      	b.n	800a7be <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	885b      	ldrh	r3, [r3, #2]
 800a5dc:	b2db      	uxtb	r3, r3
 800a5de:	2b05      	cmp	r3, #5
 800a5e0:	f200 80ac 	bhi.w	800a73c <USBD_GetDescriptor+0x258>
 800a5e4:	a201      	add	r2, pc, #4	@ (adr r2, 800a5ec <USBD_GetDescriptor+0x108>)
 800a5e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5ea:	bf00      	nop
 800a5ec:	0800a605 	.word	0x0800a605
 800a5f0:	0800a639 	.word	0x0800a639
 800a5f4:	0800a66d 	.word	0x0800a66d
 800a5f8:	0800a6a1 	.word	0x0800a6a1
 800a5fc:	0800a6d5 	.word	0x0800a6d5
 800a600:	0800a709 	.word	0x0800a709
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d00b      	beq.n	800a628 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	687a      	ldr	r2, [r7, #4]
 800a61a:	7c12      	ldrb	r2, [r2, #16]
 800a61c:	f107 0108 	add.w	r1, r7, #8
 800a620:	4610      	mov	r0, r2
 800a622:	4798      	blx	r3
 800a624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a626:	e091      	b.n	800a74c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a628:	6839      	ldr	r1, [r7, #0]
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f000 fab2 	bl	800ab94 <USBD_CtlError>
            err++;
 800a630:	7afb      	ldrb	r3, [r7, #11]
 800a632:	3301      	adds	r3, #1
 800a634:	72fb      	strb	r3, [r7, #11]
          break;
 800a636:	e089      	b.n	800a74c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a63e:	689b      	ldr	r3, [r3, #8]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00b      	beq.n	800a65c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	7c12      	ldrb	r2, [r2, #16]
 800a650:	f107 0108 	add.w	r1, r7, #8
 800a654:	4610      	mov	r0, r2
 800a656:	4798      	blx	r3
 800a658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a65a:	e077      	b.n	800a74c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a65c:	6839      	ldr	r1, [r7, #0]
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 fa98 	bl	800ab94 <USBD_CtlError>
            err++;
 800a664:	7afb      	ldrb	r3, [r7, #11]
 800a666:	3301      	adds	r3, #1
 800a668:	72fb      	strb	r3, [r7, #11]
          break;
 800a66a:	e06f      	b.n	800a74c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a672:	68db      	ldr	r3, [r3, #12]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d00b      	beq.n	800a690 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a67e:	68db      	ldr	r3, [r3, #12]
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	7c12      	ldrb	r2, [r2, #16]
 800a684:	f107 0108 	add.w	r1, r7, #8
 800a688:	4610      	mov	r0, r2
 800a68a:	4798      	blx	r3
 800a68c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a68e:	e05d      	b.n	800a74c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a690:	6839      	ldr	r1, [r7, #0]
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f000 fa7e 	bl	800ab94 <USBD_CtlError>
            err++;
 800a698:	7afb      	ldrb	r3, [r7, #11]
 800a69a:	3301      	adds	r3, #1
 800a69c:	72fb      	strb	r3, [r7, #11]
          break;
 800a69e:	e055      	b.n	800a74c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6a6:	691b      	ldr	r3, [r3, #16]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00b      	beq.n	800a6c4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	7c12      	ldrb	r2, [r2, #16]
 800a6b8:	f107 0108 	add.w	r1, r7, #8
 800a6bc:	4610      	mov	r0, r2
 800a6be:	4798      	blx	r3
 800a6c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6c2:	e043      	b.n	800a74c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a6c4:	6839      	ldr	r1, [r7, #0]
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 fa64 	bl	800ab94 <USBD_CtlError>
            err++;
 800a6cc:	7afb      	ldrb	r3, [r7, #11]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a6d2:	e03b      	b.n	800a74c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6da:	695b      	ldr	r3, [r3, #20]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00b      	beq.n	800a6f8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6e6:	695b      	ldr	r3, [r3, #20]
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	7c12      	ldrb	r2, [r2, #16]
 800a6ec:	f107 0108 	add.w	r1, r7, #8
 800a6f0:	4610      	mov	r0, r2
 800a6f2:	4798      	blx	r3
 800a6f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6f6:	e029      	b.n	800a74c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fa4a 	bl	800ab94 <USBD_CtlError>
            err++;
 800a700:	7afb      	ldrb	r3, [r7, #11]
 800a702:	3301      	adds	r3, #1
 800a704:	72fb      	strb	r3, [r7, #11]
          break;
 800a706:	e021      	b.n	800a74c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a70e:	699b      	ldr	r3, [r3, #24]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00b      	beq.n	800a72c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a71a:	699b      	ldr	r3, [r3, #24]
 800a71c:	687a      	ldr	r2, [r7, #4]
 800a71e:	7c12      	ldrb	r2, [r2, #16]
 800a720:	f107 0108 	add.w	r1, r7, #8
 800a724:	4610      	mov	r0, r2
 800a726:	4798      	blx	r3
 800a728:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a72a:	e00f      	b.n	800a74c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a72c:	6839      	ldr	r1, [r7, #0]
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f000 fa30 	bl	800ab94 <USBD_CtlError>
            err++;
 800a734:	7afb      	ldrb	r3, [r7, #11]
 800a736:	3301      	adds	r3, #1
 800a738:	72fb      	strb	r3, [r7, #11]
          break;
 800a73a:	e007      	b.n	800a74c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a73c:	6839      	ldr	r1, [r7, #0]
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 fa28 	bl	800ab94 <USBD_CtlError>
          err++;
 800a744:	7afb      	ldrb	r3, [r7, #11]
 800a746:	3301      	adds	r3, #1
 800a748:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800a74a:	bf00      	nop
      }
      break;
 800a74c:	e037      	b.n	800a7be <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	7c1b      	ldrb	r3, [r3, #16]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d109      	bne.n	800a76a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a75c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a75e:	f107 0208 	add.w	r2, r7, #8
 800a762:	4610      	mov	r0, r2
 800a764:	4798      	blx	r3
 800a766:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a768:	e029      	b.n	800a7be <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a76a:	6839      	ldr	r1, [r7, #0]
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f000 fa11 	bl	800ab94 <USBD_CtlError>
        err++;
 800a772:	7afb      	ldrb	r3, [r7, #11]
 800a774:	3301      	adds	r3, #1
 800a776:	72fb      	strb	r3, [r7, #11]
      break;
 800a778:	e021      	b.n	800a7be <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	7c1b      	ldrb	r3, [r3, #16]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d10d      	bne.n	800a79e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a78a:	f107 0208 	add.w	r2, r7, #8
 800a78e:	4610      	mov	r0, r2
 800a790:	4798      	blx	r3
 800a792:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	3301      	adds	r3, #1
 800a798:	2207      	movs	r2, #7
 800a79a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a79c:	e00f      	b.n	800a7be <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a79e:	6839      	ldr	r1, [r7, #0]
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 f9f7 	bl	800ab94 <USBD_CtlError>
        err++;
 800a7a6:	7afb      	ldrb	r3, [r7, #11]
 800a7a8:	3301      	adds	r3, #1
 800a7aa:	72fb      	strb	r3, [r7, #11]
      break;
 800a7ac:	e007      	b.n	800a7be <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a7ae:	6839      	ldr	r1, [r7, #0]
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f000 f9ef 	bl	800ab94 <USBD_CtlError>
      err++;
 800a7b6:	7afb      	ldrb	r3, [r7, #11]
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	72fb      	strb	r3, [r7, #11]
      break;
 800a7bc:	bf00      	nop
  }

  if (err != 0U)
 800a7be:	7afb      	ldrb	r3, [r7, #11]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d11e      	bne.n	800a802 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	88db      	ldrh	r3, [r3, #6]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d016      	beq.n	800a7fa <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a7cc:	893b      	ldrh	r3, [r7, #8]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d00e      	beq.n	800a7f0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	88da      	ldrh	r2, [r3, #6]
 800a7d6:	893b      	ldrh	r3, [r7, #8]
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	bf28      	it	cs
 800a7dc:	4613      	movcs	r3, r2
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7e2:	893b      	ldrh	r3, [r7, #8]
 800a7e4:	461a      	mov	r2, r3
 800a7e6:	68f9      	ldr	r1, [r7, #12]
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 fa44 	bl	800ac76 <USBD_CtlSendData>
 800a7ee:	e009      	b.n	800a804 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a7f0:	6839      	ldr	r1, [r7, #0]
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f000 f9ce 	bl	800ab94 <USBD_CtlError>
 800a7f8:	e004      	b.n	800a804 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 fa95 	bl	800ad2a <USBD_CtlSendStatus>
 800a800:	e000      	b.n	800a804 <USBD_GetDescriptor+0x320>
    return;
 800a802:	bf00      	nop
  }
}
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}
 800a80a:	bf00      	nop

0800a80c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b084      	sub	sp, #16
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	889b      	ldrh	r3, [r3, #4]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d131      	bne.n	800a882 <USBD_SetAddress+0x76>
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	88db      	ldrh	r3, [r3, #6]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d12d      	bne.n	800a882 <USBD_SetAddress+0x76>
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	885b      	ldrh	r3, [r3, #2]
 800a82a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a82c:	d829      	bhi.n	800a882 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	885b      	ldrh	r3, [r3, #2]
 800a832:	b2db      	uxtb	r3, r3
 800a834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a838:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a840:	b2db      	uxtb	r3, r3
 800a842:	2b03      	cmp	r3, #3
 800a844:	d104      	bne.n	800a850 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a846:	6839      	ldr	r1, [r7, #0]
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 f9a3 	bl	800ab94 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a84e:	e01d      	b.n	800a88c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	7bfa      	ldrb	r2, [r7, #15]
 800a854:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a858:	7bfb      	ldrb	r3, [r7, #15]
 800a85a:	4619      	mov	r1, r3
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f003 fc91 	bl	800e184 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 fa61 	bl	800ad2a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a868:	7bfb      	ldrb	r3, [r7, #15]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d004      	beq.n	800a878 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2202      	movs	r2, #2
 800a872:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a876:	e009      	b.n	800a88c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2201      	movs	r2, #1
 800a87c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a880:	e004      	b.n	800a88c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a882:	6839      	ldr	r1, [r7, #0]
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f985 	bl	800ab94 <USBD_CtlError>
  }
}
 800a88a:	bf00      	nop
 800a88c:	bf00      	nop
 800a88e:	3710      	adds	r7, #16
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	885b      	ldrh	r3, [r3, #2]
 800a8a6:	b2da      	uxtb	r2, r3
 800a8a8:	4b4c      	ldr	r3, [pc, #304]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a8aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a8ac:	4b4b      	ldr	r3, [pc, #300]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d905      	bls.n	800a8c0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a8b4:	6839      	ldr	r1, [r7, #0]
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 f96c 	bl	800ab94 <USBD_CtlError>
    return USBD_FAIL;
 800a8bc:	2303      	movs	r3, #3
 800a8be:	e088      	b.n	800a9d2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8c6:	b2db      	uxtb	r3, r3
 800a8c8:	2b02      	cmp	r3, #2
 800a8ca:	d002      	beq.n	800a8d2 <USBD_SetConfig+0x3e>
 800a8cc:	2b03      	cmp	r3, #3
 800a8ce:	d025      	beq.n	800a91c <USBD_SetConfig+0x88>
 800a8d0:	e071      	b.n	800a9b6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a8d2:	4b42      	ldr	r3, [pc, #264]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d01c      	beq.n	800a914 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800a8da:	4b40      	ldr	r3, [pc, #256]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a8e4:	4b3d      	ldr	r3, [pc, #244]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f7ff f990 	bl	8009c10 <USBD_SetClassConfig>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a8f4:	7bfb      	ldrb	r3, [r7, #15]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d004      	beq.n	800a904 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800a8fa:	6839      	ldr	r1, [r7, #0]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 f949 	bl	800ab94 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a902:	e065      	b.n	800a9d0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 fa10 	bl	800ad2a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2203      	movs	r2, #3
 800a90e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a912:	e05d      	b.n	800a9d0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f000 fa08 	bl	800ad2a <USBD_CtlSendStatus>
      break;
 800a91a:	e059      	b.n	800a9d0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a91c:	4b2f      	ldr	r3, [pc, #188]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d112      	bne.n	800a94a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2202      	movs	r2, #2
 800a928:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a92c:	4b2b      	ldr	r3, [pc, #172]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a92e:	781b      	ldrb	r3, [r3, #0]
 800a930:	461a      	mov	r2, r3
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a936:	4b29      	ldr	r3, [pc, #164]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	4619      	mov	r1, r3
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f7ff f983 	bl	8009c48 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f9f1 	bl	800ad2a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a948:	e042      	b.n	800a9d0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800a94a:	4b24      	ldr	r3, [pc, #144]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	461a      	mov	r2, r3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	429a      	cmp	r2, r3
 800a956:	d02a      	beq.n	800a9ae <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	b2db      	uxtb	r3, r3
 800a95e:	4619      	mov	r1, r3
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f7ff f971 	bl	8009c48 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a966:	4b1d      	ldr	r3, [pc, #116]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	461a      	mov	r2, r3
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a970:	4b1a      	ldr	r3, [pc, #104]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	4619      	mov	r1, r3
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f7ff f94a 	bl	8009c10 <USBD_SetClassConfig>
 800a97c:	4603      	mov	r3, r0
 800a97e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a980:	7bfb      	ldrb	r3, [r7, #15]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d00f      	beq.n	800a9a6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800a986:	6839      	ldr	r1, [r7, #0]
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f000 f903 	bl	800ab94 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	b2db      	uxtb	r3, r3
 800a994:	4619      	mov	r1, r3
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f7ff f956 	bl	8009c48 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2202      	movs	r2, #2
 800a9a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a9a4:	e014      	b.n	800a9d0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f9bf 	bl	800ad2a <USBD_CtlSendStatus>
      break;
 800a9ac:	e010      	b.n	800a9d0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f9bb 	bl	800ad2a <USBD_CtlSendStatus>
      break;
 800a9b4:	e00c      	b.n	800a9d0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a9b6:	6839      	ldr	r1, [r7, #0]
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f000 f8eb 	bl	800ab94 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a9be:	4b07      	ldr	r3, [pc, #28]	@ (800a9dc <USBD_SetConfig+0x148>)
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f7ff f93f 	bl	8009c48 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	73fb      	strb	r3, [r7, #15]
      break;
 800a9ce:	bf00      	nop
  }

  return ret;
 800a9d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
 800a9da:	bf00      	nop
 800a9dc:	200003e8 	.word	0x200003e8

0800a9e0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b082      	sub	sp, #8
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	88db      	ldrh	r3, [r3, #6]
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d004      	beq.n	800a9fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a9f2:	6839      	ldr	r1, [r7, #0]
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f000 f8cd 	bl	800ab94 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a9fa:	e023      	b.n	800aa44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa02:	b2db      	uxtb	r3, r3
 800aa04:	2b02      	cmp	r3, #2
 800aa06:	dc02      	bgt.n	800aa0e <USBD_GetConfig+0x2e>
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	dc03      	bgt.n	800aa14 <USBD_GetConfig+0x34>
 800aa0c:	e015      	b.n	800aa3a <USBD_GetConfig+0x5a>
 800aa0e:	2b03      	cmp	r3, #3
 800aa10:	d00b      	beq.n	800aa2a <USBD_GetConfig+0x4a>
 800aa12:	e012      	b.n	800aa3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2200      	movs	r2, #0
 800aa18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	3308      	adds	r3, #8
 800aa1e:	2201      	movs	r2, #1
 800aa20:	4619      	mov	r1, r3
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f000 f927 	bl	800ac76 <USBD_CtlSendData>
        break;
 800aa28:	e00c      	b.n	800aa44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	3304      	adds	r3, #4
 800aa2e:	2201      	movs	r2, #1
 800aa30:	4619      	mov	r1, r3
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f91f 	bl	800ac76 <USBD_CtlSendData>
        break;
 800aa38:	e004      	b.n	800aa44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aa3a:	6839      	ldr	r1, [r7, #0]
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 f8a9 	bl	800ab94 <USBD_CtlError>
        break;
 800aa42:	bf00      	nop
}
 800aa44:	bf00      	nop
 800aa46:	3708      	adds	r7, #8
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}

0800aa4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b082      	sub	sp, #8
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
 800aa54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	3b01      	subs	r3, #1
 800aa60:	2b02      	cmp	r3, #2
 800aa62:	d81e      	bhi.n	800aaa2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	88db      	ldrh	r3, [r3, #6]
 800aa68:	2b02      	cmp	r3, #2
 800aa6a:	d004      	beq.n	800aa76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aa6c:	6839      	ldr	r1, [r7, #0]
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 f890 	bl	800ab94 <USBD_CtlError>
        break;
 800aa74:	e01a      	b.n	800aaac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2201      	movs	r2, #1
 800aa7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d005      	beq.n	800aa92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	68db      	ldr	r3, [r3, #12]
 800aa8a:	f043 0202 	orr.w	r2, r3, #2
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	330c      	adds	r3, #12
 800aa96:	2202      	movs	r2, #2
 800aa98:	4619      	mov	r1, r3
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 f8eb 	bl	800ac76 <USBD_CtlSendData>
      break;
 800aaa0:	e004      	b.n	800aaac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aaa2:	6839      	ldr	r1, [r7, #0]
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f000 f875 	bl	800ab94 <USBD_CtlError>
      break;
 800aaaa:	bf00      	nop
  }
}
 800aaac:	bf00      	nop
 800aaae:	3708      	adds	r7, #8
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b082      	sub	sp, #8
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	885b      	ldrh	r3, [r3, #2]
 800aac2:	2b01      	cmp	r3, #1
 800aac4:	d106      	bne.n	800aad4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f000 f92b 	bl	800ad2a <USBD_CtlSendStatus>
  }
}
 800aad4:	bf00      	nop
 800aad6:	3708      	adds	r7, #8
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaec:	b2db      	uxtb	r3, r3
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	d80b      	bhi.n	800ab0c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	885b      	ldrh	r3, [r3, #2]
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	d10c      	bne.n	800ab16 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2200      	movs	r2, #0
 800ab00:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 f910 	bl	800ad2a <USBD_CtlSendStatus>
      }
      break;
 800ab0a:	e004      	b.n	800ab16 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f840 	bl	800ab94 <USBD_CtlError>
      break;
 800ab14:	e000      	b.n	800ab18 <USBD_ClrFeature+0x3c>
      break;
 800ab16:	bf00      	nop
  }
}
 800ab18:	bf00      	nop
 800ab1a:	3708      	adds	r7, #8
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b084      	sub	sp, #16
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
 800ab28:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	781a      	ldrb	r2, [r3, #0]
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	781a      	ldrb	r2, [r3, #0]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	3301      	adds	r3, #1
 800ab48:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ab4a:	68f8      	ldr	r0, [r7, #12]
 800ab4c:	f7ff fa90 	bl	800a070 <SWAPBYTE>
 800ab50:	4603      	mov	r3, r0
 800ab52:	461a      	mov	r2, r3
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	3301      	adds	r3, #1
 800ab62:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ab64:	68f8      	ldr	r0, [r7, #12]
 800ab66:	f7ff fa83 	bl	800a070 <SWAPBYTE>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	461a      	mov	r2, r3
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	3301      	adds	r3, #1
 800ab76:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ab7e:	68f8      	ldr	r0, [r7, #12]
 800ab80:	f7ff fa76 	bl	800a070 <SWAPBYTE>
 800ab84:	4603      	mov	r3, r0
 800ab86:	461a      	mov	r2, r3
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	80da      	strh	r2, [r3, #6]
}
 800ab8c:	bf00      	nop
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b082      	sub	sp, #8
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab9e:	2180      	movs	r1, #128	@ 0x80
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f003 fa85 	bl	800e0b0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800aba6:	2100      	movs	r1, #0
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f003 fa81 	bl	800e0b0 <USBD_LL_StallEP>
}
 800abae:	bf00      	nop
 800abb0:	3708      	adds	r7, #8
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}

0800abb6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b086      	sub	sp, #24
 800abba:	af00      	add	r7, sp, #0
 800abbc:	60f8      	str	r0, [r7, #12]
 800abbe:	60b9      	str	r1, [r7, #8]
 800abc0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800abc2:	2300      	movs	r3, #0
 800abc4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d036      	beq.n	800ac3a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800abd0:	6938      	ldr	r0, [r7, #16]
 800abd2:	f000 f836 	bl	800ac42 <USBD_GetLen>
 800abd6:	4603      	mov	r3, r0
 800abd8:	3301      	adds	r3, #1
 800abda:	b29b      	uxth	r3, r3
 800abdc:	005b      	lsls	r3, r3, #1
 800abde:	b29a      	uxth	r2, r3
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800abe4:	7dfb      	ldrb	r3, [r7, #23]
 800abe6:	68ba      	ldr	r2, [r7, #8]
 800abe8:	4413      	add	r3, r2
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	7812      	ldrb	r2, [r2, #0]
 800abee:	701a      	strb	r2, [r3, #0]
  idx++;
 800abf0:	7dfb      	ldrb	r3, [r7, #23]
 800abf2:	3301      	adds	r3, #1
 800abf4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800abf6:	7dfb      	ldrb	r3, [r7, #23]
 800abf8:	68ba      	ldr	r2, [r7, #8]
 800abfa:	4413      	add	r3, r2
 800abfc:	2203      	movs	r2, #3
 800abfe:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac00:	7dfb      	ldrb	r3, [r7, #23]
 800ac02:	3301      	adds	r3, #1
 800ac04:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ac06:	e013      	b.n	800ac30 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ac08:	7dfb      	ldrb	r3, [r7, #23]
 800ac0a:	68ba      	ldr	r2, [r7, #8]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	7812      	ldrb	r2, [r2, #0]
 800ac12:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	3301      	adds	r3, #1
 800ac18:	613b      	str	r3, [r7, #16]
    idx++;
 800ac1a:	7dfb      	ldrb	r3, [r7, #23]
 800ac1c:	3301      	adds	r3, #1
 800ac1e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ac20:	7dfb      	ldrb	r3, [r7, #23]
 800ac22:	68ba      	ldr	r2, [r7, #8]
 800ac24:	4413      	add	r3, r2
 800ac26:	2200      	movs	r2, #0
 800ac28:	701a      	strb	r2, [r3, #0]
    idx++;
 800ac2a:	7dfb      	ldrb	r3, [r7, #23]
 800ac2c:	3301      	adds	r3, #1
 800ac2e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d1e7      	bne.n	800ac08 <USBD_GetString+0x52>
 800ac38:	e000      	b.n	800ac3c <USBD_GetString+0x86>
    return;
 800ac3a:	bf00      	nop
  }
}
 800ac3c:	3718      	adds	r7, #24
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ac42:	b480      	push	{r7}
 800ac44:	b085      	sub	sp, #20
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ac52:	e005      	b.n	800ac60 <USBD_GetLen+0x1e>
  {
    len++;
 800ac54:	7bfb      	ldrb	r3, [r7, #15]
 800ac56:	3301      	adds	r3, #1
 800ac58:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	3301      	adds	r3, #1
 800ac5e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d1f5      	bne.n	800ac54 <USBD_GetLen+0x12>
  }

  return len;
 800ac68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3714      	adds	r7, #20
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b084      	sub	sp, #16
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	60f8      	str	r0, [r7, #12]
 800ac7e:	60b9      	str	r1, [r7, #8]
 800ac80:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2202      	movs	r2, #2
 800ac86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	687a      	ldr	r2, [r7, #4]
 800ac94:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	68ba      	ldr	r2, [r7, #8]
 800ac9a:	2100      	movs	r1, #0
 800ac9c:	68f8      	ldr	r0, [r7, #12]
 800ac9e:	f003 fa90 	bl	800e1c2 <USBD_LL_Transmit>

  return USBD_OK;
 800aca2:	2300      	movs	r3, #0
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3710      	adds	r7, #16
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	60f8      	str	r0, [r7, #12]
 800acb4:	60b9      	str	r1, [r7, #8]
 800acb6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	68ba      	ldr	r2, [r7, #8]
 800acbc:	2100      	movs	r1, #0
 800acbe:	68f8      	ldr	r0, [r7, #12]
 800acc0:	f003 fa7f 	bl	800e1c2 <USBD_LL_Transmit>

  return USBD_OK;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3710      	adds	r7, #16
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}

0800acce <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800acce:	b580      	push	{r7, lr}
 800acd0:	b084      	sub	sp, #16
 800acd2:	af00      	add	r7, sp, #0
 800acd4:	60f8      	str	r0, [r7, #12]
 800acd6:	60b9      	str	r1, [r7, #8]
 800acd8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2203      	movs	r2, #3
 800acde:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	687a      	ldr	r2, [r7, #4]
 800acee:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68ba      	ldr	r2, [r7, #8]
 800acf6:	2100      	movs	r1, #0
 800acf8:	68f8      	ldr	r0, [r7, #12]
 800acfa:	f003 fa83 	bl	800e204 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3710      	adds	r7, #16
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	60b9      	str	r1, [r7, #8]
 800ad12:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	68ba      	ldr	r2, [r7, #8]
 800ad18:	2100      	movs	r1, #0
 800ad1a:	68f8      	ldr	r0, [r7, #12]
 800ad1c:	f003 fa72 	bl	800e204 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3710      	adds	r7, #16
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b082      	sub	sp, #8
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2204      	movs	r2, #4
 800ad36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	2100      	movs	r1, #0
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f003 fa3e 	bl	800e1c2 <USBD_LL_Transmit>

  return USBD_OK;
 800ad46:	2300      	movs	r3, #0
}
 800ad48:	4618      	mov	r0, r3
 800ad4a:	3708      	adds	r7, #8
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	bd80      	pop	{r7, pc}

0800ad50 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2205      	movs	r2, #5
 800ad5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad60:	2300      	movs	r3, #0
 800ad62:	2200      	movs	r2, #0
 800ad64:	2100      	movs	r1, #0
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f003 fa4c 	bl	800e204 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3708      	adds	r7, #8
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
	...

0800ad78 <__NVIC_SetPriority>:
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b083      	sub	sp, #12
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	4603      	mov	r3, r0
 800ad80:	6039      	str	r1, [r7, #0]
 800ad82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ad84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	db0a      	blt.n	800ada2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	b2da      	uxtb	r2, r3
 800ad90:	490c      	ldr	r1, [pc, #48]	@ (800adc4 <__NVIC_SetPriority+0x4c>)
 800ad92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad96:	0112      	lsls	r2, r2, #4
 800ad98:	b2d2      	uxtb	r2, r2
 800ad9a:	440b      	add	r3, r1
 800ad9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ada0:	e00a      	b.n	800adb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	b2da      	uxtb	r2, r3
 800ada6:	4908      	ldr	r1, [pc, #32]	@ (800adc8 <__NVIC_SetPriority+0x50>)
 800ada8:	79fb      	ldrb	r3, [r7, #7]
 800adaa:	f003 030f 	and.w	r3, r3, #15
 800adae:	3b04      	subs	r3, #4
 800adb0:	0112      	lsls	r2, r2, #4
 800adb2:	b2d2      	uxtb	r2, r2
 800adb4:	440b      	add	r3, r1
 800adb6:	761a      	strb	r2, [r3, #24]
}
 800adb8:	bf00      	nop
 800adba:	370c      	adds	r7, #12
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr
 800adc4:	e000e100 	.word	0xe000e100
 800adc8:	e000ed00 	.word	0xe000ed00

0800adcc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800adcc:	b580      	push	{r7, lr}
 800adce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800add0:	4b05      	ldr	r3, [pc, #20]	@ (800ade8 <SysTick_Handler+0x1c>)
 800add2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800add4:	f001 fd46 	bl	800c864 <xTaskGetSchedulerState>
 800add8:	4603      	mov	r3, r0
 800adda:	2b01      	cmp	r3, #1
 800addc:	d001      	beq.n	800ade2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800adde:	f002 fb3b 	bl	800d458 <xPortSysTickHandler>
  }
}
 800ade2:	bf00      	nop
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	bf00      	nop
 800ade8:	e000e010 	.word	0xe000e010

0800adec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800adec:	b580      	push	{r7, lr}
 800adee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800adf0:	2100      	movs	r1, #0
 800adf2:	f06f 0004 	mvn.w	r0, #4
 800adf6:	f7ff ffbf 	bl	800ad78 <__NVIC_SetPriority>
#endif
}
 800adfa:	bf00      	nop
 800adfc:	bd80      	pop	{r7, pc}
	...

0800ae00 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ae00:	b480      	push	{r7}
 800ae02:	b083      	sub	sp, #12
 800ae04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae06:	f3ef 8305 	mrs	r3, IPSR
 800ae0a:	603b      	str	r3, [r7, #0]
  return(result);
 800ae0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d003      	beq.n	800ae1a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ae12:	f06f 0305 	mvn.w	r3, #5
 800ae16:	607b      	str	r3, [r7, #4]
 800ae18:	e00c      	b.n	800ae34 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ae1a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae44 <osKernelInitialize+0x44>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d105      	bne.n	800ae2e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ae22:	4b08      	ldr	r3, [pc, #32]	@ (800ae44 <osKernelInitialize+0x44>)
 800ae24:	2201      	movs	r2, #1
 800ae26:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	607b      	str	r3, [r7, #4]
 800ae2c:	e002      	b.n	800ae34 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ae2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae34:	687b      	ldr	r3, [r7, #4]
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	370c      	adds	r7, #12
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	200003ec 	.word	0x200003ec

0800ae48 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b082      	sub	sp, #8
 800ae4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae4e:	f3ef 8305 	mrs	r3, IPSR
 800ae52:	603b      	str	r3, [r7, #0]
  return(result);
 800ae54:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d003      	beq.n	800ae62 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ae5a:	f06f 0305 	mvn.w	r3, #5
 800ae5e:	607b      	str	r3, [r7, #4]
 800ae60:	e010      	b.n	800ae84 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae62:	4b0b      	ldr	r3, [pc, #44]	@ (800ae90 <osKernelStart+0x48>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	d109      	bne.n	800ae7e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ae6a:	f7ff ffbf 	bl	800adec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae6e:	4b08      	ldr	r3, [pc, #32]	@ (800ae90 <osKernelStart+0x48>)
 800ae70:	2202      	movs	r2, #2
 800ae72:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae74:	f001 f892 	bl	800bf9c <vTaskStartScheduler>
      stat = osOK;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	607b      	str	r3, [r7, #4]
 800ae7c:	e002      	b.n	800ae84 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ae7e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae84:	687b      	ldr	r3, [r7, #4]
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	3708      	adds	r7, #8
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}
 800ae8e:	bf00      	nop
 800ae90:	200003ec 	.word	0x200003ec

0800ae94 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b08e      	sub	sp, #56	@ 0x38
 800ae98:	af04      	add	r7, sp, #16
 800ae9a:	60f8      	str	r0, [r7, #12]
 800ae9c:	60b9      	str	r1, [r7, #8]
 800ae9e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aea0:	2300      	movs	r3, #0
 800aea2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aea4:	f3ef 8305 	mrs	r3, IPSR
 800aea8:	617b      	str	r3, [r7, #20]
  return(result);
 800aeaa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d17e      	bne.n	800afae <osThreadNew+0x11a>
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d07b      	beq.n	800afae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800aeb6:	2380      	movs	r3, #128	@ 0x80
 800aeb8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800aeba:	2318      	movs	r3, #24
 800aebc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800aebe:	2300      	movs	r3, #0
 800aec0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800aec2:	f04f 33ff 	mov.w	r3, #4294967295
 800aec6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d045      	beq.n	800af5a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d002      	beq.n	800aedc <osThreadNew+0x48>
        name = attr->name;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	699b      	ldr	r3, [r3, #24]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d002      	beq.n	800aeea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	699b      	ldr	r3, [r3, #24]
 800aee8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aeea:	69fb      	ldr	r3, [r7, #28]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d008      	beq.n	800af02 <osThreadNew+0x6e>
 800aef0:	69fb      	ldr	r3, [r7, #28]
 800aef2:	2b38      	cmp	r3, #56	@ 0x38
 800aef4:	d805      	bhi.n	800af02 <osThreadNew+0x6e>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	685b      	ldr	r3, [r3, #4]
 800aefa:	f003 0301 	and.w	r3, r3, #1
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d001      	beq.n	800af06 <osThreadNew+0x72>
        return (NULL);
 800af02:	2300      	movs	r3, #0
 800af04:	e054      	b.n	800afb0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	695b      	ldr	r3, [r3, #20]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d003      	beq.n	800af16 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	695b      	ldr	r3, [r3, #20]
 800af12:	089b      	lsrs	r3, r3, #2
 800af14:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d00e      	beq.n	800af3c <osThreadNew+0xa8>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	2ba7      	cmp	r3, #167	@ 0xa7
 800af24:	d90a      	bls.n	800af3c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d006      	beq.n	800af3c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	695b      	ldr	r3, [r3, #20]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d002      	beq.n	800af3c <osThreadNew+0xa8>
        mem = 1;
 800af36:	2301      	movs	r3, #1
 800af38:	61bb      	str	r3, [r7, #24]
 800af3a:	e010      	b.n	800af5e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	689b      	ldr	r3, [r3, #8]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d10c      	bne.n	800af5e <osThreadNew+0xca>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d108      	bne.n	800af5e <osThreadNew+0xca>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	691b      	ldr	r3, [r3, #16]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d104      	bne.n	800af5e <osThreadNew+0xca>
          mem = 0;
 800af54:	2300      	movs	r3, #0
 800af56:	61bb      	str	r3, [r7, #24]
 800af58:	e001      	b.n	800af5e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800af5a:	2300      	movs	r3, #0
 800af5c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	2b01      	cmp	r3, #1
 800af62:	d110      	bne.n	800af86 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af6c:	9202      	str	r2, [sp, #8]
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	69fb      	ldr	r3, [r7, #28]
 800af72:	9300      	str	r3, [sp, #0]
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	6a3a      	ldr	r2, [r7, #32]
 800af78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af7a:	68f8      	ldr	r0, [r7, #12]
 800af7c:	f000 fe1a 	bl	800bbb4 <xTaskCreateStatic>
 800af80:	4603      	mov	r3, r0
 800af82:	613b      	str	r3, [r7, #16]
 800af84:	e013      	b.n	800afae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800af86:	69bb      	ldr	r3, [r7, #24]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d110      	bne.n	800afae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800af8c:	6a3b      	ldr	r3, [r7, #32]
 800af8e:	b29a      	uxth	r2, r3
 800af90:	f107 0310 	add.w	r3, r7, #16
 800af94:	9301      	str	r3, [sp, #4]
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	9300      	str	r3, [sp, #0]
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af9e:	68f8      	ldr	r0, [r7, #12]
 800afa0:	f000 fe68 	bl	800bc74 <xTaskCreate>
 800afa4:	4603      	mov	r3, r0
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d001      	beq.n	800afae <osThreadNew+0x11a>
            hTask = NULL;
 800afaa:	2300      	movs	r3, #0
 800afac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800afae:	693b      	ldr	r3, [r7, #16]
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3728      	adds	r7, #40	@ 0x28
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afc0:	f3ef 8305 	mrs	r3, IPSR
 800afc4:	60bb      	str	r3, [r7, #8]
  return(result);
 800afc6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d003      	beq.n	800afd4 <osDelay+0x1c>
    stat = osErrorISR;
 800afcc:	f06f 0305 	mvn.w	r3, #5
 800afd0:	60fb      	str	r3, [r7, #12]
 800afd2:	e007      	b.n	800afe4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800afd4:	2300      	movs	r3, #0
 800afd6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d002      	beq.n	800afe4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 ffa6 	bl	800bf30 <vTaskDelay>
    }
  }

  return (stat);
 800afe4:	68fb      	ldr	r3, [r7, #12]
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3710      	adds	r7, #16
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}
	...

0800aff0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800aff0:	b480      	push	{r7}
 800aff2:	b085      	sub	sp, #20
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	60f8      	str	r0, [r7, #12]
 800aff8:	60b9      	str	r1, [r7, #8]
 800affa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	4a07      	ldr	r2, [pc, #28]	@ (800b01c <vApplicationGetIdleTaskMemory+0x2c>)
 800b000:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	4a06      	ldr	r2, [pc, #24]	@ (800b020 <vApplicationGetIdleTaskMemory+0x30>)
 800b006:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2280      	movs	r2, #128	@ 0x80
 800b00c:	601a      	str	r2, [r3, #0]
}
 800b00e:	bf00      	nop
 800b010:	3714      	adds	r7, #20
 800b012:	46bd      	mov	sp, r7
 800b014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b018:	4770      	bx	lr
 800b01a:	bf00      	nop
 800b01c:	200003f0 	.word	0x200003f0
 800b020:	20000498 	.word	0x20000498

0800b024 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b024:	b480      	push	{r7}
 800b026:	b085      	sub	sp, #20
 800b028:	af00      	add	r7, sp, #0
 800b02a:	60f8      	str	r0, [r7, #12]
 800b02c:	60b9      	str	r1, [r7, #8]
 800b02e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	4a07      	ldr	r2, [pc, #28]	@ (800b050 <vApplicationGetTimerTaskMemory+0x2c>)
 800b034:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	4a06      	ldr	r2, [pc, #24]	@ (800b054 <vApplicationGetTimerTaskMemory+0x30>)
 800b03a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b042:	601a      	str	r2, [r3, #0]
}
 800b044:	bf00      	nop
 800b046:	3714      	adds	r7, #20
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr
 800b050:	20000698 	.word	0x20000698
 800b054:	20000740 	.word	0x20000740

0800b058 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b058:	b480      	push	{r7}
 800b05a:	b083      	sub	sp, #12
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f103 0208 	add.w	r2, r3, #8
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f04f 32ff 	mov.w	r2, #4294967295
 800b070:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f103 0208 	add.w	r2, r3, #8
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f103 0208 	add.w	r2, r3, #8
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b08c:	bf00      	nop
 800b08e:	370c      	adds	r7, #12
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b0a6:	bf00      	nop
 800b0a8:	370c      	adds	r7, #12
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b0:	4770      	bx	lr

0800b0b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0b2:	b480      	push	{r7}
 800b0b4:	b085      	sub	sp, #20
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	6078      	str	r0, [r7, #4]
 800b0ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	68fa      	ldr	r2, [r7, #12]
 800b0c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	689a      	ldr	r2, [r3, #8]
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	689b      	ldr	r3, [r3, #8]
 800b0d4:	683a      	ldr	r2, [r7, #0]
 800b0d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	683a      	ldr	r2, [r7, #0]
 800b0dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	687a      	ldr	r2, [r7, #4]
 800b0e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	1c5a      	adds	r2, r3, #1
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	601a      	str	r2, [r3, #0]
}
 800b0ee:	bf00      	nop
 800b0f0:	3714      	adds	r7, #20
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f8:	4770      	bx	lr

0800b0fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0fa:	b480      	push	{r7}
 800b0fc:	b085      	sub	sp, #20
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	6078      	str	r0, [r7, #4]
 800b102:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b110:	d103      	bne.n	800b11a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	691b      	ldr	r3, [r3, #16]
 800b116:	60fb      	str	r3, [r7, #12]
 800b118:	e00c      	b.n	800b134 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	3308      	adds	r3, #8
 800b11e:	60fb      	str	r3, [r7, #12]
 800b120:	e002      	b.n	800b128 <vListInsert+0x2e>
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	685b      	ldr	r3, [r3, #4]
 800b126:	60fb      	str	r3, [r7, #12]
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	68ba      	ldr	r2, [r7, #8]
 800b130:	429a      	cmp	r2, r3
 800b132:	d2f6      	bcs.n	800b122 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	685a      	ldr	r2, [r3, #4]
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	683a      	ldr	r2, [r7, #0]
 800b142:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	68fa      	ldr	r2, [r7, #12]
 800b148:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	683a      	ldr	r2, [r7, #0]
 800b14e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	1c5a      	adds	r2, r3, #1
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	601a      	str	r2, [r3, #0]
}
 800b160:	bf00      	nop
 800b162:	3714      	adds	r7, #20
 800b164:	46bd      	mov	sp, r7
 800b166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16a:	4770      	bx	lr

0800b16c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	691b      	ldr	r3, [r3, #16]
 800b178:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	6892      	ldr	r2, [r2, #8]
 800b182:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	689b      	ldr	r3, [r3, #8]
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	6852      	ldr	r2, [r2, #4]
 800b18c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	685b      	ldr	r3, [r3, #4]
 800b192:	687a      	ldr	r2, [r7, #4]
 800b194:	429a      	cmp	r2, r3
 800b196:	d103      	bne.n	800b1a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	689a      	ldr	r2, [r3, #8]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	1e5a      	subs	r2, r3, #1
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3714      	adds	r7, #20
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b084      	sub	sp, #16
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d10b      	bne.n	800b1ec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b1d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d8:	f383 8811 	msr	BASEPRI, r3
 800b1dc:	f3bf 8f6f 	isb	sy
 800b1e0:	f3bf 8f4f 	dsb	sy
 800b1e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b1e6:	bf00      	nop
 800b1e8:	bf00      	nop
 800b1ea:	e7fd      	b.n	800b1e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b1ec:	f002 f8a4 	bl	800d338 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681a      	ldr	r2, [r3, #0]
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1f8:	68f9      	ldr	r1, [r7, #12]
 800b1fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b1fc:	fb01 f303 	mul.w	r3, r1, r3
 800b200:	441a      	add	r2, r3
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2200      	movs	r2, #0
 800b20a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681a      	ldr	r2, [r3, #0]
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681a      	ldr	r2, [r3, #0]
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b21c:	3b01      	subs	r3, #1
 800b21e:	68f9      	ldr	r1, [r7, #12]
 800b220:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b222:	fb01 f303 	mul.w	r3, r1, r3
 800b226:	441a      	add	r2, r3
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	22ff      	movs	r2, #255	@ 0xff
 800b230:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	22ff      	movs	r2, #255	@ 0xff
 800b238:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d114      	bne.n	800b26c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	691b      	ldr	r3, [r3, #16]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d01a      	beq.n	800b280 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	3310      	adds	r3, #16
 800b24e:	4618      	mov	r0, r3
 800b250:	f001 f942 	bl	800c4d8 <xTaskRemoveFromEventList>
 800b254:	4603      	mov	r3, r0
 800b256:	2b00      	cmp	r3, #0
 800b258:	d012      	beq.n	800b280 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b25a:	4b0d      	ldr	r3, [pc, #52]	@ (800b290 <xQueueGenericReset+0xd0>)
 800b25c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b260:	601a      	str	r2, [r3, #0]
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	f3bf 8f6f 	isb	sy
 800b26a:	e009      	b.n	800b280 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	3310      	adds	r3, #16
 800b270:	4618      	mov	r0, r3
 800b272:	f7ff fef1 	bl	800b058 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	3324      	adds	r3, #36	@ 0x24
 800b27a:	4618      	mov	r0, r3
 800b27c:	f7ff feec 	bl	800b058 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b280:	f002 f88c 	bl	800d39c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b284:	2301      	movs	r3, #1
}
 800b286:	4618      	mov	r0, r3
 800b288:	3710      	adds	r7, #16
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	e000ed04 	.word	0xe000ed04

0800b294 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b294:	b580      	push	{r7, lr}
 800b296:	b08e      	sub	sp, #56	@ 0x38
 800b298:	af02      	add	r7, sp, #8
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	60b9      	str	r1, [r7, #8]
 800b29e:	607a      	str	r2, [r7, #4]
 800b2a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d10b      	bne.n	800b2c0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ac:	f383 8811 	msr	BASEPRI, r3
 800b2b0:	f3bf 8f6f 	isb	sy
 800b2b4:	f3bf 8f4f 	dsb	sy
 800b2b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b2ba:	bf00      	nop
 800b2bc:	bf00      	nop
 800b2be:	e7fd      	b.n	800b2bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d10b      	bne.n	800b2de <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ca:	f383 8811 	msr	BASEPRI, r3
 800b2ce:	f3bf 8f6f 	isb	sy
 800b2d2:	f3bf 8f4f 	dsb	sy
 800b2d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b2d8:	bf00      	nop
 800b2da:	bf00      	nop
 800b2dc:	e7fd      	b.n	800b2da <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d002      	beq.n	800b2ea <xQueueGenericCreateStatic+0x56>
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d001      	beq.n	800b2ee <xQueueGenericCreateStatic+0x5a>
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	e000      	b.n	800b2f0 <xQueueGenericCreateStatic+0x5c>
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d10b      	bne.n	800b30c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b2f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2f8:	f383 8811 	msr	BASEPRI, r3
 800b2fc:	f3bf 8f6f 	isb	sy
 800b300:	f3bf 8f4f 	dsb	sy
 800b304:	623b      	str	r3, [r7, #32]
}
 800b306:	bf00      	nop
 800b308:	bf00      	nop
 800b30a:	e7fd      	b.n	800b308 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d102      	bne.n	800b318 <xQueueGenericCreateStatic+0x84>
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d101      	bne.n	800b31c <xQueueGenericCreateStatic+0x88>
 800b318:	2301      	movs	r3, #1
 800b31a:	e000      	b.n	800b31e <xQueueGenericCreateStatic+0x8a>
 800b31c:	2300      	movs	r3, #0
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d10b      	bne.n	800b33a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b326:	f383 8811 	msr	BASEPRI, r3
 800b32a:	f3bf 8f6f 	isb	sy
 800b32e:	f3bf 8f4f 	dsb	sy
 800b332:	61fb      	str	r3, [r7, #28]
}
 800b334:	bf00      	nop
 800b336:	bf00      	nop
 800b338:	e7fd      	b.n	800b336 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b33a:	2350      	movs	r3, #80	@ 0x50
 800b33c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	2b50      	cmp	r3, #80	@ 0x50
 800b342:	d00b      	beq.n	800b35c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b348:	f383 8811 	msr	BASEPRI, r3
 800b34c:	f3bf 8f6f 	isb	sy
 800b350:	f3bf 8f4f 	dsb	sy
 800b354:	61bb      	str	r3, [r7, #24]
}
 800b356:	bf00      	nop
 800b358:	bf00      	nop
 800b35a:	e7fd      	b.n	800b358 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b35c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b364:	2b00      	cmp	r3, #0
 800b366:	d00d      	beq.n	800b384 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b36a:	2201      	movs	r2, #1
 800b36c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b370:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b376:	9300      	str	r3, [sp, #0]
 800b378:	4613      	mov	r3, r2
 800b37a:	687a      	ldr	r2, [r7, #4]
 800b37c:	68b9      	ldr	r1, [r7, #8]
 800b37e:	68f8      	ldr	r0, [r7, #12]
 800b380:	f000 f805 	bl	800b38e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b386:	4618      	mov	r0, r3
 800b388:	3730      	adds	r7, #48	@ 0x30
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}

0800b38e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b084      	sub	sp, #16
 800b392:	af00      	add	r7, sp, #0
 800b394:	60f8      	str	r0, [r7, #12]
 800b396:	60b9      	str	r1, [r7, #8]
 800b398:	607a      	str	r2, [r7, #4]
 800b39a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d103      	bne.n	800b3aa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b3a2:	69bb      	ldr	r3, [r7, #24]
 800b3a4:	69ba      	ldr	r2, [r7, #24]
 800b3a6:	601a      	str	r2, [r3, #0]
 800b3a8:	e002      	b.n	800b3b0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b3aa:	69bb      	ldr	r3, [r7, #24]
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b3b0:	69bb      	ldr	r3, [r7, #24]
 800b3b2:	68fa      	ldr	r2, [r7, #12]
 800b3b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b3b6:	69bb      	ldr	r3, [r7, #24]
 800b3b8:	68ba      	ldr	r2, [r7, #8]
 800b3ba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b3bc:	2101      	movs	r1, #1
 800b3be:	69b8      	ldr	r0, [r7, #24]
 800b3c0:	f7ff fefe 	bl	800b1c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b3c4:	69bb      	ldr	r3, [r7, #24]
 800b3c6:	78fa      	ldrb	r2, [r7, #3]
 800b3c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b3cc:	bf00      	nop
 800b3ce:	3710      	adds	r7, #16
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b08e      	sub	sp, #56	@ 0x38
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	607a      	str	r2, [r7, #4]
 800b3e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d10b      	bne.n	800b408 <xQueueGenericSend+0x34>
	__asm volatile
 800b3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3f4:	f383 8811 	msr	BASEPRI, r3
 800b3f8:	f3bf 8f6f 	isb	sy
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b402:	bf00      	nop
 800b404:	bf00      	nop
 800b406:	e7fd      	b.n	800b404 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d103      	bne.n	800b416 <xQueueGenericSend+0x42>
 800b40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b412:	2b00      	cmp	r3, #0
 800b414:	d101      	bne.n	800b41a <xQueueGenericSend+0x46>
 800b416:	2301      	movs	r3, #1
 800b418:	e000      	b.n	800b41c <xQueueGenericSend+0x48>
 800b41a:	2300      	movs	r3, #0
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d10b      	bne.n	800b438 <xQueueGenericSend+0x64>
	__asm volatile
 800b420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b424:	f383 8811 	msr	BASEPRI, r3
 800b428:	f3bf 8f6f 	isb	sy
 800b42c:	f3bf 8f4f 	dsb	sy
 800b430:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b432:	bf00      	nop
 800b434:	bf00      	nop
 800b436:	e7fd      	b.n	800b434 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	2b02      	cmp	r3, #2
 800b43c:	d103      	bne.n	800b446 <xQueueGenericSend+0x72>
 800b43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b442:	2b01      	cmp	r3, #1
 800b444:	d101      	bne.n	800b44a <xQueueGenericSend+0x76>
 800b446:	2301      	movs	r3, #1
 800b448:	e000      	b.n	800b44c <xQueueGenericSend+0x78>
 800b44a:	2300      	movs	r3, #0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d10b      	bne.n	800b468 <xQueueGenericSend+0x94>
	__asm volatile
 800b450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b454:	f383 8811 	msr	BASEPRI, r3
 800b458:	f3bf 8f6f 	isb	sy
 800b45c:	f3bf 8f4f 	dsb	sy
 800b460:	623b      	str	r3, [r7, #32]
}
 800b462:	bf00      	nop
 800b464:	bf00      	nop
 800b466:	e7fd      	b.n	800b464 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b468:	f001 f9fc 	bl	800c864 <xTaskGetSchedulerState>
 800b46c:	4603      	mov	r3, r0
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d102      	bne.n	800b478 <xQueueGenericSend+0xa4>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d101      	bne.n	800b47c <xQueueGenericSend+0xa8>
 800b478:	2301      	movs	r3, #1
 800b47a:	e000      	b.n	800b47e <xQueueGenericSend+0xaa>
 800b47c:	2300      	movs	r3, #0
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d10b      	bne.n	800b49a <xQueueGenericSend+0xc6>
	__asm volatile
 800b482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b486:	f383 8811 	msr	BASEPRI, r3
 800b48a:	f3bf 8f6f 	isb	sy
 800b48e:	f3bf 8f4f 	dsb	sy
 800b492:	61fb      	str	r3, [r7, #28]
}
 800b494:	bf00      	nop
 800b496:	bf00      	nop
 800b498:	e7fd      	b.n	800b496 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b49a:	f001 ff4d 	bl	800d338 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d302      	bcc.n	800b4b0 <xQueueGenericSend+0xdc>
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	2b02      	cmp	r3, #2
 800b4ae:	d129      	bne.n	800b504 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b4b0:	683a      	ldr	r2, [r7, #0]
 800b4b2:	68b9      	ldr	r1, [r7, #8]
 800b4b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b4b6:	f000 fa0f 	bl	800b8d8 <prvCopyDataToQueue>
 800b4ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d010      	beq.n	800b4e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4c6:	3324      	adds	r3, #36	@ 0x24
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f001 f805 	bl	800c4d8 <xTaskRemoveFromEventList>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d013      	beq.n	800b4fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b4d4:	4b3f      	ldr	r3, [pc, #252]	@ (800b5d4 <xQueueGenericSend+0x200>)
 800b4d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4da:	601a      	str	r2, [r3, #0]
 800b4dc:	f3bf 8f4f 	dsb	sy
 800b4e0:	f3bf 8f6f 	isb	sy
 800b4e4:	e00a      	b.n	800b4fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b4e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d007      	beq.n	800b4fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b4ec:	4b39      	ldr	r3, [pc, #228]	@ (800b5d4 <xQueueGenericSend+0x200>)
 800b4ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4f2:	601a      	str	r2, [r3, #0]
 800b4f4:	f3bf 8f4f 	dsb	sy
 800b4f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b4fc:	f001 ff4e 	bl	800d39c <vPortExitCritical>
				return pdPASS;
 800b500:	2301      	movs	r3, #1
 800b502:	e063      	b.n	800b5cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d103      	bne.n	800b512 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b50a:	f001 ff47 	bl	800d39c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b50e:	2300      	movs	r3, #0
 800b510:	e05c      	b.n	800b5cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b514:	2b00      	cmp	r3, #0
 800b516:	d106      	bne.n	800b526 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b518:	f107 0314 	add.w	r3, r7, #20
 800b51c:	4618      	mov	r0, r3
 800b51e:	f001 f83f 	bl	800c5a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b522:	2301      	movs	r3, #1
 800b524:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b526:	f001 ff39 	bl	800d39c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b52a:	f000 fda7 	bl	800c07c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b52e:	f001 ff03 	bl	800d338 <vPortEnterCritical>
 800b532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b534:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b538:	b25b      	sxtb	r3, r3
 800b53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b53e:	d103      	bne.n	800b548 <xQueueGenericSend+0x174>
 800b540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b542:	2200      	movs	r2, #0
 800b544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b54a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b54e:	b25b      	sxtb	r3, r3
 800b550:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b554:	d103      	bne.n	800b55e <xQueueGenericSend+0x18a>
 800b556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b558:	2200      	movs	r2, #0
 800b55a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b55e:	f001 ff1d 	bl	800d39c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b562:	1d3a      	adds	r2, r7, #4
 800b564:	f107 0314 	add.w	r3, r7, #20
 800b568:	4611      	mov	r1, r2
 800b56a:	4618      	mov	r0, r3
 800b56c:	f001 f82e 	bl	800c5cc <xTaskCheckForTimeOut>
 800b570:	4603      	mov	r3, r0
 800b572:	2b00      	cmp	r3, #0
 800b574:	d124      	bne.n	800b5c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b576:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b578:	f000 faa6 	bl	800bac8 <prvIsQueueFull>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d018      	beq.n	800b5b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b584:	3310      	adds	r3, #16
 800b586:	687a      	ldr	r2, [r7, #4]
 800b588:	4611      	mov	r1, r2
 800b58a:	4618      	mov	r0, r3
 800b58c:	f000 ff52 	bl	800c434 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b590:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b592:	f000 fa31 	bl	800b9f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b596:	f000 fd7f 	bl	800c098 <xTaskResumeAll>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f47f af7c 	bne.w	800b49a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b5a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b5d4 <xQueueGenericSend+0x200>)
 800b5a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5a8:	601a      	str	r2, [r3, #0]
 800b5aa:	f3bf 8f4f 	dsb	sy
 800b5ae:	f3bf 8f6f 	isb	sy
 800b5b2:	e772      	b.n	800b49a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b5b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b5b6:	f000 fa1f 	bl	800b9f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b5ba:	f000 fd6d 	bl	800c098 <xTaskResumeAll>
 800b5be:	e76c      	b.n	800b49a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b5c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b5c2:	f000 fa19 	bl	800b9f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b5c6:	f000 fd67 	bl	800c098 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b5ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3738      	adds	r7, #56	@ 0x38
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}
 800b5d4:	e000ed04 	.word	0xe000ed04

0800b5d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b090      	sub	sp, #64	@ 0x40
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	60f8      	str	r0, [r7, #12]
 800b5e0:	60b9      	str	r1, [r7, #8]
 800b5e2:	607a      	str	r2, [r7, #4]
 800b5e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b5ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d10b      	bne.n	800b608 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f4:	f383 8811 	msr	BASEPRI, r3
 800b5f8:	f3bf 8f6f 	isb	sy
 800b5fc:	f3bf 8f4f 	dsb	sy
 800b600:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b602:	bf00      	nop
 800b604:	bf00      	nop
 800b606:	e7fd      	b.n	800b604 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d103      	bne.n	800b616 <xQueueGenericSendFromISR+0x3e>
 800b60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b612:	2b00      	cmp	r3, #0
 800b614:	d101      	bne.n	800b61a <xQueueGenericSendFromISR+0x42>
 800b616:	2301      	movs	r3, #1
 800b618:	e000      	b.n	800b61c <xQueueGenericSendFromISR+0x44>
 800b61a:	2300      	movs	r3, #0
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d10b      	bne.n	800b638 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b632:	bf00      	nop
 800b634:	bf00      	nop
 800b636:	e7fd      	b.n	800b634 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	2b02      	cmp	r3, #2
 800b63c:	d103      	bne.n	800b646 <xQueueGenericSendFromISR+0x6e>
 800b63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b642:	2b01      	cmp	r3, #1
 800b644:	d101      	bne.n	800b64a <xQueueGenericSendFromISR+0x72>
 800b646:	2301      	movs	r3, #1
 800b648:	e000      	b.n	800b64c <xQueueGenericSendFromISR+0x74>
 800b64a:	2300      	movs	r3, #0
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10b      	bne.n	800b668 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b654:	f383 8811 	msr	BASEPRI, r3
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	623b      	str	r3, [r7, #32]
}
 800b662:	bf00      	nop
 800b664:	bf00      	nop
 800b666:	e7fd      	b.n	800b664 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b668:	f001 ff46 	bl	800d4f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b66c:	f3ef 8211 	mrs	r2, BASEPRI
 800b670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b674:	f383 8811 	msr	BASEPRI, r3
 800b678:	f3bf 8f6f 	isb	sy
 800b67c:	f3bf 8f4f 	dsb	sy
 800b680:	61fa      	str	r2, [r7, #28]
 800b682:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b684:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b686:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b68a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b68c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b68e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b690:	429a      	cmp	r2, r3
 800b692:	d302      	bcc.n	800b69a <xQueueGenericSendFromISR+0xc2>
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	2b02      	cmp	r3, #2
 800b698:	d12f      	bne.n	800b6fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b69a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b69c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b6a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b6aa:	683a      	ldr	r2, [r7, #0]
 800b6ac:	68b9      	ldr	r1, [r7, #8]
 800b6ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b6b0:	f000 f912 	bl	800b8d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b6b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b6b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6bc:	d112      	bne.n	800b6e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b6be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d016      	beq.n	800b6f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6c8:	3324      	adds	r3, #36	@ 0x24
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f000 ff04 	bl	800c4d8 <xTaskRemoveFromEventList>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d00e      	beq.n	800b6f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d00b      	beq.n	800b6f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2201      	movs	r2, #1
 800b6e0:	601a      	str	r2, [r3, #0]
 800b6e2:	e007      	b.n	800b6f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b6e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	b2db      	uxtb	r3, r3
 800b6ec:	b25a      	sxtb	r2, r3
 800b6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b6f8:	e001      	b.n	800b6fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b6fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b700:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b708:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b70a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b70c:	4618      	mov	r0, r3
 800b70e:	3740      	adds	r7, #64	@ 0x40
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b08c      	sub	sp, #48	@ 0x30
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	60b9      	str	r1, [r7, #8]
 800b71e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b720:	2300      	movs	r3, #0
 800b722:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d10b      	bne.n	800b746 <xQueueReceive+0x32>
	__asm volatile
 800b72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b732:	f383 8811 	msr	BASEPRI, r3
 800b736:	f3bf 8f6f 	isb	sy
 800b73a:	f3bf 8f4f 	dsb	sy
 800b73e:	623b      	str	r3, [r7, #32]
}
 800b740:	bf00      	nop
 800b742:	bf00      	nop
 800b744:	e7fd      	b.n	800b742 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d103      	bne.n	800b754 <xQueueReceive+0x40>
 800b74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b74e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b750:	2b00      	cmp	r3, #0
 800b752:	d101      	bne.n	800b758 <xQueueReceive+0x44>
 800b754:	2301      	movs	r3, #1
 800b756:	e000      	b.n	800b75a <xQueueReceive+0x46>
 800b758:	2300      	movs	r3, #0
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d10b      	bne.n	800b776 <xQueueReceive+0x62>
	__asm volatile
 800b75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b762:	f383 8811 	msr	BASEPRI, r3
 800b766:	f3bf 8f6f 	isb	sy
 800b76a:	f3bf 8f4f 	dsb	sy
 800b76e:	61fb      	str	r3, [r7, #28]
}
 800b770:	bf00      	nop
 800b772:	bf00      	nop
 800b774:	e7fd      	b.n	800b772 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b776:	f001 f875 	bl	800c864 <xTaskGetSchedulerState>
 800b77a:	4603      	mov	r3, r0
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d102      	bne.n	800b786 <xQueueReceive+0x72>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d101      	bne.n	800b78a <xQueueReceive+0x76>
 800b786:	2301      	movs	r3, #1
 800b788:	e000      	b.n	800b78c <xQueueReceive+0x78>
 800b78a:	2300      	movs	r3, #0
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d10b      	bne.n	800b7a8 <xQueueReceive+0x94>
	__asm volatile
 800b790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	61bb      	str	r3, [r7, #24]
}
 800b7a2:	bf00      	nop
 800b7a4:	bf00      	nop
 800b7a6:	e7fd      	b.n	800b7a4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b7a8:	f001 fdc6 	bl	800d338 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b7ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7b0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d01f      	beq.n	800b7f8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b7b8:	68b9      	ldr	r1, [r7, #8]
 800b7ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b7bc:	f000 f8f6 	bl	800b9ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7c2:	1e5a      	subs	r2, r3, #1
 800b7c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7ca:	691b      	ldr	r3, [r3, #16]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d00f      	beq.n	800b7f0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b7d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7d2:	3310      	adds	r3, #16
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f000 fe7f 	bl	800c4d8 <xTaskRemoveFromEventList>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d007      	beq.n	800b7f0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b7e0:	4b3c      	ldr	r3, [pc, #240]	@ (800b8d4 <xQueueReceive+0x1c0>)
 800b7e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7e6:	601a      	str	r2, [r3, #0]
 800b7e8:	f3bf 8f4f 	dsb	sy
 800b7ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b7f0:	f001 fdd4 	bl	800d39c <vPortExitCritical>
				return pdPASS;
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	e069      	b.n	800b8cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d103      	bne.n	800b806 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b7fe:	f001 fdcd 	bl	800d39c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b802:	2300      	movs	r3, #0
 800b804:	e062      	b.n	800b8cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d106      	bne.n	800b81a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b80c:	f107 0310 	add.w	r3, r7, #16
 800b810:	4618      	mov	r0, r3
 800b812:	f000 fec5 	bl	800c5a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b816:	2301      	movs	r3, #1
 800b818:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b81a:	f001 fdbf 	bl	800d39c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b81e:	f000 fc2d 	bl	800c07c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b822:	f001 fd89 	bl	800d338 <vPortEnterCritical>
 800b826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b828:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b82c:	b25b      	sxtb	r3, r3
 800b82e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b832:	d103      	bne.n	800b83c <xQueueReceive+0x128>
 800b834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b836:	2200      	movs	r2, #0
 800b838:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b83c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b83e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b842:	b25b      	sxtb	r3, r3
 800b844:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b848:	d103      	bne.n	800b852 <xQueueReceive+0x13e>
 800b84a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b84c:	2200      	movs	r2, #0
 800b84e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b852:	f001 fda3 	bl	800d39c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b856:	1d3a      	adds	r2, r7, #4
 800b858:	f107 0310 	add.w	r3, r7, #16
 800b85c:	4611      	mov	r1, r2
 800b85e:	4618      	mov	r0, r3
 800b860:	f000 feb4 	bl	800c5cc <xTaskCheckForTimeOut>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d123      	bne.n	800b8b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b86a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b86c:	f000 f916 	bl	800ba9c <prvIsQueueEmpty>
 800b870:	4603      	mov	r3, r0
 800b872:	2b00      	cmp	r3, #0
 800b874:	d017      	beq.n	800b8a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b878:	3324      	adds	r3, #36	@ 0x24
 800b87a:	687a      	ldr	r2, [r7, #4]
 800b87c:	4611      	mov	r1, r2
 800b87e:	4618      	mov	r0, r3
 800b880:	f000 fdd8 	bl	800c434 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b884:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b886:	f000 f8b7 	bl	800b9f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b88a:	f000 fc05 	bl	800c098 <xTaskResumeAll>
 800b88e:	4603      	mov	r3, r0
 800b890:	2b00      	cmp	r3, #0
 800b892:	d189      	bne.n	800b7a8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b894:	4b0f      	ldr	r3, [pc, #60]	@ (800b8d4 <xQueueReceive+0x1c0>)
 800b896:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b89a:	601a      	str	r2, [r3, #0]
 800b89c:	f3bf 8f4f 	dsb	sy
 800b8a0:	f3bf 8f6f 	isb	sy
 800b8a4:	e780      	b.n	800b7a8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b8a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b8a8:	f000 f8a6 	bl	800b9f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b8ac:	f000 fbf4 	bl	800c098 <xTaskResumeAll>
 800b8b0:	e77a      	b.n	800b7a8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b8b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b8b4:	f000 f8a0 	bl	800b9f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b8b8:	f000 fbee 	bl	800c098 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b8be:	f000 f8ed 	bl	800ba9c <prvIsQueueEmpty>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	f43f af6f 	beq.w	800b7a8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b8ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3730      	adds	r7, #48	@ 0x30
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}
 800b8d4:	e000ed04 	.word	0xe000ed04

0800b8d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b086      	sub	sp, #24
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	60f8      	str	r0, [r7, #12]
 800b8e0:	60b9      	str	r1, [r7, #8]
 800b8e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d10d      	bne.n	800b912 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d14d      	bne.n	800b99a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	689b      	ldr	r3, [r3, #8]
 800b902:	4618      	mov	r0, r3
 800b904:	f000 ffcc 	bl	800c8a0 <xTaskPriorityDisinherit>
 800b908:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2200      	movs	r2, #0
 800b90e:	609a      	str	r2, [r3, #8]
 800b910:	e043      	b.n	800b99a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d119      	bne.n	800b94c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	6858      	ldr	r0, [r3, #4]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b920:	461a      	mov	r2, r3
 800b922:	68b9      	ldr	r1, [r7, #8]
 800b924:	f002 fdc6 	bl	800e4b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	685a      	ldr	r2, [r3, #4]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b930:	441a      	add	r2, r3
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	685a      	ldr	r2, [r3, #4]
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	429a      	cmp	r2, r3
 800b940:	d32b      	bcc.n	800b99a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	681a      	ldr	r2, [r3, #0]
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	605a      	str	r2, [r3, #4]
 800b94a:	e026      	b.n	800b99a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	68d8      	ldr	r0, [r3, #12]
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b954:	461a      	mov	r2, r3
 800b956:	68b9      	ldr	r1, [r7, #8]
 800b958:	f002 fdac 	bl	800e4b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	68da      	ldr	r2, [r3, #12]
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b964:	425b      	negs	r3, r3
 800b966:	441a      	add	r2, r3
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	68da      	ldr	r2, [r3, #12]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	429a      	cmp	r2, r3
 800b976:	d207      	bcs.n	800b988 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	689a      	ldr	r2, [r3, #8]
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b980:	425b      	negs	r3, r3
 800b982:	441a      	add	r2, r3
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2b02      	cmp	r3, #2
 800b98c:	d105      	bne.n	800b99a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d002      	beq.n	800b99a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	3b01      	subs	r3, #1
 800b998:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b99a:	693b      	ldr	r3, [r7, #16]
 800b99c:	1c5a      	adds	r2, r3, #1
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b9a2:	697b      	ldr	r3, [r7, #20]
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3718      	adds	r7, #24
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b082      	sub	sp, #8
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d018      	beq.n	800b9f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	68da      	ldr	r2, [r3, #12]
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9c6:	441a      	add	r2, r3
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	68da      	ldr	r2, [r3, #12]
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	689b      	ldr	r3, [r3, #8]
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d303      	bcc.n	800b9e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681a      	ldr	r2, [r3, #0]
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	68d9      	ldr	r1, [r3, #12]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	6838      	ldr	r0, [r7, #0]
 800b9ec:	f002 fd62 	bl	800e4b4 <memcpy>
	}
}
 800b9f0:	bf00      	nop
 800b9f2:	3708      	adds	r7, #8
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b084      	sub	sp, #16
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba00:	f001 fc9a 	bl	800d338 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba0c:	e011      	b.n	800ba32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d012      	beq.n	800ba3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	3324      	adds	r3, #36	@ 0x24
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f000 fd5c 	bl	800c4d8 <xTaskRemoveFromEventList>
 800ba20:	4603      	mov	r3, r0
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d001      	beq.n	800ba2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ba26:	f000 fe35 	bl	800c694 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ba2a:	7bfb      	ldrb	r3, [r7, #15]
 800ba2c:	3b01      	subs	r3, #1
 800ba2e:	b2db      	uxtb	r3, r3
 800ba30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	dce9      	bgt.n	800ba0e <prvUnlockQueue+0x16>
 800ba3a:	e000      	b.n	800ba3e <prvUnlockQueue+0x46>
					break;
 800ba3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	22ff      	movs	r2, #255	@ 0xff
 800ba42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ba46:	f001 fca9 	bl	800d39c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ba4a:	f001 fc75 	bl	800d338 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba56:	e011      	b.n	800ba7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	691b      	ldr	r3, [r3, #16]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d012      	beq.n	800ba86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	3310      	adds	r3, #16
 800ba64:	4618      	mov	r0, r3
 800ba66:	f000 fd37 	bl	800c4d8 <xTaskRemoveFromEventList>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d001      	beq.n	800ba74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ba70:	f000 fe10 	bl	800c694 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ba74:	7bbb      	ldrb	r3, [r7, #14]
 800ba76:	3b01      	subs	r3, #1
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	dce9      	bgt.n	800ba58 <prvUnlockQueue+0x60>
 800ba84:	e000      	b.n	800ba88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ba86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	22ff      	movs	r2, #255	@ 0xff
 800ba8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ba90:	f001 fc84 	bl	800d39c <vPortExitCritical>
}
 800ba94:	bf00      	nop
 800ba96:	3710      	adds	r7, #16
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}

0800ba9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b084      	sub	sp, #16
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800baa4:	f001 fc48 	bl	800d338 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baac:	2b00      	cmp	r3, #0
 800baae:	d102      	bne.n	800bab6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bab0:	2301      	movs	r3, #1
 800bab2:	60fb      	str	r3, [r7, #12]
 800bab4:	e001      	b.n	800baba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bab6:	2300      	movs	r3, #0
 800bab8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800baba:	f001 fc6f 	bl	800d39c <vPortExitCritical>

	return xReturn;
 800babe:	68fb      	ldr	r3, [r7, #12]
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3710      	adds	r7, #16
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b084      	sub	sp, #16
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bad0:	f001 fc32 	bl	800d338 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800badc:	429a      	cmp	r2, r3
 800bade:	d102      	bne.n	800bae6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bae0:	2301      	movs	r3, #1
 800bae2:	60fb      	str	r3, [r7, #12]
 800bae4:	e001      	b.n	800baea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bae6:	2300      	movs	r3, #0
 800bae8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800baea:	f001 fc57 	bl	800d39c <vPortExitCritical>

	return xReturn;
 800baee:	68fb      	ldr	r3, [r7, #12]
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3710      	adds	r7, #16
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800baf8:	b480      	push	{r7}
 800bafa:	b085      	sub	sp, #20
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
 800bb00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb02:	2300      	movs	r3, #0
 800bb04:	60fb      	str	r3, [r7, #12]
 800bb06:	e014      	b.n	800bb32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bb08:	4a0f      	ldr	r2, [pc, #60]	@ (800bb48 <vQueueAddToRegistry+0x50>)
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10b      	bne.n	800bb2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bb14:	490c      	ldr	r1, [pc, #48]	@ (800bb48 <vQueueAddToRegistry+0x50>)
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	683a      	ldr	r2, [r7, #0]
 800bb1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bb1e:	4a0a      	ldr	r2, [pc, #40]	@ (800bb48 <vQueueAddToRegistry+0x50>)
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	00db      	lsls	r3, r3, #3
 800bb24:	4413      	add	r3, r2
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bb2a:	e006      	b.n	800bb3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	3301      	adds	r3, #1
 800bb30:	60fb      	str	r3, [r7, #12]
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	2b07      	cmp	r3, #7
 800bb36:	d9e7      	bls.n	800bb08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bb38:	bf00      	nop
 800bb3a:	bf00      	nop
 800bb3c:	3714      	adds	r7, #20
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb44:	4770      	bx	lr
 800bb46:	bf00      	nop
 800bb48:	20000b40 	.word	0x20000b40

0800bb4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b086      	sub	sp, #24
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	60f8      	str	r0, [r7, #12]
 800bb54:	60b9      	str	r1, [r7, #8]
 800bb56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bb5c:	f001 fbec 	bl	800d338 <vPortEnterCritical>
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb66:	b25b      	sxtb	r3, r3
 800bb68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb6c:	d103      	bne.n	800bb76 <vQueueWaitForMessageRestricted+0x2a>
 800bb6e:	697b      	ldr	r3, [r7, #20]
 800bb70:	2200      	movs	r2, #0
 800bb72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb76:	697b      	ldr	r3, [r7, #20]
 800bb78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb7c:	b25b      	sxtb	r3, r3
 800bb7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb82:	d103      	bne.n	800bb8c <vQueueWaitForMessageRestricted+0x40>
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	2200      	movs	r2, #0
 800bb88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb8c:	f001 fc06 	bl	800d39c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d106      	bne.n	800bba6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	3324      	adds	r3, #36	@ 0x24
 800bb9c:	687a      	ldr	r2, [r7, #4]
 800bb9e:	68b9      	ldr	r1, [r7, #8]
 800bba0:	4618      	mov	r0, r3
 800bba2:	f000 fc6d 	bl	800c480 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bba6:	6978      	ldr	r0, [r7, #20]
 800bba8:	f7ff ff26 	bl	800b9f8 <prvUnlockQueue>
	}
 800bbac:	bf00      	nop
 800bbae:	3718      	adds	r7, #24
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b08e      	sub	sp, #56	@ 0x38
 800bbb8:	af04      	add	r7, sp, #16
 800bbba:	60f8      	str	r0, [r7, #12]
 800bbbc:	60b9      	str	r1, [r7, #8]
 800bbbe:	607a      	str	r2, [r7, #4]
 800bbc0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bbc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d10b      	bne.n	800bbe0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800bbc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbcc:	f383 8811 	msr	BASEPRI, r3
 800bbd0:	f3bf 8f6f 	isb	sy
 800bbd4:	f3bf 8f4f 	dsb	sy
 800bbd8:	623b      	str	r3, [r7, #32]
}
 800bbda:	bf00      	nop
 800bbdc:	bf00      	nop
 800bbde:	e7fd      	b.n	800bbdc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bbe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d10b      	bne.n	800bbfe <xTaskCreateStatic+0x4a>
	__asm volatile
 800bbe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbea:	f383 8811 	msr	BASEPRI, r3
 800bbee:	f3bf 8f6f 	isb	sy
 800bbf2:	f3bf 8f4f 	dsb	sy
 800bbf6:	61fb      	str	r3, [r7, #28]
}
 800bbf8:	bf00      	nop
 800bbfa:	bf00      	nop
 800bbfc:	e7fd      	b.n	800bbfa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bbfe:	23a8      	movs	r3, #168	@ 0xa8
 800bc00:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	2ba8      	cmp	r3, #168	@ 0xa8
 800bc06:	d00b      	beq.n	800bc20 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bc08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc0c:	f383 8811 	msr	BASEPRI, r3
 800bc10:	f3bf 8f6f 	isb	sy
 800bc14:	f3bf 8f4f 	dsb	sy
 800bc18:	61bb      	str	r3, [r7, #24]
}
 800bc1a:	bf00      	nop
 800bc1c:	bf00      	nop
 800bc1e:	e7fd      	b.n	800bc1c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bc20:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bc22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d01e      	beq.n	800bc66 <xTaskCreateStatic+0xb2>
 800bc28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d01b      	beq.n	800bc66 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bc2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc30:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bc32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bc36:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bc38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc3a:	2202      	movs	r2, #2
 800bc3c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bc40:	2300      	movs	r3, #0
 800bc42:	9303      	str	r3, [sp, #12]
 800bc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc46:	9302      	str	r3, [sp, #8]
 800bc48:	f107 0314 	add.w	r3, r7, #20
 800bc4c:	9301      	str	r3, [sp, #4]
 800bc4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc50:	9300      	str	r3, [sp, #0]
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	68b9      	ldr	r1, [r7, #8]
 800bc58:	68f8      	ldr	r0, [r7, #12]
 800bc5a:	f000 f851 	bl	800bd00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bc60:	f000 f8f6 	bl	800be50 <prvAddNewTaskToReadyList>
 800bc64:	e001      	b.n	800bc6a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bc66:	2300      	movs	r3, #0
 800bc68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bc6a:	697b      	ldr	r3, [r7, #20]
	}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	3728      	adds	r7, #40	@ 0x28
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}

0800bc74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b08c      	sub	sp, #48	@ 0x30
 800bc78:	af04      	add	r7, sp, #16
 800bc7a:	60f8      	str	r0, [r7, #12]
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	603b      	str	r3, [r7, #0]
 800bc80:	4613      	mov	r3, r2
 800bc82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bc84:	88fb      	ldrh	r3, [r7, #6]
 800bc86:	009b      	lsls	r3, r3, #2
 800bc88:	4618      	mov	r0, r3
 800bc8a:	f001 fc77 	bl	800d57c <pvPortMalloc>
 800bc8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d00e      	beq.n	800bcb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bc96:	20a8      	movs	r0, #168	@ 0xa8
 800bc98:	f001 fc70 	bl	800d57c <pvPortMalloc>
 800bc9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bc9e:	69fb      	ldr	r3, [r7, #28]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d003      	beq.n	800bcac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bca4:	69fb      	ldr	r3, [r7, #28]
 800bca6:	697a      	ldr	r2, [r7, #20]
 800bca8:	631a      	str	r2, [r3, #48]	@ 0x30
 800bcaa:	e005      	b.n	800bcb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bcac:	6978      	ldr	r0, [r7, #20]
 800bcae:	f001 fd33 	bl	800d718 <vPortFree>
 800bcb2:	e001      	b.n	800bcb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bcb8:	69fb      	ldr	r3, [r7, #28]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d017      	beq.n	800bcee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bcbe:	69fb      	ldr	r3, [r7, #28]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bcc6:	88fa      	ldrh	r2, [r7, #6]
 800bcc8:	2300      	movs	r3, #0
 800bcca:	9303      	str	r3, [sp, #12]
 800bccc:	69fb      	ldr	r3, [r7, #28]
 800bcce:	9302      	str	r3, [sp, #8]
 800bcd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcd2:	9301      	str	r3, [sp, #4]
 800bcd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	68b9      	ldr	r1, [r7, #8]
 800bcdc:	68f8      	ldr	r0, [r7, #12]
 800bcde:	f000 f80f 	bl	800bd00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bce2:	69f8      	ldr	r0, [r7, #28]
 800bce4:	f000 f8b4 	bl	800be50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bce8:	2301      	movs	r3, #1
 800bcea:	61bb      	str	r3, [r7, #24]
 800bcec:	e002      	b.n	800bcf4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bcee:	f04f 33ff 	mov.w	r3, #4294967295
 800bcf2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bcf4:	69bb      	ldr	r3, [r7, #24]
	}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3720      	adds	r7, #32
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
	...

0800bd00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b088      	sub	sp, #32
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	60f8      	str	r0, [r7, #12]
 800bd08:	60b9      	str	r1, [r7, #8]
 800bd0a:	607a      	str	r2, [r7, #4]
 800bd0c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bd0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd10:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	009b      	lsls	r3, r3, #2
 800bd16:	461a      	mov	r2, r3
 800bd18:	21a5      	movs	r1, #165	@ 0xa5
 800bd1a:	f002 fb3f 	bl	800e39c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bd1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bd28:	3b01      	subs	r3, #1
 800bd2a:	009b      	lsls	r3, r3, #2
 800bd2c:	4413      	add	r3, r2
 800bd2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bd30:	69bb      	ldr	r3, [r7, #24]
 800bd32:	f023 0307 	bic.w	r3, r3, #7
 800bd36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bd38:	69bb      	ldr	r3, [r7, #24]
 800bd3a:	f003 0307 	and.w	r3, r3, #7
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d00b      	beq.n	800bd5a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bd42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd46:	f383 8811 	msr	BASEPRI, r3
 800bd4a:	f3bf 8f6f 	isb	sy
 800bd4e:	f3bf 8f4f 	dsb	sy
 800bd52:	617b      	str	r3, [r7, #20]
}
 800bd54:	bf00      	nop
 800bd56:	bf00      	nop
 800bd58:	e7fd      	b.n	800bd56 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d01f      	beq.n	800bda0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd60:	2300      	movs	r3, #0
 800bd62:	61fb      	str	r3, [r7, #28]
 800bd64:	e012      	b.n	800bd8c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bd66:	68ba      	ldr	r2, [r7, #8]
 800bd68:	69fb      	ldr	r3, [r7, #28]
 800bd6a:	4413      	add	r3, r2
 800bd6c:	7819      	ldrb	r1, [r3, #0]
 800bd6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd70:	69fb      	ldr	r3, [r7, #28]
 800bd72:	4413      	add	r3, r2
 800bd74:	3334      	adds	r3, #52	@ 0x34
 800bd76:	460a      	mov	r2, r1
 800bd78:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bd7a:	68ba      	ldr	r2, [r7, #8]
 800bd7c:	69fb      	ldr	r3, [r7, #28]
 800bd7e:	4413      	add	r3, r2
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d006      	beq.n	800bd94 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd86:	69fb      	ldr	r3, [r7, #28]
 800bd88:	3301      	adds	r3, #1
 800bd8a:	61fb      	str	r3, [r7, #28]
 800bd8c:	69fb      	ldr	r3, [r7, #28]
 800bd8e:	2b0f      	cmp	r3, #15
 800bd90:	d9e9      	bls.n	800bd66 <prvInitialiseNewTask+0x66>
 800bd92:	e000      	b.n	800bd96 <prvInitialiseNewTask+0x96>
			{
				break;
 800bd94:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd98:	2200      	movs	r2, #0
 800bd9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bd9e:	e003      	b.n	800bda8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bda0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda2:	2200      	movs	r2, #0
 800bda4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bda8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdaa:	2b37      	cmp	r3, #55	@ 0x37
 800bdac:	d901      	bls.n	800bdb2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bdae:	2337      	movs	r3, #55	@ 0x37
 800bdb0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bdb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdb6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bdb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdbc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bdbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bdc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc6:	3304      	adds	r3, #4
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f7ff f965 	bl	800b098 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bdce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd0:	3318      	adds	r3, #24
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f7ff f960 	bl	800b098 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bddc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bde4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bde8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bdee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bdf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bdfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be00:	3354      	adds	r3, #84	@ 0x54
 800be02:	224c      	movs	r2, #76	@ 0x4c
 800be04:	2100      	movs	r1, #0
 800be06:	4618      	mov	r0, r3
 800be08:	f002 fac8 	bl	800e39c <memset>
 800be0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be0e:	4a0d      	ldr	r2, [pc, #52]	@ (800be44 <prvInitialiseNewTask+0x144>)
 800be10:	659a      	str	r2, [r3, #88]	@ 0x58
 800be12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be14:	4a0c      	ldr	r2, [pc, #48]	@ (800be48 <prvInitialiseNewTask+0x148>)
 800be16:	65da      	str	r2, [r3, #92]	@ 0x5c
 800be18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be1a:	4a0c      	ldr	r2, [pc, #48]	@ (800be4c <prvInitialiseNewTask+0x14c>)
 800be1c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800be1e:	683a      	ldr	r2, [r7, #0]
 800be20:	68f9      	ldr	r1, [r7, #12]
 800be22:	69b8      	ldr	r0, [r7, #24]
 800be24:	f001 f95a 	bl	800d0dc <pxPortInitialiseStack>
 800be28:	4602      	mov	r2, r0
 800be2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be2c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800be2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be30:	2b00      	cmp	r3, #0
 800be32:	d002      	beq.n	800be3a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800be34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be3a:	bf00      	nop
 800be3c:	3720      	adds	r7, #32
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	200042e4 	.word	0x200042e4
 800be48:	2000434c 	.word	0x2000434c
 800be4c:	200043b4 	.word	0x200043b4

0800be50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b082      	sub	sp, #8
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800be58:	f001 fa6e 	bl	800d338 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800be5c:	4b2d      	ldr	r3, [pc, #180]	@ (800bf14 <prvAddNewTaskToReadyList+0xc4>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	3301      	adds	r3, #1
 800be62:	4a2c      	ldr	r2, [pc, #176]	@ (800bf14 <prvAddNewTaskToReadyList+0xc4>)
 800be64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800be66:	4b2c      	ldr	r3, [pc, #176]	@ (800bf18 <prvAddNewTaskToReadyList+0xc8>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d109      	bne.n	800be82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800be6e:	4a2a      	ldr	r2, [pc, #168]	@ (800bf18 <prvAddNewTaskToReadyList+0xc8>)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800be74:	4b27      	ldr	r3, [pc, #156]	@ (800bf14 <prvAddNewTaskToReadyList+0xc4>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	2b01      	cmp	r3, #1
 800be7a:	d110      	bne.n	800be9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800be7c:	f000 fc2e 	bl	800c6dc <prvInitialiseTaskLists>
 800be80:	e00d      	b.n	800be9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800be82:	4b26      	ldr	r3, [pc, #152]	@ (800bf1c <prvAddNewTaskToReadyList+0xcc>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d109      	bne.n	800be9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800be8a:	4b23      	ldr	r3, [pc, #140]	@ (800bf18 <prvAddNewTaskToReadyList+0xc8>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be94:	429a      	cmp	r2, r3
 800be96:	d802      	bhi.n	800be9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800be98:	4a1f      	ldr	r2, [pc, #124]	@ (800bf18 <prvAddNewTaskToReadyList+0xc8>)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800be9e:	4b20      	ldr	r3, [pc, #128]	@ (800bf20 <prvAddNewTaskToReadyList+0xd0>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	3301      	adds	r3, #1
 800bea4:	4a1e      	ldr	r2, [pc, #120]	@ (800bf20 <prvAddNewTaskToReadyList+0xd0>)
 800bea6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bea8:	4b1d      	ldr	r3, [pc, #116]	@ (800bf20 <prvAddNewTaskToReadyList+0xd0>)
 800beaa:	681a      	ldr	r2, [r3, #0]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800beb4:	4b1b      	ldr	r3, [pc, #108]	@ (800bf24 <prvAddNewTaskToReadyList+0xd4>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	429a      	cmp	r2, r3
 800beba:	d903      	bls.n	800bec4 <prvAddNewTaskToReadyList+0x74>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bec0:	4a18      	ldr	r2, [pc, #96]	@ (800bf24 <prvAddNewTaskToReadyList+0xd4>)
 800bec2:	6013      	str	r3, [r2, #0]
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bec8:	4613      	mov	r3, r2
 800beca:	009b      	lsls	r3, r3, #2
 800becc:	4413      	add	r3, r2
 800bece:	009b      	lsls	r3, r3, #2
 800bed0:	4a15      	ldr	r2, [pc, #84]	@ (800bf28 <prvAddNewTaskToReadyList+0xd8>)
 800bed2:	441a      	add	r2, r3
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	3304      	adds	r3, #4
 800bed8:	4619      	mov	r1, r3
 800beda:	4610      	mov	r0, r2
 800bedc:	f7ff f8e9 	bl	800b0b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bee0:	f001 fa5c 	bl	800d39c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bee4:	4b0d      	ldr	r3, [pc, #52]	@ (800bf1c <prvAddNewTaskToReadyList+0xcc>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d00e      	beq.n	800bf0a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800beec:	4b0a      	ldr	r3, [pc, #40]	@ (800bf18 <prvAddNewTaskToReadyList+0xc8>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bef6:	429a      	cmp	r2, r3
 800bef8:	d207      	bcs.n	800bf0a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800befa:	4b0c      	ldr	r3, [pc, #48]	@ (800bf2c <prvAddNewTaskToReadyList+0xdc>)
 800befc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf00:	601a      	str	r2, [r3, #0]
 800bf02:	f3bf 8f4f 	dsb	sy
 800bf06:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf0a:	bf00      	nop
 800bf0c:	3708      	adds	r7, #8
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	20001054 	.word	0x20001054
 800bf18:	20000b80 	.word	0x20000b80
 800bf1c:	20001060 	.word	0x20001060
 800bf20:	20001070 	.word	0x20001070
 800bf24:	2000105c 	.word	0x2000105c
 800bf28:	20000b84 	.word	0x20000b84
 800bf2c:	e000ed04 	.word	0xe000ed04

0800bf30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b084      	sub	sp, #16
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d018      	beq.n	800bf74 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bf42:	4b14      	ldr	r3, [pc, #80]	@ (800bf94 <vTaskDelay+0x64>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d00b      	beq.n	800bf62 <vTaskDelay+0x32>
	__asm volatile
 800bf4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf4e:	f383 8811 	msr	BASEPRI, r3
 800bf52:	f3bf 8f6f 	isb	sy
 800bf56:	f3bf 8f4f 	dsb	sy
 800bf5a:	60bb      	str	r3, [r7, #8]
}
 800bf5c:	bf00      	nop
 800bf5e:	bf00      	nop
 800bf60:	e7fd      	b.n	800bf5e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bf62:	f000 f88b 	bl	800c07c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bf66:	2100      	movs	r1, #0
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f000 fd09 	bl	800c980 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bf6e:	f000 f893 	bl	800c098 <xTaskResumeAll>
 800bf72:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d107      	bne.n	800bf8a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bf7a:	4b07      	ldr	r3, [pc, #28]	@ (800bf98 <vTaskDelay+0x68>)
 800bf7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf80:	601a      	str	r2, [r3, #0]
 800bf82:	f3bf 8f4f 	dsb	sy
 800bf86:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bf8a:	bf00      	nop
 800bf8c:	3710      	adds	r7, #16
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	2000107c 	.word	0x2000107c
 800bf98:	e000ed04 	.word	0xe000ed04

0800bf9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b08a      	sub	sp, #40	@ 0x28
 800bfa0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bfaa:	463a      	mov	r2, r7
 800bfac:	1d39      	adds	r1, r7, #4
 800bfae:	f107 0308 	add.w	r3, r7, #8
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7ff f81c 	bl	800aff0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bfb8:	6839      	ldr	r1, [r7, #0]
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	68ba      	ldr	r2, [r7, #8]
 800bfbe:	9202      	str	r2, [sp, #8]
 800bfc0:	9301      	str	r3, [sp, #4]
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	9300      	str	r3, [sp, #0]
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	460a      	mov	r2, r1
 800bfca:	4924      	ldr	r1, [pc, #144]	@ (800c05c <vTaskStartScheduler+0xc0>)
 800bfcc:	4824      	ldr	r0, [pc, #144]	@ (800c060 <vTaskStartScheduler+0xc4>)
 800bfce:	f7ff fdf1 	bl	800bbb4 <xTaskCreateStatic>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	4a23      	ldr	r2, [pc, #140]	@ (800c064 <vTaskStartScheduler+0xc8>)
 800bfd6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bfd8:	4b22      	ldr	r3, [pc, #136]	@ (800c064 <vTaskStartScheduler+0xc8>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d002      	beq.n	800bfe6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	617b      	str	r3, [r7, #20]
 800bfe4:	e001      	b.n	800bfea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	2b01      	cmp	r3, #1
 800bfee:	d102      	bne.n	800bff6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bff0:	f000 fd1a 	bl	800ca28 <xTimerCreateTimerTask>
 800bff4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bff6:	697b      	ldr	r3, [r7, #20]
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	d11b      	bne.n	800c034 <vTaskStartScheduler+0x98>
	__asm volatile
 800bffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c000:	f383 8811 	msr	BASEPRI, r3
 800c004:	f3bf 8f6f 	isb	sy
 800c008:	f3bf 8f4f 	dsb	sy
 800c00c:	613b      	str	r3, [r7, #16]
}
 800c00e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c010:	4b15      	ldr	r3, [pc, #84]	@ (800c068 <vTaskStartScheduler+0xcc>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	3354      	adds	r3, #84	@ 0x54
 800c016:	4a15      	ldr	r2, [pc, #84]	@ (800c06c <vTaskStartScheduler+0xd0>)
 800c018:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c01a:	4b15      	ldr	r3, [pc, #84]	@ (800c070 <vTaskStartScheduler+0xd4>)
 800c01c:	f04f 32ff 	mov.w	r2, #4294967295
 800c020:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c022:	4b14      	ldr	r3, [pc, #80]	@ (800c074 <vTaskStartScheduler+0xd8>)
 800c024:	2201      	movs	r2, #1
 800c026:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c028:	4b13      	ldr	r3, [pc, #76]	@ (800c078 <vTaskStartScheduler+0xdc>)
 800c02a:	2200      	movs	r2, #0
 800c02c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c02e:	f001 f8df 	bl	800d1f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c032:	e00f      	b.n	800c054 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c03a:	d10b      	bne.n	800c054 <vTaskStartScheduler+0xb8>
	__asm volatile
 800c03c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c040:	f383 8811 	msr	BASEPRI, r3
 800c044:	f3bf 8f6f 	isb	sy
 800c048:	f3bf 8f4f 	dsb	sy
 800c04c:	60fb      	str	r3, [r7, #12]
}
 800c04e:	bf00      	nop
 800c050:	bf00      	nop
 800c052:	e7fd      	b.n	800c050 <vTaskStartScheduler+0xb4>
}
 800c054:	bf00      	nop
 800c056:	3718      	adds	r7, #24
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}
 800c05c:	0800e5a0 	.word	0x0800e5a0
 800c060:	0800c6ad 	.word	0x0800c6ad
 800c064:	20001078 	.word	0x20001078
 800c068:	20000b80 	.word	0x20000b80
 800c06c:	20000188 	.word	0x20000188
 800c070:	20001074 	.word	0x20001074
 800c074:	20001060 	.word	0x20001060
 800c078:	20001058 	.word	0x20001058

0800c07c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c07c:	b480      	push	{r7}
 800c07e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c080:	4b04      	ldr	r3, [pc, #16]	@ (800c094 <vTaskSuspendAll+0x18>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	3301      	adds	r3, #1
 800c086:	4a03      	ldr	r2, [pc, #12]	@ (800c094 <vTaskSuspendAll+0x18>)
 800c088:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c08a:	bf00      	nop
 800c08c:	46bd      	mov	sp, r7
 800c08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c092:	4770      	bx	lr
 800c094:	2000107c 	.word	0x2000107c

0800c098 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b084      	sub	sp, #16
 800c09c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c0a6:	4b42      	ldr	r3, [pc, #264]	@ (800c1b0 <xTaskResumeAll+0x118>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d10b      	bne.n	800c0c6 <xTaskResumeAll+0x2e>
	__asm volatile
 800c0ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b2:	f383 8811 	msr	BASEPRI, r3
 800c0b6:	f3bf 8f6f 	isb	sy
 800c0ba:	f3bf 8f4f 	dsb	sy
 800c0be:	603b      	str	r3, [r7, #0]
}
 800c0c0:	bf00      	nop
 800c0c2:	bf00      	nop
 800c0c4:	e7fd      	b.n	800c0c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c0c6:	f001 f937 	bl	800d338 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c0ca:	4b39      	ldr	r3, [pc, #228]	@ (800c1b0 <xTaskResumeAll+0x118>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	3b01      	subs	r3, #1
 800c0d0:	4a37      	ldr	r2, [pc, #220]	@ (800c1b0 <xTaskResumeAll+0x118>)
 800c0d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c0d4:	4b36      	ldr	r3, [pc, #216]	@ (800c1b0 <xTaskResumeAll+0x118>)
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d162      	bne.n	800c1a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c0dc:	4b35      	ldr	r3, [pc, #212]	@ (800c1b4 <xTaskResumeAll+0x11c>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d05e      	beq.n	800c1a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c0e4:	e02f      	b.n	800c146 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0e6:	4b34      	ldr	r3, [pc, #208]	@ (800c1b8 <xTaskResumeAll+0x120>)
 800c0e8:	68db      	ldr	r3, [r3, #12]
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	3318      	adds	r3, #24
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f7ff f83a 	bl	800b16c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	3304      	adds	r3, #4
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7ff f835 	bl	800b16c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c106:	4b2d      	ldr	r3, [pc, #180]	@ (800c1bc <xTaskResumeAll+0x124>)
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	429a      	cmp	r2, r3
 800c10c:	d903      	bls.n	800c116 <xTaskResumeAll+0x7e>
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c112:	4a2a      	ldr	r2, [pc, #168]	@ (800c1bc <xTaskResumeAll+0x124>)
 800c114:	6013      	str	r3, [r2, #0]
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c11a:	4613      	mov	r3, r2
 800c11c:	009b      	lsls	r3, r3, #2
 800c11e:	4413      	add	r3, r2
 800c120:	009b      	lsls	r3, r3, #2
 800c122:	4a27      	ldr	r2, [pc, #156]	@ (800c1c0 <xTaskResumeAll+0x128>)
 800c124:	441a      	add	r2, r3
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	3304      	adds	r3, #4
 800c12a:	4619      	mov	r1, r3
 800c12c:	4610      	mov	r0, r2
 800c12e:	f7fe ffc0 	bl	800b0b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c136:	4b23      	ldr	r3, [pc, #140]	@ (800c1c4 <xTaskResumeAll+0x12c>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d302      	bcc.n	800c146 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c140:	4b21      	ldr	r3, [pc, #132]	@ (800c1c8 <xTaskResumeAll+0x130>)
 800c142:	2201      	movs	r2, #1
 800c144:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c146:	4b1c      	ldr	r3, [pc, #112]	@ (800c1b8 <xTaskResumeAll+0x120>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d1cb      	bne.n	800c0e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d001      	beq.n	800c158 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c154:	f000 fb66 	bl	800c824 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c158:	4b1c      	ldr	r3, [pc, #112]	@ (800c1cc <xTaskResumeAll+0x134>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d010      	beq.n	800c186 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c164:	f000 f846 	bl	800c1f4 <xTaskIncrementTick>
 800c168:	4603      	mov	r3, r0
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d002      	beq.n	800c174 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c16e:	4b16      	ldr	r3, [pc, #88]	@ (800c1c8 <xTaskResumeAll+0x130>)
 800c170:	2201      	movs	r2, #1
 800c172:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	3b01      	subs	r3, #1
 800c178:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1f1      	bne.n	800c164 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c180:	4b12      	ldr	r3, [pc, #72]	@ (800c1cc <xTaskResumeAll+0x134>)
 800c182:	2200      	movs	r2, #0
 800c184:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c186:	4b10      	ldr	r3, [pc, #64]	@ (800c1c8 <xTaskResumeAll+0x130>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d009      	beq.n	800c1a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c18e:	2301      	movs	r3, #1
 800c190:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c192:	4b0f      	ldr	r3, [pc, #60]	@ (800c1d0 <xTaskResumeAll+0x138>)
 800c194:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c198:	601a      	str	r2, [r3, #0]
 800c19a:	f3bf 8f4f 	dsb	sy
 800c19e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c1a2:	f001 f8fb 	bl	800d39c <vPortExitCritical>

	return xAlreadyYielded;
 800c1a6:	68bb      	ldr	r3, [r7, #8]
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3710      	adds	r7, #16
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	2000107c 	.word	0x2000107c
 800c1b4:	20001054 	.word	0x20001054
 800c1b8:	20001014 	.word	0x20001014
 800c1bc:	2000105c 	.word	0x2000105c
 800c1c0:	20000b84 	.word	0x20000b84
 800c1c4:	20000b80 	.word	0x20000b80
 800c1c8:	20001068 	.word	0x20001068
 800c1cc:	20001064 	.word	0x20001064
 800c1d0:	e000ed04 	.word	0xe000ed04

0800c1d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b083      	sub	sp, #12
 800c1d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c1da:	4b05      	ldr	r3, [pc, #20]	@ (800c1f0 <xTaskGetTickCount+0x1c>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c1e0:	687b      	ldr	r3, [r7, #4]
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	370c      	adds	r7, #12
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr
 800c1ee:	bf00      	nop
 800c1f0:	20001058 	.word	0x20001058

0800c1f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b086      	sub	sp, #24
 800c1f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1fe:	4b4f      	ldr	r3, [pc, #316]	@ (800c33c <xTaskIncrementTick+0x148>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2b00      	cmp	r3, #0
 800c204:	f040 8090 	bne.w	800c328 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c208:	4b4d      	ldr	r3, [pc, #308]	@ (800c340 <xTaskIncrementTick+0x14c>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	3301      	adds	r3, #1
 800c20e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c210:	4a4b      	ldr	r2, [pc, #300]	@ (800c340 <xTaskIncrementTick+0x14c>)
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d121      	bne.n	800c260 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c21c:	4b49      	ldr	r3, [pc, #292]	@ (800c344 <xTaskIncrementTick+0x150>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d00b      	beq.n	800c23e <xTaskIncrementTick+0x4a>
	__asm volatile
 800c226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c22a:	f383 8811 	msr	BASEPRI, r3
 800c22e:	f3bf 8f6f 	isb	sy
 800c232:	f3bf 8f4f 	dsb	sy
 800c236:	603b      	str	r3, [r7, #0]
}
 800c238:	bf00      	nop
 800c23a:	bf00      	nop
 800c23c:	e7fd      	b.n	800c23a <xTaskIncrementTick+0x46>
 800c23e:	4b41      	ldr	r3, [pc, #260]	@ (800c344 <xTaskIncrementTick+0x150>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	60fb      	str	r3, [r7, #12]
 800c244:	4b40      	ldr	r3, [pc, #256]	@ (800c348 <xTaskIncrementTick+0x154>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	4a3e      	ldr	r2, [pc, #248]	@ (800c344 <xTaskIncrementTick+0x150>)
 800c24a:	6013      	str	r3, [r2, #0]
 800c24c:	4a3e      	ldr	r2, [pc, #248]	@ (800c348 <xTaskIncrementTick+0x154>)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	6013      	str	r3, [r2, #0]
 800c252:	4b3e      	ldr	r3, [pc, #248]	@ (800c34c <xTaskIncrementTick+0x158>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	3301      	adds	r3, #1
 800c258:	4a3c      	ldr	r2, [pc, #240]	@ (800c34c <xTaskIncrementTick+0x158>)
 800c25a:	6013      	str	r3, [r2, #0]
 800c25c:	f000 fae2 	bl	800c824 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c260:	4b3b      	ldr	r3, [pc, #236]	@ (800c350 <xTaskIncrementTick+0x15c>)
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	693a      	ldr	r2, [r7, #16]
 800c266:	429a      	cmp	r2, r3
 800c268:	d349      	bcc.n	800c2fe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c26a:	4b36      	ldr	r3, [pc, #216]	@ (800c344 <xTaskIncrementTick+0x150>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d104      	bne.n	800c27e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c274:	4b36      	ldr	r3, [pc, #216]	@ (800c350 <xTaskIncrementTick+0x15c>)
 800c276:	f04f 32ff 	mov.w	r2, #4294967295
 800c27a:	601a      	str	r2, [r3, #0]
					break;
 800c27c:	e03f      	b.n	800c2fe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c27e:	4b31      	ldr	r3, [pc, #196]	@ (800c344 <xTaskIncrementTick+0x150>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	68db      	ldr	r3, [r3, #12]
 800c284:	68db      	ldr	r3, [r3, #12]
 800c286:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	685b      	ldr	r3, [r3, #4]
 800c28c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c28e:	693a      	ldr	r2, [r7, #16]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	429a      	cmp	r2, r3
 800c294:	d203      	bcs.n	800c29e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c296:	4a2e      	ldr	r2, [pc, #184]	@ (800c350 <xTaskIncrementTick+0x15c>)
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c29c:	e02f      	b.n	800c2fe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	3304      	adds	r3, #4
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f7fe ff62 	bl	800b16c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d004      	beq.n	800c2ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	3318      	adds	r3, #24
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f7fe ff59 	bl	800b16c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2be:	4b25      	ldr	r3, [pc, #148]	@ (800c354 <xTaskIncrementTick+0x160>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d903      	bls.n	800c2ce <xTaskIncrementTick+0xda>
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2ca:	4a22      	ldr	r2, [pc, #136]	@ (800c354 <xTaskIncrementTick+0x160>)
 800c2cc:	6013      	str	r3, [r2, #0]
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2d2:	4613      	mov	r3, r2
 800c2d4:	009b      	lsls	r3, r3, #2
 800c2d6:	4413      	add	r3, r2
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	4a1f      	ldr	r2, [pc, #124]	@ (800c358 <xTaskIncrementTick+0x164>)
 800c2dc:	441a      	add	r2, r3
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	3304      	adds	r3, #4
 800c2e2:	4619      	mov	r1, r3
 800c2e4:	4610      	mov	r0, r2
 800c2e6:	f7fe fee4 	bl	800b0b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2ea:	68bb      	ldr	r3, [r7, #8]
 800c2ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2ee:	4b1b      	ldr	r3, [pc, #108]	@ (800c35c <xTaskIncrementTick+0x168>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d3b8      	bcc.n	800c26a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2fc:	e7b5      	b.n	800c26a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c2fe:	4b17      	ldr	r3, [pc, #92]	@ (800c35c <xTaskIncrementTick+0x168>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c304:	4914      	ldr	r1, [pc, #80]	@ (800c358 <xTaskIncrementTick+0x164>)
 800c306:	4613      	mov	r3, r2
 800c308:	009b      	lsls	r3, r3, #2
 800c30a:	4413      	add	r3, r2
 800c30c:	009b      	lsls	r3, r3, #2
 800c30e:	440b      	add	r3, r1
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	2b01      	cmp	r3, #1
 800c314:	d901      	bls.n	800c31a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c316:	2301      	movs	r3, #1
 800c318:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c31a:	4b11      	ldr	r3, [pc, #68]	@ (800c360 <xTaskIncrementTick+0x16c>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d007      	beq.n	800c332 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c322:	2301      	movs	r3, #1
 800c324:	617b      	str	r3, [r7, #20]
 800c326:	e004      	b.n	800c332 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c328:	4b0e      	ldr	r3, [pc, #56]	@ (800c364 <xTaskIncrementTick+0x170>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	3301      	adds	r3, #1
 800c32e:	4a0d      	ldr	r2, [pc, #52]	@ (800c364 <xTaskIncrementTick+0x170>)
 800c330:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c332:	697b      	ldr	r3, [r7, #20]
}
 800c334:	4618      	mov	r0, r3
 800c336:	3718      	adds	r7, #24
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}
 800c33c:	2000107c 	.word	0x2000107c
 800c340:	20001058 	.word	0x20001058
 800c344:	2000100c 	.word	0x2000100c
 800c348:	20001010 	.word	0x20001010
 800c34c:	2000106c 	.word	0x2000106c
 800c350:	20001074 	.word	0x20001074
 800c354:	2000105c 	.word	0x2000105c
 800c358:	20000b84 	.word	0x20000b84
 800c35c:	20000b80 	.word	0x20000b80
 800c360:	20001068 	.word	0x20001068
 800c364:	20001064 	.word	0x20001064

0800c368 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c36e:	4b2b      	ldr	r3, [pc, #172]	@ (800c41c <vTaskSwitchContext+0xb4>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d003      	beq.n	800c37e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c376:	4b2a      	ldr	r3, [pc, #168]	@ (800c420 <vTaskSwitchContext+0xb8>)
 800c378:	2201      	movs	r2, #1
 800c37a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c37c:	e047      	b.n	800c40e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c37e:	4b28      	ldr	r3, [pc, #160]	@ (800c420 <vTaskSwitchContext+0xb8>)
 800c380:	2200      	movs	r2, #0
 800c382:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c384:	4b27      	ldr	r3, [pc, #156]	@ (800c424 <vTaskSwitchContext+0xbc>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	60fb      	str	r3, [r7, #12]
 800c38a:	e011      	b.n	800c3b0 <vTaskSwitchContext+0x48>
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d10b      	bne.n	800c3aa <vTaskSwitchContext+0x42>
	__asm volatile
 800c392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c396:	f383 8811 	msr	BASEPRI, r3
 800c39a:	f3bf 8f6f 	isb	sy
 800c39e:	f3bf 8f4f 	dsb	sy
 800c3a2:	607b      	str	r3, [r7, #4]
}
 800c3a4:	bf00      	nop
 800c3a6:	bf00      	nop
 800c3a8:	e7fd      	b.n	800c3a6 <vTaskSwitchContext+0x3e>
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	3b01      	subs	r3, #1
 800c3ae:	60fb      	str	r3, [r7, #12]
 800c3b0:	491d      	ldr	r1, [pc, #116]	@ (800c428 <vTaskSwitchContext+0xc0>)
 800c3b2:	68fa      	ldr	r2, [r7, #12]
 800c3b4:	4613      	mov	r3, r2
 800c3b6:	009b      	lsls	r3, r3, #2
 800c3b8:	4413      	add	r3, r2
 800c3ba:	009b      	lsls	r3, r3, #2
 800c3bc:	440b      	add	r3, r1
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d0e3      	beq.n	800c38c <vTaskSwitchContext+0x24>
 800c3c4:	68fa      	ldr	r2, [r7, #12]
 800c3c6:	4613      	mov	r3, r2
 800c3c8:	009b      	lsls	r3, r3, #2
 800c3ca:	4413      	add	r3, r2
 800c3cc:	009b      	lsls	r3, r3, #2
 800c3ce:	4a16      	ldr	r2, [pc, #88]	@ (800c428 <vTaskSwitchContext+0xc0>)
 800c3d0:	4413      	add	r3, r2
 800c3d2:	60bb      	str	r3, [r7, #8]
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	685b      	ldr	r3, [r3, #4]
 800c3d8:	685a      	ldr	r2, [r3, #4]
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	605a      	str	r2, [r3, #4]
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	685a      	ldr	r2, [r3, #4]
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	3308      	adds	r3, #8
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d104      	bne.n	800c3f4 <vTaskSwitchContext+0x8c>
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	685b      	ldr	r3, [r3, #4]
 800c3ee:	685a      	ldr	r2, [r3, #4]
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	605a      	str	r2, [r3, #4]
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	685b      	ldr	r3, [r3, #4]
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	4a0c      	ldr	r2, [pc, #48]	@ (800c42c <vTaskSwitchContext+0xc4>)
 800c3fc:	6013      	str	r3, [r2, #0]
 800c3fe:	4a09      	ldr	r2, [pc, #36]	@ (800c424 <vTaskSwitchContext+0xbc>)
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c404:	4b09      	ldr	r3, [pc, #36]	@ (800c42c <vTaskSwitchContext+0xc4>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	3354      	adds	r3, #84	@ 0x54
 800c40a:	4a09      	ldr	r2, [pc, #36]	@ (800c430 <vTaskSwitchContext+0xc8>)
 800c40c:	6013      	str	r3, [r2, #0]
}
 800c40e:	bf00      	nop
 800c410:	3714      	adds	r7, #20
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	2000107c 	.word	0x2000107c
 800c420:	20001068 	.word	0x20001068
 800c424:	2000105c 	.word	0x2000105c
 800c428:	20000b84 	.word	0x20000b84
 800c42c:	20000b80 	.word	0x20000b80
 800c430:	20000188 	.word	0x20000188

0800c434 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b084      	sub	sp, #16
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
 800c43c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d10b      	bne.n	800c45c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c448:	f383 8811 	msr	BASEPRI, r3
 800c44c:	f3bf 8f6f 	isb	sy
 800c450:	f3bf 8f4f 	dsb	sy
 800c454:	60fb      	str	r3, [r7, #12]
}
 800c456:	bf00      	nop
 800c458:	bf00      	nop
 800c45a:	e7fd      	b.n	800c458 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c45c:	4b07      	ldr	r3, [pc, #28]	@ (800c47c <vTaskPlaceOnEventList+0x48>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	3318      	adds	r3, #24
 800c462:	4619      	mov	r1, r3
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f7fe fe48 	bl	800b0fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c46a:	2101      	movs	r1, #1
 800c46c:	6838      	ldr	r0, [r7, #0]
 800c46e:	f000 fa87 	bl	800c980 <prvAddCurrentTaskToDelayedList>
}
 800c472:	bf00      	nop
 800c474:	3710      	adds	r7, #16
 800c476:	46bd      	mov	sp, r7
 800c478:	bd80      	pop	{r7, pc}
 800c47a:	bf00      	nop
 800c47c:	20000b80 	.word	0x20000b80

0800c480 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c480:	b580      	push	{r7, lr}
 800c482:	b086      	sub	sp, #24
 800c484:	af00      	add	r7, sp, #0
 800c486:	60f8      	str	r0, [r7, #12]
 800c488:	60b9      	str	r1, [r7, #8]
 800c48a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d10b      	bne.n	800c4aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c496:	f383 8811 	msr	BASEPRI, r3
 800c49a:	f3bf 8f6f 	isb	sy
 800c49e:	f3bf 8f4f 	dsb	sy
 800c4a2:	617b      	str	r3, [r7, #20]
}
 800c4a4:	bf00      	nop
 800c4a6:	bf00      	nop
 800c4a8:	e7fd      	b.n	800c4a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c4aa:	4b0a      	ldr	r3, [pc, #40]	@ (800c4d4 <vTaskPlaceOnEventListRestricted+0x54>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	3318      	adds	r3, #24
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	68f8      	ldr	r0, [r7, #12]
 800c4b4:	f7fe fdfd 	bl	800b0b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d002      	beq.n	800c4c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c4be:	f04f 33ff 	mov.w	r3, #4294967295
 800c4c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c4c4:	6879      	ldr	r1, [r7, #4]
 800c4c6:	68b8      	ldr	r0, [r7, #8]
 800c4c8:	f000 fa5a 	bl	800c980 <prvAddCurrentTaskToDelayedList>
	}
 800c4cc:	bf00      	nop
 800c4ce:	3718      	adds	r7, #24
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}
 800c4d4:	20000b80 	.word	0x20000b80

0800c4d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b086      	sub	sp, #24
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	68db      	ldr	r3, [r3, #12]
 800c4e4:	68db      	ldr	r3, [r3, #12]
 800c4e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d10b      	bne.n	800c506 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4f2:	f383 8811 	msr	BASEPRI, r3
 800c4f6:	f3bf 8f6f 	isb	sy
 800c4fa:	f3bf 8f4f 	dsb	sy
 800c4fe:	60fb      	str	r3, [r7, #12]
}
 800c500:	bf00      	nop
 800c502:	bf00      	nop
 800c504:	e7fd      	b.n	800c502 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	3318      	adds	r3, #24
 800c50a:	4618      	mov	r0, r3
 800c50c:	f7fe fe2e 	bl	800b16c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c510:	4b1d      	ldr	r3, [pc, #116]	@ (800c588 <xTaskRemoveFromEventList+0xb0>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d11d      	bne.n	800c554 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	3304      	adds	r3, #4
 800c51c:	4618      	mov	r0, r3
 800c51e:	f7fe fe25 	bl	800b16c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c522:	693b      	ldr	r3, [r7, #16]
 800c524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c526:	4b19      	ldr	r3, [pc, #100]	@ (800c58c <xTaskRemoveFromEventList+0xb4>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	429a      	cmp	r2, r3
 800c52c:	d903      	bls.n	800c536 <xTaskRemoveFromEventList+0x5e>
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c532:	4a16      	ldr	r2, [pc, #88]	@ (800c58c <xTaskRemoveFromEventList+0xb4>)
 800c534:	6013      	str	r3, [r2, #0]
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c53a:	4613      	mov	r3, r2
 800c53c:	009b      	lsls	r3, r3, #2
 800c53e:	4413      	add	r3, r2
 800c540:	009b      	lsls	r3, r3, #2
 800c542:	4a13      	ldr	r2, [pc, #76]	@ (800c590 <xTaskRemoveFromEventList+0xb8>)
 800c544:	441a      	add	r2, r3
 800c546:	693b      	ldr	r3, [r7, #16]
 800c548:	3304      	adds	r3, #4
 800c54a:	4619      	mov	r1, r3
 800c54c:	4610      	mov	r0, r2
 800c54e:	f7fe fdb0 	bl	800b0b2 <vListInsertEnd>
 800c552:	e005      	b.n	800c560 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	3318      	adds	r3, #24
 800c558:	4619      	mov	r1, r3
 800c55a:	480e      	ldr	r0, [pc, #56]	@ (800c594 <xTaskRemoveFromEventList+0xbc>)
 800c55c:	f7fe fda9 	bl	800b0b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c564:	4b0c      	ldr	r3, [pc, #48]	@ (800c598 <xTaskRemoveFromEventList+0xc0>)
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d905      	bls.n	800c57a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c56e:	2301      	movs	r3, #1
 800c570:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c572:	4b0a      	ldr	r3, [pc, #40]	@ (800c59c <xTaskRemoveFromEventList+0xc4>)
 800c574:	2201      	movs	r2, #1
 800c576:	601a      	str	r2, [r3, #0]
 800c578:	e001      	b.n	800c57e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c57a:	2300      	movs	r3, #0
 800c57c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c57e:	697b      	ldr	r3, [r7, #20]
}
 800c580:	4618      	mov	r0, r3
 800c582:	3718      	adds	r7, #24
 800c584:	46bd      	mov	sp, r7
 800c586:	bd80      	pop	{r7, pc}
 800c588:	2000107c 	.word	0x2000107c
 800c58c:	2000105c 	.word	0x2000105c
 800c590:	20000b84 	.word	0x20000b84
 800c594:	20001014 	.word	0x20001014
 800c598:	20000b80 	.word	0x20000b80
 800c59c:	20001068 	.word	0x20001068

0800c5a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c5a8:	4b06      	ldr	r3, [pc, #24]	@ (800c5c4 <vTaskInternalSetTimeOutState+0x24>)
 800c5aa:	681a      	ldr	r2, [r3, #0]
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c5b0:	4b05      	ldr	r3, [pc, #20]	@ (800c5c8 <vTaskInternalSetTimeOutState+0x28>)
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	605a      	str	r2, [r3, #4]
}
 800c5b8:	bf00      	nop
 800c5ba:	370c      	adds	r7, #12
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr
 800c5c4:	2000106c 	.word	0x2000106c
 800c5c8:	20001058 	.word	0x20001058

0800c5cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b088      	sub	sp, #32
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
 800c5d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d10b      	bne.n	800c5f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c5dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5e0:	f383 8811 	msr	BASEPRI, r3
 800c5e4:	f3bf 8f6f 	isb	sy
 800c5e8:	f3bf 8f4f 	dsb	sy
 800c5ec:	613b      	str	r3, [r7, #16]
}
 800c5ee:	bf00      	nop
 800c5f0:	bf00      	nop
 800c5f2:	e7fd      	b.n	800c5f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d10b      	bne.n	800c612 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c5fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5fe:	f383 8811 	msr	BASEPRI, r3
 800c602:	f3bf 8f6f 	isb	sy
 800c606:	f3bf 8f4f 	dsb	sy
 800c60a:	60fb      	str	r3, [r7, #12]
}
 800c60c:	bf00      	nop
 800c60e:	bf00      	nop
 800c610:	e7fd      	b.n	800c60e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c612:	f000 fe91 	bl	800d338 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c616:	4b1d      	ldr	r3, [pc, #116]	@ (800c68c <xTaskCheckForTimeOut+0xc0>)
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	685b      	ldr	r3, [r3, #4]
 800c620:	69ba      	ldr	r2, [r7, #24]
 800c622:	1ad3      	subs	r3, r2, r3
 800c624:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c62e:	d102      	bne.n	800c636 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c630:	2300      	movs	r3, #0
 800c632:	61fb      	str	r3, [r7, #28]
 800c634:	e023      	b.n	800c67e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681a      	ldr	r2, [r3, #0]
 800c63a:	4b15      	ldr	r3, [pc, #84]	@ (800c690 <xTaskCheckForTimeOut+0xc4>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	429a      	cmp	r2, r3
 800c640:	d007      	beq.n	800c652 <xTaskCheckForTimeOut+0x86>
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	685b      	ldr	r3, [r3, #4]
 800c646:	69ba      	ldr	r2, [r7, #24]
 800c648:	429a      	cmp	r2, r3
 800c64a:	d302      	bcc.n	800c652 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c64c:	2301      	movs	r3, #1
 800c64e:	61fb      	str	r3, [r7, #28]
 800c650:	e015      	b.n	800c67e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	697a      	ldr	r2, [r7, #20]
 800c658:	429a      	cmp	r2, r3
 800c65a:	d20b      	bcs.n	800c674 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	681a      	ldr	r2, [r3, #0]
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	1ad2      	subs	r2, r2, r3
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	f7ff ff99 	bl	800c5a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c66e:	2300      	movs	r3, #0
 800c670:	61fb      	str	r3, [r7, #28]
 800c672:	e004      	b.n	800c67e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	2200      	movs	r2, #0
 800c678:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c67a:	2301      	movs	r3, #1
 800c67c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c67e:	f000 fe8d 	bl	800d39c <vPortExitCritical>

	return xReturn;
 800c682:	69fb      	ldr	r3, [r7, #28]
}
 800c684:	4618      	mov	r0, r3
 800c686:	3720      	adds	r7, #32
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}
 800c68c:	20001058 	.word	0x20001058
 800c690:	2000106c 	.word	0x2000106c

0800c694 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c694:	b480      	push	{r7}
 800c696:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c698:	4b03      	ldr	r3, [pc, #12]	@ (800c6a8 <vTaskMissedYield+0x14>)
 800c69a:	2201      	movs	r2, #1
 800c69c:	601a      	str	r2, [r3, #0]
}
 800c69e:	bf00      	nop
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr
 800c6a8:	20001068 	.word	0x20001068

0800c6ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c6b4:	f000 f852 	bl	800c75c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c6b8:	4b06      	ldr	r3, [pc, #24]	@ (800c6d4 <prvIdleTask+0x28>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	2b01      	cmp	r3, #1
 800c6be:	d9f9      	bls.n	800c6b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c6c0:	4b05      	ldr	r3, [pc, #20]	@ (800c6d8 <prvIdleTask+0x2c>)
 800c6c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6c6:	601a      	str	r2, [r3, #0]
 800c6c8:	f3bf 8f4f 	dsb	sy
 800c6cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c6d0:	e7f0      	b.n	800c6b4 <prvIdleTask+0x8>
 800c6d2:	bf00      	nop
 800c6d4:	20000b84 	.word	0x20000b84
 800c6d8:	e000ed04 	.word	0xe000ed04

0800c6dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	607b      	str	r3, [r7, #4]
 800c6e6:	e00c      	b.n	800c702 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	4613      	mov	r3, r2
 800c6ec:	009b      	lsls	r3, r3, #2
 800c6ee:	4413      	add	r3, r2
 800c6f0:	009b      	lsls	r3, r3, #2
 800c6f2:	4a12      	ldr	r2, [pc, #72]	@ (800c73c <prvInitialiseTaskLists+0x60>)
 800c6f4:	4413      	add	r3, r2
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f7fe fcae 	bl	800b058 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	3301      	adds	r3, #1
 800c700:	607b      	str	r3, [r7, #4]
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2b37      	cmp	r3, #55	@ 0x37
 800c706:	d9ef      	bls.n	800c6e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c708:	480d      	ldr	r0, [pc, #52]	@ (800c740 <prvInitialiseTaskLists+0x64>)
 800c70a:	f7fe fca5 	bl	800b058 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c70e:	480d      	ldr	r0, [pc, #52]	@ (800c744 <prvInitialiseTaskLists+0x68>)
 800c710:	f7fe fca2 	bl	800b058 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c714:	480c      	ldr	r0, [pc, #48]	@ (800c748 <prvInitialiseTaskLists+0x6c>)
 800c716:	f7fe fc9f 	bl	800b058 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c71a:	480c      	ldr	r0, [pc, #48]	@ (800c74c <prvInitialiseTaskLists+0x70>)
 800c71c:	f7fe fc9c 	bl	800b058 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c720:	480b      	ldr	r0, [pc, #44]	@ (800c750 <prvInitialiseTaskLists+0x74>)
 800c722:	f7fe fc99 	bl	800b058 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c726:	4b0b      	ldr	r3, [pc, #44]	@ (800c754 <prvInitialiseTaskLists+0x78>)
 800c728:	4a05      	ldr	r2, [pc, #20]	@ (800c740 <prvInitialiseTaskLists+0x64>)
 800c72a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c72c:	4b0a      	ldr	r3, [pc, #40]	@ (800c758 <prvInitialiseTaskLists+0x7c>)
 800c72e:	4a05      	ldr	r2, [pc, #20]	@ (800c744 <prvInitialiseTaskLists+0x68>)
 800c730:	601a      	str	r2, [r3, #0]
}
 800c732:	bf00      	nop
 800c734:	3708      	adds	r7, #8
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}
 800c73a:	bf00      	nop
 800c73c:	20000b84 	.word	0x20000b84
 800c740:	20000fe4 	.word	0x20000fe4
 800c744:	20000ff8 	.word	0x20000ff8
 800c748:	20001014 	.word	0x20001014
 800c74c:	20001028 	.word	0x20001028
 800c750:	20001040 	.word	0x20001040
 800c754:	2000100c 	.word	0x2000100c
 800c758:	20001010 	.word	0x20001010

0800c75c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c762:	e019      	b.n	800c798 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c764:	f000 fde8 	bl	800d338 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c768:	4b10      	ldr	r3, [pc, #64]	@ (800c7ac <prvCheckTasksWaitingTermination+0x50>)
 800c76a:	68db      	ldr	r3, [r3, #12]
 800c76c:	68db      	ldr	r3, [r3, #12]
 800c76e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	3304      	adds	r3, #4
 800c774:	4618      	mov	r0, r3
 800c776:	f7fe fcf9 	bl	800b16c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c77a:	4b0d      	ldr	r3, [pc, #52]	@ (800c7b0 <prvCheckTasksWaitingTermination+0x54>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	3b01      	subs	r3, #1
 800c780:	4a0b      	ldr	r2, [pc, #44]	@ (800c7b0 <prvCheckTasksWaitingTermination+0x54>)
 800c782:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c784:	4b0b      	ldr	r3, [pc, #44]	@ (800c7b4 <prvCheckTasksWaitingTermination+0x58>)
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	3b01      	subs	r3, #1
 800c78a:	4a0a      	ldr	r2, [pc, #40]	@ (800c7b4 <prvCheckTasksWaitingTermination+0x58>)
 800c78c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c78e:	f000 fe05 	bl	800d39c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f000 f810 	bl	800c7b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c798:	4b06      	ldr	r3, [pc, #24]	@ (800c7b4 <prvCheckTasksWaitingTermination+0x58>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d1e1      	bne.n	800c764 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c7a0:	bf00      	nop
 800c7a2:	bf00      	nop
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	20001028 	.word	0x20001028
 800c7b0:	20001054 	.word	0x20001054
 800c7b4:	2000103c 	.word	0x2000103c

0800c7b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b084      	sub	sp, #16
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	3354      	adds	r3, #84	@ 0x54
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f001 fdf1 	bl	800e3ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d108      	bne.n	800c7e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f000 ff9d 	bl	800d718 <vPortFree>
				vPortFree( pxTCB );
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f000 ff9a 	bl	800d718 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c7e4:	e019      	b.n	800c81a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c7ec:	2b01      	cmp	r3, #1
 800c7ee:	d103      	bne.n	800c7f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f000 ff91 	bl	800d718 <vPortFree>
	}
 800c7f6:	e010      	b.n	800c81a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c7fe:	2b02      	cmp	r3, #2
 800c800:	d00b      	beq.n	800c81a <prvDeleteTCB+0x62>
	__asm volatile
 800c802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c806:	f383 8811 	msr	BASEPRI, r3
 800c80a:	f3bf 8f6f 	isb	sy
 800c80e:	f3bf 8f4f 	dsb	sy
 800c812:	60fb      	str	r3, [r7, #12]
}
 800c814:	bf00      	nop
 800c816:	bf00      	nop
 800c818:	e7fd      	b.n	800c816 <prvDeleteTCB+0x5e>
	}
 800c81a:	bf00      	nop
 800c81c:	3710      	adds	r7, #16
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}
	...

0800c824 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c82a:	4b0c      	ldr	r3, [pc, #48]	@ (800c85c <prvResetNextTaskUnblockTime+0x38>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d104      	bne.n	800c83e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c834:	4b0a      	ldr	r3, [pc, #40]	@ (800c860 <prvResetNextTaskUnblockTime+0x3c>)
 800c836:	f04f 32ff 	mov.w	r2, #4294967295
 800c83a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c83c:	e008      	b.n	800c850 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c83e:	4b07      	ldr	r3, [pc, #28]	@ (800c85c <prvResetNextTaskUnblockTime+0x38>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	68db      	ldr	r3, [r3, #12]
 800c844:	68db      	ldr	r3, [r3, #12]
 800c846:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	4a04      	ldr	r2, [pc, #16]	@ (800c860 <prvResetNextTaskUnblockTime+0x3c>)
 800c84e:	6013      	str	r3, [r2, #0]
}
 800c850:	bf00      	nop
 800c852:	370c      	adds	r7, #12
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr
 800c85c:	2000100c 	.word	0x2000100c
 800c860:	20001074 	.word	0x20001074

0800c864 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c864:	b480      	push	{r7}
 800c866:	b083      	sub	sp, #12
 800c868:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c86a:	4b0b      	ldr	r3, [pc, #44]	@ (800c898 <xTaskGetSchedulerState+0x34>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d102      	bne.n	800c878 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c872:	2301      	movs	r3, #1
 800c874:	607b      	str	r3, [r7, #4]
 800c876:	e008      	b.n	800c88a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c878:	4b08      	ldr	r3, [pc, #32]	@ (800c89c <xTaskGetSchedulerState+0x38>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d102      	bne.n	800c886 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c880:	2302      	movs	r3, #2
 800c882:	607b      	str	r3, [r7, #4]
 800c884:	e001      	b.n	800c88a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c886:	2300      	movs	r3, #0
 800c888:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c88a:	687b      	ldr	r3, [r7, #4]
	}
 800c88c:	4618      	mov	r0, r3
 800c88e:	370c      	adds	r7, #12
 800c890:	46bd      	mov	sp, r7
 800c892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c896:	4770      	bx	lr
 800c898:	20001060 	.word	0x20001060
 800c89c:	2000107c 	.word	0x2000107c

0800c8a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b086      	sub	sp, #24
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d058      	beq.n	800c968 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c8b6:	4b2f      	ldr	r3, [pc, #188]	@ (800c974 <xTaskPriorityDisinherit+0xd4>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	693a      	ldr	r2, [r7, #16]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d00b      	beq.n	800c8d8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c8c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8c4:	f383 8811 	msr	BASEPRI, r3
 800c8c8:	f3bf 8f6f 	isb	sy
 800c8cc:	f3bf 8f4f 	dsb	sy
 800c8d0:	60fb      	str	r3, [r7, #12]
}
 800c8d2:	bf00      	nop
 800c8d4:	bf00      	nop
 800c8d6:	e7fd      	b.n	800c8d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c8d8:	693b      	ldr	r3, [r7, #16]
 800c8da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d10b      	bne.n	800c8f8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8e4:	f383 8811 	msr	BASEPRI, r3
 800c8e8:	f3bf 8f6f 	isb	sy
 800c8ec:	f3bf 8f4f 	dsb	sy
 800c8f0:	60bb      	str	r3, [r7, #8]
}
 800c8f2:	bf00      	nop
 800c8f4:	bf00      	nop
 800c8f6:	e7fd      	b.n	800c8f4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c8f8:	693b      	ldr	r3, [r7, #16]
 800c8fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8fc:	1e5a      	subs	r2, r3, #1
 800c8fe:	693b      	ldr	r3, [r7, #16]
 800c900:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c90a:	429a      	cmp	r2, r3
 800c90c:	d02c      	beq.n	800c968 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c90e:	693b      	ldr	r3, [r7, #16]
 800c910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c912:	2b00      	cmp	r3, #0
 800c914:	d128      	bne.n	800c968 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c916:	693b      	ldr	r3, [r7, #16]
 800c918:	3304      	adds	r3, #4
 800c91a:	4618      	mov	r0, r3
 800c91c:	f7fe fc26 	bl	800b16c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c92c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c938:	4b0f      	ldr	r3, [pc, #60]	@ (800c978 <xTaskPriorityDisinherit+0xd8>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	429a      	cmp	r2, r3
 800c93e:	d903      	bls.n	800c948 <xTaskPriorityDisinherit+0xa8>
 800c940:	693b      	ldr	r3, [r7, #16]
 800c942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c944:	4a0c      	ldr	r2, [pc, #48]	@ (800c978 <xTaskPriorityDisinherit+0xd8>)
 800c946:	6013      	str	r3, [r2, #0]
 800c948:	693b      	ldr	r3, [r7, #16]
 800c94a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c94c:	4613      	mov	r3, r2
 800c94e:	009b      	lsls	r3, r3, #2
 800c950:	4413      	add	r3, r2
 800c952:	009b      	lsls	r3, r3, #2
 800c954:	4a09      	ldr	r2, [pc, #36]	@ (800c97c <xTaskPriorityDisinherit+0xdc>)
 800c956:	441a      	add	r2, r3
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	3304      	adds	r3, #4
 800c95c:	4619      	mov	r1, r3
 800c95e:	4610      	mov	r0, r2
 800c960:	f7fe fba7 	bl	800b0b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c964:	2301      	movs	r3, #1
 800c966:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c968:	697b      	ldr	r3, [r7, #20]
	}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3718      	adds	r7, #24
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
 800c972:	bf00      	nop
 800c974:	20000b80 	.word	0x20000b80
 800c978:	2000105c 	.word	0x2000105c
 800c97c:	20000b84 	.word	0x20000b84

0800c980 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b084      	sub	sp, #16
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
 800c988:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c98a:	4b21      	ldr	r3, [pc, #132]	@ (800ca10 <prvAddCurrentTaskToDelayedList+0x90>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c990:	4b20      	ldr	r3, [pc, #128]	@ (800ca14 <prvAddCurrentTaskToDelayedList+0x94>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	3304      	adds	r3, #4
 800c996:	4618      	mov	r0, r3
 800c998:	f7fe fbe8 	bl	800b16c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9a2:	d10a      	bne.n	800c9ba <prvAddCurrentTaskToDelayedList+0x3a>
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d007      	beq.n	800c9ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c9aa:	4b1a      	ldr	r3, [pc, #104]	@ (800ca14 <prvAddCurrentTaskToDelayedList+0x94>)
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	3304      	adds	r3, #4
 800c9b0:	4619      	mov	r1, r3
 800c9b2:	4819      	ldr	r0, [pc, #100]	@ (800ca18 <prvAddCurrentTaskToDelayedList+0x98>)
 800c9b4:	f7fe fb7d 	bl	800b0b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c9b8:	e026      	b.n	800ca08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c9ba:	68fa      	ldr	r2, [r7, #12]
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	4413      	add	r3, r2
 800c9c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c9c2:	4b14      	ldr	r3, [pc, #80]	@ (800ca14 <prvAddCurrentTaskToDelayedList+0x94>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	68ba      	ldr	r2, [r7, #8]
 800c9c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c9ca:	68ba      	ldr	r2, [r7, #8]
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	429a      	cmp	r2, r3
 800c9d0:	d209      	bcs.n	800c9e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c9d2:	4b12      	ldr	r3, [pc, #72]	@ (800ca1c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c9d4:	681a      	ldr	r2, [r3, #0]
 800c9d6:	4b0f      	ldr	r3, [pc, #60]	@ (800ca14 <prvAddCurrentTaskToDelayedList+0x94>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	3304      	adds	r3, #4
 800c9dc:	4619      	mov	r1, r3
 800c9de:	4610      	mov	r0, r2
 800c9e0:	f7fe fb8b 	bl	800b0fa <vListInsert>
}
 800c9e4:	e010      	b.n	800ca08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c9e6:	4b0e      	ldr	r3, [pc, #56]	@ (800ca20 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c9e8:	681a      	ldr	r2, [r3, #0]
 800c9ea:	4b0a      	ldr	r3, [pc, #40]	@ (800ca14 <prvAddCurrentTaskToDelayedList+0x94>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	3304      	adds	r3, #4
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	4610      	mov	r0, r2
 800c9f4:	f7fe fb81 	bl	800b0fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c9f8:	4b0a      	ldr	r3, [pc, #40]	@ (800ca24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	68ba      	ldr	r2, [r7, #8]
 800c9fe:	429a      	cmp	r2, r3
 800ca00:	d202      	bcs.n	800ca08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ca02:	4a08      	ldr	r2, [pc, #32]	@ (800ca24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca04:	68bb      	ldr	r3, [r7, #8]
 800ca06:	6013      	str	r3, [r2, #0]
}
 800ca08:	bf00      	nop
 800ca0a:	3710      	adds	r7, #16
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	bd80      	pop	{r7, pc}
 800ca10:	20001058 	.word	0x20001058
 800ca14:	20000b80 	.word	0x20000b80
 800ca18:	20001040 	.word	0x20001040
 800ca1c:	20001010 	.word	0x20001010
 800ca20:	2000100c 	.word	0x2000100c
 800ca24:	20001074 	.word	0x20001074

0800ca28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b08a      	sub	sp, #40	@ 0x28
 800ca2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ca32:	f000 fb13 	bl	800d05c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ca36:	4b1d      	ldr	r3, [pc, #116]	@ (800caac <xTimerCreateTimerTask+0x84>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d021      	beq.n	800ca82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ca42:	2300      	movs	r3, #0
 800ca44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ca46:	1d3a      	adds	r2, r7, #4
 800ca48:	f107 0108 	add.w	r1, r7, #8
 800ca4c:	f107 030c 	add.w	r3, r7, #12
 800ca50:	4618      	mov	r0, r3
 800ca52:	f7fe fae7 	bl	800b024 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ca56:	6879      	ldr	r1, [r7, #4]
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	68fa      	ldr	r2, [r7, #12]
 800ca5c:	9202      	str	r2, [sp, #8]
 800ca5e:	9301      	str	r3, [sp, #4]
 800ca60:	2302      	movs	r3, #2
 800ca62:	9300      	str	r3, [sp, #0]
 800ca64:	2300      	movs	r3, #0
 800ca66:	460a      	mov	r2, r1
 800ca68:	4911      	ldr	r1, [pc, #68]	@ (800cab0 <xTimerCreateTimerTask+0x88>)
 800ca6a:	4812      	ldr	r0, [pc, #72]	@ (800cab4 <xTimerCreateTimerTask+0x8c>)
 800ca6c:	f7ff f8a2 	bl	800bbb4 <xTaskCreateStatic>
 800ca70:	4603      	mov	r3, r0
 800ca72:	4a11      	ldr	r2, [pc, #68]	@ (800cab8 <xTimerCreateTimerTask+0x90>)
 800ca74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ca76:	4b10      	ldr	r3, [pc, #64]	@ (800cab8 <xTimerCreateTimerTask+0x90>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d001      	beq.n	800ca82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ca7e:	2301      	movs	r3, #1
 800ca80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d10b      	bne.n	800caa0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ca88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca8c:	f383 8811 	msr	BASEPRI, r3
 800ca90:	f3bf 8f6f 	isb	sy
 800ca94:	f3bf 8f4f 	dsb	sy
 800ca98:	613b      	str	r3, [r7, #16]
}
 800ca9a:	bf00      	nop
 800ca9c:	bf00      	nop
 800ca9e:	e7fd      	b.n	800ca9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800caa0:	697b      	ldr	r3, [r7, #20]
}
 800caa2:	4618      	mov	r0, r3
 800caa4:	3718      	adds	r7, #24
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}
 800caaa:	bf00      	nop
 800caac:	200010b0 	.word	0x200010b0
 800cab0:	0800e5a8 	.word	0x0800e5a8
 800cab4:	0800cbf5 	.word	0x0800cbf5
 800cab8:	200010b4 	.word	0x200010b4

0800cabc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b08a      	sub	sp, #40	@ 0x28
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	60b9      	str	r1, [r7, #8]
 800cac6:	607a      	str	r2, [r7, #4]
 800cac8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800caca:	2300      	movs	r3, #0
 800cacc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d10b      	bne.n	800caec <xTimerGenericCommand+0x30>
	__asm volatile
 800cad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cad8:	f383 8811 	msr	BASEPRI, r3
 800cadc:	f3bf 8f6f 	isb	sy
 800cae0:	f3bf 8f4f 	dsb	sy
 800cae4:	623b      	str	r3, [r7, #32]
}
 800cae6:	bf00      	nop
 800cae8:	bf00      	nop
 800caea:	e7fd      	b.n	800cae8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800caec:	4b19      	ldr	r3, [pc, #100]	@ (800cb54 <xTimerGenericCommand+0x98>)
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d02a      	beq.n	800cb4a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	2b05      	cmp	r3, #5
 800cb04:	dc18      	bgt.n	800cb38 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cb06:	f7ff fead 	bl	800c864 <xTaskGetSchedulerState>
 800cb0a:	4603      	mov	r3, r0
 800cb0c:	2b02      	cmp	r3, #2
 800cb0e:	d109      	bne.n	800cb24 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cb10:	4b10      	ldr	r3, [pc, #64]	@ (800cb54 <xTimerGenericCommand+0x98>)
 800cb12:	6818      	ldr	r0, [r3, #0]
 800cb14:	f107 0110 	add.w	r1, r7, #16
 800cb18:	2300      	movs	r3, #0
 800cb1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb1c:	f7fe fc5a 	bl	800b3d4 <xQueueGenericSend>
 800cb20:	6278      	str	r0, [r7, #36]	@ 0x24
 800cb22:	e012      	b.n	800cb4a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cb24:	4b0b      	ldr	r3, [pc, #44]	@ (800cb54 <xTimerGenericCommand+0x98>)
 800cb26:	6818      	ldr	r0, [r3, #0]
 800cb28:	f107 0110 	add.w	r1, r7, #16
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	2200      	movs	r2, #0
 800cb30:	f7fe fc50 	bl	800b3d4 <xQueueGenericSend>
 800cb34:	6278      	str	r0, [r7, #36]	@ 0x24
 800cb36:	e008      	b.n	800cb4a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cb38:	4b06      	ldr	r3, [pc, #24]	@ (800cb54 <xTimerGenericCommand+0x98>)
 800cb3a:	6818      	ldr	r0, [r3, #0]
 800cb3c:	f107 0110 	add.w	r1, r7, #16
 800cb40:	2300      	movs	r3, #0
 800cb42:	683a      	ldr	r2, [r7, #0]
 800cb44:	f7fe fd48 	bl	800b5d8 <xQueueGenericSendFromISR>
 800cb48:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3728      	adds	r7, #40	@ 0x28
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd80      	pop	{r7, pc}
 800cb54:	200010b0 	.word	0x200010b0

0800cb58 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b088      	sub	sp, #32
 800cb5c:	af02      	add	r7, sp, #8
 800cb5e:	6078      	str	r0, [r7, #4]
 800cb60:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb62:	4b23      	ldr	r3, [pc, #140]	@ (800cbf0 <prvProcessExpiredTimer+0x98>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	68db      	ldr	r3, [r3, #12]
 800cb68:	68db      	ldr	r3, [r3, #12]
 800cb6a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	3304      	adds	r3, #4
 800cb70:	4618      	mov	r0, r3
 800cb72:	f7fe fafb 	bl	800b16c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb76:	697b      	ldr	r3, [r7, #20]
 800cb78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb7c:	f003 0304 	and.w	r3, r3, #4
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d023      	beq.n	800cbcc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cb84:	697b      	ldr	r3, [r7, #20]
 800cb86:	699a      	ldr	r2, [r3, #24]
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	18d1      	adds	r1, r2, r3
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	683a      	ldr	r2, [r7, #0]
 800cb90:	6978      	ldr	r0, [r7, #20]
 800cb92:	f000 f8d5 	bl	800cd40 <prvInsertTimerInActiveList>
 800cb96:	4603      	mov	r3, r0
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d020      	beq.n	800cbde <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	9300      	str	r3, [sp, #0]
 800cba0:	2300      	movs	r3, #0
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	2100      	movs	r1, #0
 800cba6:	6978      	ldr	r0, [r7, #20]
 800cba8:	f7ff ff88 	bl	800cabc <xTimerGenericCommand>
 800cbac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cbae:	693b      	ldr	r3, [r7, #16]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d114      	bne.n	800cbde <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cbb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbb8:	f383 8811 	msr	BASEPRI, r3
 800cbbc:	f3bf 8f6f 	isb	sy
 800cbc0:	f3bf 8f4f 	dsb	sy
 800cbc4:	60fb      	str	r3, [r7, #12]
}
 800cbc6:	bf00      	nop
 800cbc8:	bf00      	nop
 800cbca:	e7fd      	b.n	800cbc8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cbcc:	697b      	ldr	r3, [r7, #20]
 800cbce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cbd2:	f023 0301 	bic.w	r3, r3, #1
 800cbd6:	b2da      	uxtb	r2, r3
 800cbd8:	697b      	ldr	r3, [r7, #20]
 800cbda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	6a1b      	ldr	r3, [r3, #32]
 800cbe2:	6978      	ldr	r0, [r7, #20]
 800cbe4:	4798      	blx	r3
}
 800cbe6:	bf00      	nop
 800cbe8:	3718      	adds	r7, #24
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop
 800cbf0:	200010a8 	.word	0x200010a8

0800cbf4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b084      	sub	sp, #16
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cbfc:	f107 0308 	add.w	r3, r7, #8
 800cc00:	4618      	mov	r0, r3
 800cc02:	f000 f859 	bl	800ccb8 <prvGetNextExpireTime>
 800cc06:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	4619      	mov	r1, r3
 800cc0c:	68f8      	ldr	r0, [r7, #12]
 800cc0e:	f000 f805 	bl	800cc1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cc12:	f000 f8d7 	bl	800cdc4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc16:	bf00      	nop
 800cc18:	e7f0      	b.n	800cbfc <prvTimerTask+0x8>
	...

0800cc1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b084      	sub	sp, #16
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cc26:	f7ff fa29 	bl	800c07c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc2a:	f107 0308 	add.w	r3, r7, #8
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f000 f866 	bl	800cd00 <prvSampleTimeNow>
 800cc34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d130      	bne.n	800cc9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d10a      	bne.n	800cc58 <prvProcessTimerOrBlockTask+0x3c>
 800cc42:	687a      	ldr	r2, [r7, #4]
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	429a      	cmp	r2, r3
 800cc48:	d806      	bhi.n	800cc58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cc4a:	f7ff fa25 	bl	800c098 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cc4e:	68f9      	ldr	r1, [r7, #12]
 800cc50:	6878      	ldr	r0, [r7, #4]
 800cc52:	f7ff ff81 	bl	800cb58 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cc56:	e024      	b.n	800cca2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d008      	beq.n	800cc70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cc5e:	4b13      	ldr	r3, [pc, #76]	@ (800ccac <prvProcessTimerOrBlockTask+0x90>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d101      	bne.n	800cc6c <prvProcessTimerOrBlockTask+0x50>
 800cc68:	2301      	movs	r3, #1
 800cc6a:	e000      	b.n	800cc6e <prvProcessTimerOrBlockTask+0x52>
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cc70:	4b0f      	ldr	r3, [pc, #60]	@ (800ccb0 <prvProcessTimerOrBlockTask+0x94>)
 800cc72:	6818      	ldr	r0, [r3, #0]
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	1ad3      	subs	r3, r2, r3
 800cc7a:	683a      	ldr	r2, [r7, #0]
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	f7fe ff65 	bl	800bb4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cc82:	f7ff fa09 	bl	800c098 <xTaskResumeAll>
 800cc86:	4603      	mov	r3, r0
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d10a      	bne.n	800cca2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cc8c:	4b09      	ldr	r3, [pc, #36]	@ (800ccb4 <prvProcessTimerOrBlockTask+0x98>)
 800cc8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc92:	601a      	str	r2, [r3, #0]
 800cc94:	f3bf 8f4f 	dsb	sy
 800cc98:	f3bf 8f6f 	isb	sy
}
 800cc9c:	e001      	b.n	800cca2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cc9e:	f7ff f9fb 	bl	800c098 <xTaskResumeAll>
}
 800cca2:	bf00      	nop
 800cca4:	3710      	adds	r7, #16
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}
 800ccaa:	bf00      	nop
 800ccac:	200010ac 	.word	0x200010ac
 800ccb0:	200010b0 	.word	0x200010b0
 800ccb4:	e000ed04 	.word	0xe000ed04

0800ccb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b085      	sub	sp, #20
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ccc0:	4b0e      	ldr	r3, [pc, #56]	@ (800ccfc <prvGetNextExpireTime+0x44>)
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d101      	bne.n	800ccce <prvGetNextExpireTime+0x16>
 800ccca:	2201      	movs	r2, #1
 800cccc:	e000      	b.n	800ccd0 <prvGetNextExpireTime+0x18>
 800ccce:	2200      	movs	r2, #0
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d105      	bne.n	800cce8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ccdc:	4b07      	ldr	r3, [pc, #28]	@ (800ccfc <prvGetNextExpireTime+0x44>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	68db      	ldr	r3, [r3, #12]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	60fb      	str	r3, [r7, #12]
 800cce6:	e001      	b.n	800ccec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cce8:	2300      	movs	r3, #0
 800ccea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ccec:	68fb      	ldr	r3, [r7, #12]
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3714      	adds	r7, #20
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf8:	4770      	bx	lr
 800ccfa:	bf00      	nop
 800ccfc:	200010a8 	.word	0x200010a8

0800cd00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b084      	sub	sp, #16
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cd08:	f7ff fa64 	bl	800c1d4 <xTaskGetTickCount>
 800cd0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cd0e:	4b0b      	ldr	r3, [pc, #44]	@ (800cd3c <prvSampleTimeNow+0x3c>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	68fa      	ldr	r2, [r7, #12]
 800cd14:	429a      	cmp	r2, r3
 800cd16:	d205      	bcs.n	800cd24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cd18:	f000 f93a 	bl	800cf90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2201      	movs	r2, #1
 800cd20:	601a      	str	r2, [r3, #0]
 800cd22:	e002      	b.n	800cd2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2200      	movs	r2, #0
 800cd28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cd2a:	4a04      	ldr	r2, [pc, #16]	@ (800cd3c <prvSampleTimeNow+0x3c>)
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cd30:	68fb      	ldr	r3, [r7, #12]
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3710      	adds	r7, #16
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}
 800cd3a:	bf00      	nop
 800cd3c:	200010b8 	.word	0x200010b8

0800cd40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b086      	sub	sp, #24
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	60f8      	str	r0, [r7, #12]
 800cd48:	60b9      	str	r1, [r7, #8]
 800cd4a:	607a      	str	r2, [r7, #4]
 800cd4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cd4e:	2300      	movs	r3, #0
 800cd50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	68ba      	ldr	r2, [r7, #8]
 800cd56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	68fa      	ldr	r2, [r7, #12]
 800cd5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cd5e:	68ba      	ldr	r2, [r7, #8]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	d812      	bhi.n	800cd8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd66:	687a      	ldr	r2, [r7, #4]
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	1ad2      	subs	r2, r2, r3
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	699b      	ldr	r3, [r3, #24]
 800cd70:	429a      	cmp	r2, r3
 800cd72:	d302      	bcc.n	800cd7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cd74:	2301      	movs	r3, #1
 800cd76:	617b      	str	r3, [r7, #20]
 800cd78:	e01b      	b.n	800cdb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cd7a:	4b10      	ldr	r3, [pc, #64]	@ (800cdbc <prvInsertTimerInActiveList+0x7c>)
 800cd7c:	681a      	ldr	r2, [r3, #0]
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	3304      	adds	r3, #4
 800cd82:	4619      	mov	r1, r3
 800cd84:	4610      	mov	r0, r2
 800cd86:	f7fe f9b8 	bl	800b0fa <vListInsert>
 800cd8a:	e012      	b.n	800cdb2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cd8c:	687a      	ldr	r2, [r7, #4]
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d206      	bcs.n	800cda2 <prvInsertTimerInActiveList+0x62>
 800cd94:	68ba      	ldr	r2, [r7, #8]
 800cd96:	683b      	ldr	r3, [r7, #0]
 800cd98:	429a      	cmp	r2, r3
 800cd9a:	d302      	bcc.n	800cda2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	617b      	str	r3, [r7, #20]
 800cda0:	e007      	b.n	800cdb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cda2:	4b07      	ldr	r3, [pc, #28]	@ (800cdc0 <prvInsertTimerInActiveList+0x80>)
 800cda4:	681a      	ldr	r2, [r3, #0]
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	3304      	adds	r3, #4
 800cdaa:	4619      	mov	r1, r3
 800cdac:	4610      	mov	r0, r2
 800cdae:	f7fe f9a4 	bl	800b0fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cdb2:	697b      	ldr	r3, [r7, #20]
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	3718      	adds	r7, #24
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}
 800cdbc:	200010ac 	.word	0x200010ac
 800cdc0:	200010a8 	.word	0x200010a8

0800cdc4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b08e      	sub	sp, #56	@ 0x38
 800cdc8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cdca:	e0ce      	b.n	800cf6a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	da19      	bge.n	800ce06 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cdd2:	1d3b      	adds	r3, r7, #4
 800cdd4:	3304      	adds	r3, #4
 800cdd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cdd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d10b      	bne.n	800cdf6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800cdde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cde2:	f383 8811 	msr	BASEPRI, r3
 800cde6:	f3bf 8f6f 	isb	sy
 800cdea:	f3bf 8f4f 	dsb	sy
 800cdee:	61fb      	str	r3, [r7, #28]
}
 800cdf0:	bf00      	nop
 800cdf2:	bf00      	nop
 800cdf4:	e7fd      	b.n	800cdf2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cdf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdfc:	6850      	ldr	r0, [r2, #4]
 800cdfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce00:	6892      	ldr	r2, [r2, #8]
 800ce02:	4611      	mov	r1, r2
 800ce04:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	f2c0 80ae 	blt.w	800cf6a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ce12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce14:	695b      	ldr	r3, [r3, #20]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d004      	beq.n	800ce24 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce1c:	3304      	adds	r3, #4
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fe f9a4 	bl	800b16c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce24:	463b      	mov	r3, r7
 800ce26:	4618      	mov	r0, r3
 800ce28:	f7ff ff6a 	bl	800cd00 <prvSampleTimeNow>
 800ce2c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2b09      	cmp	r3, #9
 800ce32:	f200 8097 	bhi.w	800cf64 <prvProcessReceivedCommands+0x1a0>
 800ce36:	a201      	add	r2, pc, #4	@ (adr r2, 800ce3c <prvProcessReceivedCommands+0x78>)
 800ce38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce3c:	0800ce65 	.word	0x0800ce65
 800ce40:	0800ce65 	.word	0x0800ce65
 800ce44:	0800ce65 	.word	0x0800ce65
 800ce48:	0800cedb 	.word	0x0800cedb
 800ce4c:	0800ceef 	.word	0x0800ceef
 800ce50:	0800cf3b 	.word	0x0800cf3b
 800ce54:	0800ce65 	.word	0x0800ce65
 800ce58:	0800ce65 	.word	0x0800ce65
 800ce5c:	0800cedb 	.word	0x0800cedb
 800ce60:	0800ceef 	.word	0x0800ceef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ce64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce6a:	f043 0301 	orr.w	r3, r3, #1
 800ce6e:	b2da      	uxtb	r2, r3
 800ce70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ce76:	68ba      	ldr	r2, [r7, #8]
 800ce78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce7a:	699b      	ldr	r3, [r3, #24]
 800ce7c:	18d1      	adds	r1, r2, r3
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce84:	f7ff ff5c 	bl	800cd40 <prvInsertTimerInActiveList>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d06c      	beq.n	800cf68 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce90:	6a1b      	ldr	r3, [r3, #32]
 800ce92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ce96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce9c:	f003 0304 	and.w	r3, r3, #4
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d061      	beq.n	800cf68 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cea4:	68ba      	ldr	r2, [r7, #8]
 800cea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea8:	699b      	ldr	r3, [r3, #24]
 800ceaa:	441a      	add	r2, r3
 800ceac:	2300      	movs	r3, #0
 800ceae:	9300      	str	r3, [sp, #0]
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	2100      	movs	r1, #0
 800ceb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ceb6:	f7ff fe01 	bl	800cabc <xTimerGenericCommand>
 800ceba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cebc:	6a3b      	ldr	r3, [r7, #32]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d152      	bne.n	800cf68 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800cec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cec6:	f383 8811 	msr	BASEPRI, r3
 800ceca:	f3bf 8f6f 	isb	sy
 800cece:	f3bf 8f4f 	dsb	sy
 800ced2:	61bb      	str	r3, [r7, #24]
}
 800ced4:	bf00      	nop
 800ced6:	bf00      	nop
 800ced8:	e7fd      	b.n	800ced6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ceda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cedc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cee0:	f023 0301 	bic.w	r3, r3, #1
 800cee4:	b2da      	uxtb	r2, r3
 800cee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cee8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ceec:	e03d      	b.n	800cf6a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ceee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cef4:	f043 0301 	orr.w	r3, r3, #1
 800cef8:	b2da      	uxtb	r2, r3
 800cefa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cefc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cf00:	68ba      	ldr	r2, [r7, #8]
 800cf02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf04:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cf06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf08:	699b      	ldr	r3, [r3, #24]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d10b      	bne.n	800cf26 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cf0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf12:	f383 8811 	msr	BASEPRI, r3
 800cf16:	f3bf 8f6f 	isb	sy
 800cf1a:	f3bf 8f4f 	dsb	sy
 800cf1e:	617b      	str	r3, [r7, #20]
}
 800cf20:	bf00      	nop
 800cf22:	bf00      	nop
 800cf24:	e7fd      	b.n	800cf22 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cf26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf28:	699a      	ldr	r2, [r3, #24]
 800cf2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf2c:	18d1      	adds	r1, r2, r3
 800cf2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf34:	f7ff ff04 	bl	800cd40 <prvInsertTimerInActiveList>
					break;
 800cf38:	e017      	b.n	800cf6a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cf3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf40:	f003 0302 	and.w	r3, r3, #2
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d103      	bne.n	800cf50 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cf48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf4a:	f000 fbe5 	bl	800d718 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cf4e:	e00c      	b.n	800cf6a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf56:	f023 0301 	bic.w	r3, r3, #1
 800cf5a:	b2da      	uxtb	r2, r3
 800cf5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cf62:	e002      	b.n	800cf6a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cf64:	bf00      	nop
 800cf66:	e000      	b.n	800cf6a <prvProcessReceivedCommands+0x1a6>
					break;
 800cf68:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cf6a:	4b08      	ldr	r3, [pc, #32]	@ (800cf8c <prvProcessReceivedCommands+0x1c8>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	1d39      	adds	r1, r7, #4
 800cf70:	2200      	movs	r2, #0
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7fe fbce 	bl	800b714 <xQueueReceive>
 800cf78:	4603      	mov	r3, r0
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	f47f af26 	bne.w	800cdcc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cf80:	bf00      	nop
 800cf82:	bf00      	nop
 800cf84:	3730      	adds	r7, #48	@ 0x30
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}
 800cf8a:	bf00      	nop
 800cf8c:	200010b0 	.word	0x200010b0

0800cf90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	b088      	sub	sp, #32
 800cf94:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cf96:	e049      	b.n	800d02c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cf98:	4b2e      	ldr	r3, [pc, #184]	@ (800d054 <prvSwitchTimerLists+0xc4>)
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	68db      	ldr	r3, [r3, #12]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfa2:	4b2c      	ldr	r3, [pc, #176]	@ (800d054 <prvSwitchTimerLists+0xc4>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	68db      	ldr	r3, [r3, #12]
 800cfa8:	68db      	ldr	r3, [r3, #12]
 800cfaa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	3304      	adds	r3, #4
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	f7fe f8db 	bl	800b16c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	6a1b      	ldr	r3, [r3, #32]
 800cfba:	68f8      	ldr	r0, [r7, #12]
 800cfbc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cfc4:	f003 0304 	and.w	r3, r3, #4
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d02f      	beq.n	800d02c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	699b      	ldr	r3, [r3, #24]
 800cfd0:	693a      	ldr	r2, [r7, #16]
 800cfd2:	4413      	add	r3, r2
 800cfd4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cfd6:	68ba      	ldr	r2, [r7, #8]
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	429a      	cmp	r2, r3
 800cfdc:	d90e      	bls.n	800cffc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	68ba      	ldr	r2, [r7, #8]
 800cfe2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	68fa      	ldr	r2, [r7, #12]
 800cfe8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cfea:	4b1a      	ldr	r3, [pc, #104]	@ (800d054 <prvSwitchTimerLists+0xc4>)
 800cfec:	681a      	ldr	r2, [r3, #0]
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	3304      	adds	r3, #4
 800cff2:	4619      	mov	r1, r3
 800cff4:	4610      	mov	r0, r2
 800cff6:	f7fe f880 	bl	800b0fa <vListInsert>
 800cffa:	e017      	b.n	800d02c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cffc:	2300      	movs	r3, #0
 800cffe:	9300      	str	r3, [sp, #0]
 800d000:	2300      	movs	r3, #0
 800d002:	693a      	ldr	r2, [r7, #16]
 800d004:	2100      	movs	r1, #0
 800d006:	68f8      	ldr	r0, [r7, #12]
 800d008:	f7ff fd58 	bl	800cabc <xTimerGenericCommand>
 800d00c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d10b      	bne.n	800d02c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d018:	f383 8811 	msr	BASEPRI, r3
 800d01c:	f3bf 8f6f 	isb	sy
 800d020:	f3bf 8f4f 	dsb	sy
 800d024:	603b      	str	r3, [r7, #0]
}
 800d026:	bf00      	nop
 800d028:	bf00      	nop
 800d02a:	e7fd      	b.n	800d028 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d02c:	4b09      	ldr	r3, [pc, #36]	@ (800d054 <prvSwitchTimerLists+0xc4>)
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d1b0      	bne.n	800cf98 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d036:	4b07      	ldr	r3, [pc, #28]	@ (800d054 <prvSwitchTimerLists+0xc4>)
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d03c:	4b06      	ldr	r3, [pc, #24]	@ (800d058 <prvSwitchTimerLists+0xc8>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a04      	ldr	r2, [pc, #16]	@ (800d054 <prvSwitchTimerLists+0xc4>)
 800d042:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d044:	4a04      	ldr	r2, [pc, #16]	@ (800d058 <prvSwitchTimerLists+0xc8>)
 800d046:	697b      	ldr	r3, [r7, #20]
 800d048:	6013      	str	r3, [r2, #0]
}
 800d04a:	bf00      	nop
 800d04c:	3718      	adds	r7, #24
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}
 800d052:	bf00      	nop
 800d054:	200010a8 	.word	0x200010a8
 800d058:	200010ac 	.word	0x200010ac

0800d05c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b082      	sub	sp, #8
 800d060:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d062:	f000 f969 	bl	800d338 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d066:	4b15      	ldr	r3, [pc, #84]	@ (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d120      	bne.n	800d0b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d06e:	4814      	ldr	r0, [pc, #80]	@ (800d0c0 <prvCheckForValidListAndQueue+0x64>)
 800d070:	f7fd fff2 	bl	800b058 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d074:	4813      	ldr	r0, [pc, #76]	@ (800d0c4 <prvCheckForValidListAndQueue+0x68>)
 800d076:	f7fd ffef 	bl	800b058 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d07a:	4b13      	ldr	r3, [pc, #76]	@ (800d0c8 <prvCheckForValidListAndQueue+0x6c>)
 800d07c:	4a10      	ldr	r2, [pc, #64]	@ (800d0c0 <prvCheckForValidListAndQueue+0x64>)
 800d07e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d080:	4b12      	ldr	r3, [pc, #72]	@ (800d0cc <prvCheckForValidListAndQueue+0x70>)
 800d082:	4a10      	ldr	r2, [pc, #64]	@ (800d0c4 <prvCheckForValidListAndQueue+0x68>)
 800d084:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d086:	2300      	movs	r3, #0
 800d088:	9300      	str	r3, [sp, #0]
 800d08a:	4b11      	ldr	r3, [pc, #68]	@ (800d0d0 <prvCheckForValidListAndQueue+0x74>)
 800d08c:	4a11      	ldr	r2, [pc, #68]	@ (800d0d4 <prvCheckForValidListAndQueue+0x78>)
 800d08e:	2110      	movs	r1, #16
 800d090:	200a      	movs	r0, #10
 800d092:	f7fe f8ff 	bl	800b294 <xQueueGenericCreateStatic>
 800d096:	4603      	mov	r3, r0
 800d098:	4a08      	ldr	r2, [pc, #32]	@ (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d09a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d09c:	4b07      	ldr	r3, [pc, #28]	@ (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d005      	beq.n	800d0b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d0a4:	4b05      	ldr	r3, [pc, #20]	@ (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	490b      	ldr	r1, [pc, #44]	@ (800d0d8 <prvCheckForValidListAndQueue+0x7c>)
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	f7fe fd24 	bl	800baf8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d0b0:	f000 f974 	bl	800d39c <vPortExitCritical>
}
 800d0b4:	bf00      	nop
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}
 800d0ba:	bf00      	nop
 800d0bc:	200010b0 	.word	0x200010b0
 800d0c0:	20001080 	.word	0x20001080
 800d0c4:	20001094 	.word	0x20001094
 800d0c8:	200010a8 	.word	0x200010a8
 800d0cc:	200010ac 	.word	0x200010ac
 800d0d0:	2000115c 	.word	0x2000115c
 800d0d4:	200010bc 	.word	0x200010bc
 800d0d8:	0800e5b0 	.word	0x0800e5b0

0800d0dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d0dc:	b480      	push	{r7}
 800d0de:	b085      	sub	sp, #20
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	60f8      	str	r0, [r7, #12]
 800d0e4:	60b9      	str	r1, [r7, #8]
 800d0e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	3b04      	subs	r3, #4
 800d0ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d0f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	3b04      	subs	r3, #4
 800d0fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	f023 0201 	bic.w	r2, r3, #1
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	3b04      	subs	r3, #4
 800d10a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d10c:	4a0c      	ldr	r2, [pc, #48]	@ (800d140 <pxPortInitialiseStack+0x64>)
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	3b14      	subs	r3, #20
 800d116:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d118:	687a      	ldr	r2, [r7, #4]
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	3b04      	subs	r3, #4
 800d122:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	f06f 0202 	mvn.w	r2, #2
 800d12a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	3b20      	subs	r3, #32
 800d130:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d132:	68fb      	ldr	r3, [r7, #12]
}
 800d134:	4618      	mov	r0, r3
 800d136:	3714      	adds	r7, #20
 800d138:	46bd      	mov	sp, r7
 800d13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13e:	4770      	bx	lr
 800d140:	0800d145 	.word	0x0800d145

0800d144 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d144:	b480      	push	{r7}
 800d146:	b085      	sub	sp, #20
 800d148:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d14a:	2300      	movs	r3, #0
 800d14c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d14e:	4b13      	ldr	r3, [pc, #76]	@ (800d19c <prvTaskExitError+0x58>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d156:	d00b      	beq.n	800d170 <prvTaskExitError+0x2c>
	__asm volatile
 800d158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d15c:	f383 8811 	msr	BASEPRI, r3
 800d160:	f3bf 8f6f 	isb	sy
 800d164:	f3bf 8f4f 	dsb	sy
 800d168:	60fb      	str	r3, [r7, #12]
}
 800d16a:	bf00      	nop
 800d16c:	bf00      	nop
 800d16e:	e7fd      	b.n	800d16c <prvTaskExitError+0x28>
	__asm volatile
 800d170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d174:	f383 8811 	msr	BASEPRI, r3
 800d178:	f3bf 8f6f 	isb	sy
 800d17c:	f3bf 8f4f 	dsb	sy
 800d180:	60bb      	str	r3, [r7, #8]
}
 800d182:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d184:	bf00      	nop
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d0fc      	beq.n	800d186 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d18c:	bf00      	nop
 800d18e:	bf00      	nop
 800d190:	3714      	adds	r7, #20
 800d192:	46bd      	mov	sp, r7
 800d194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d198:	4770      	bx	lr
 800d19a:	bf00      	nop
 800d19c:	2000011c 	.word	0x2000011c

0800d1a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d1a0:	4b07      	ldr	r3, [pc, #28]	@ (800d1c0 <pxCurrentTCBConst2>)
 800d1a2:	6819      	ldr	r1, [r3, #0]
 800d1a4:	6808      	ldr	r0, [r1, #0]
 800d1a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1aa:	f380 8809 	msr	PSP, r0
 800d1ae:	f3bf 8f6f 	isb	sy
 800d1b2:	f04f 0000 	mov.w	r0, #0
 800d1b6:	f380 8811 	msr	BASEPRI, r0
 800d1ba:	4770      	bx	lr
 800d1bc:	f3af 8000 	nop.w

0800d1c0 <pxCurrentTCBConst2>:
 800d1c0:	20000b80 	.word	0x20000b80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d1c4:	bf00      	nop
 800d1c6:	bf00      	nop

0800d1c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d1c8:	4808      	ldr	r0, [pc, #32]	@ (800d1ec <prvPortStartFirstTask+0x24>)
 800d1ca:	6800      	ldr	r0, [r0, #0]
 800d1cc:	6800      	ldr	r0, [r0, #0]
 800d1ce:	f380 8808 	msr	MSP, r0
 800d1d2:	f04f 0000 	mov.w	r0, #0
 800d1d6:	f380 8814 	msr	CONTROL, r0
 800d1da:	b662      	cpsie	i
 800d1dc:	b661      	cpsie	f
 800d1de:	f3bf 8f4f 	dsb	sy
 800d1e2:	f3bf 8f6f 	isb	sy
 800d1e6:	df00      	svc	0
 800d1e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d1ea:	bf00      	nop
 800d1ec:	e000ed08 	.word	0xe000ed08

0800d1f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b086      	sub	sp, #24
 800d1f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d1f6:	4b47      	ldr	r3, [pc, #284]	@ (800d314 <xPortStartScheduler+0x124>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	4a47      	ldr	r2, [pc, #284]	@ (800d318 <xPortStartScheduler+0x128>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d10b      	bne.n	800d218 <xPortStartScheduler+0x28>
	__asm volatile
 800d200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d204:	f383 8811 	msr	BASEPRI, r3
 800d208:	f3bf 8f6f 	isb	sy
 800d20c:	f3bf 8f4f 	dsb	sy
 800d210:	60fb      	str	r3, [r7, #12]
}
 800d212:	bf00      	nop
 800d214:	bf00      	nop
 800d216:	e7fd      	b.n	800d214 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d218:	4b3e      	ldr	r3, [pc, #248]	@ (800d314 <xPortStartScheduler+0x124>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4a3f      	ldr	r2, [pc, #252]	@ (800d31c <xPortStartScheduler+0x12c>)
 800d21e:	4293      	cmp	r3, r2
 800d220:	d10b      	bne.n	800d23a <xPortStartScheduler+0x4a>
	__asm volatile
 800d222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d226:	f383 8811 	msr	BASEPRI, r3
 800d22a:	f3bf 8f6f 	isb	sy
 800d22e:	f3bf 8f4f 	dsb	sy
 800d232:	613b      	str	r3, [r7, #16]
}
 800d234:	bf00      	nop
 800d236:	bf00      	nop
 800d238:	e7fd      	b.n	800d236 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d23a:	4b39      	ldr	r3, [pc, #228]	@ (800d320 <xPortStartScheduler+0x130>)
 800d23c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	781b      	ldrb	r3, [r3, #0]
 800d242:	b2db      	uxtb	r3, r3
 800d244:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d246:	697b      	ldr	r3, [r7, #20]
 800d248:	22ff      	movs	r2, #255	@ 0xff
 800d24a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	781b      	ldrb	r3, [r3, #0]
 800d250:	b2db      	uxtb	r3, r3
 800d252:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d254:	78fb      	ldrb	r3, [r7, #3]
 800d256:	b2db      	uxtb	r3, r3
 800d258:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d25c:	b2da      	uxtb	r2, r3
 800d25e:	4b31      	ldr	r3, [pc, #196]	@ (800d324 <xPortStartScheduler+0x134>)
 800d260:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d262:	4b31      	ldr	r3, [pc, #196]	@ (800d328 <xPortStartScheduler+0x138>)
 800d264:	2207      	movs	r2, #7
 800d266:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d268:	e009      	b.n	800d27e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d26a:	4b2f      	ldr	r3, [pc, #188]	@ (800d328 <xPortStartScheduler+0x138>)
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	3b01      	subs	r3, #1
 800d270:	4a2d      	ldr	r2, [pc, #180]	@ (800d328 <xPortStartScheduler+0x138>)
 800d272:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d274:	78fb      	ldrb	r3, [r7, #3]
 800d276:	b2db      	uxtb	r3, r3
 800d278:	005b      	lsls	r3, r3, #1
 800d27a:	b2db      	uxtb	r3, r3
 800d27c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d27e:	78fb      	ldrb	r3, [r7, #3]
 800d280:	b2db      	uxtb	r3, r3
 800d282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d286:	2b80      	cmp	r3, #128	@ 0x80
 800d288:	d0ef      	beq.n	800d26a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d28a:	4b27      	ldr	r3, [pc, #156]	@ (800d328 <xPortStartScheduler+0x138>)
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	f1c3 0307 	rsb	r3, r3, #7
 800d292:	2b04      	cmp	r3, #4
 800d294:	d00b      	beq.n	800d2ae <xPortStartScheduler+0xbe>
	__asm volatile
 800d296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d29a:	f383 8811 	msr	BASEPRI, r3
 800d29e:	f3bf 8f6f 	isb	sy
 800d2a2:	f3bf 8f4f 	dsb	sy
 800d2a6:	60bb      	str	r3, [r7, #8]
}
 800d2a8:	bf00      	nop
 800d2aa:	bf00      	nop
 800d2ac:	e7fd      	b.n	800d2aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d2ae:	4b1e      	ldr	r3, [pc, #120]	@ (800d328 <xPortStartScheduler+0x138>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	021b      	lsls	r3, r3, #8
 800d2b4:	4a1c      	ldr	r2, [pc, #112]	@ (800d328 <xPortStartScheduler+0x138>)
 800d2b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d2b8:	4b1b      	ldr	r3, [pc, #108]	@ (800d328 <xPortStartScheduler+0x138>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d2c0:	4a19      	ldr	r2, [pc, #100]	@ (800d328 <xPortStartScheduler+0x138>)
 800d2c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	b2da      	uxtb	r2, r3
 800d2c8:	697b      	ldr	r3, [r7, #20]
 800d2ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d2cc:	4b17      	ldr	r3, [pc, #92]	@ (800d32c <xPortStartScheduler+0x13c>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	4a16      	ldr	r2, [pc, #88]	@ (800d32c <xPortStartScheduler+0x13c>)
 800d2d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d2d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d2d8:	4b14      	ldr	r3, [pc, #80]	@ (800d32c <xPortStartScheduler+0x13c>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	4a13      	ldr	r2, [pc, #76]	@ (800d32c <xPortStartScheduler+0x13c>)
 800d2de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d2e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d2e4:	f000 f8da 	bl	800d49c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d2e8:	4b11      	ldr	r3, [pc, #68]	@ (800d330 <xPortStartScheduler+0x140>)
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d2ee:	f000 f8f9 	bl	800d4e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d2f2:	4b10      	ldr	r3, [pc, #64]	@ (800d334 <xPortStartScheduler+0x144>)
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	4a0f      	ldr	r2, [pc, #60]	@ (800d334 <xPortStartScheduler+0x144>)
 800d2f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d2fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d2fe:	f7ff ff63 	bl	800d1c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d302:	f7ff f831 	bl	800c368 <vTaskSwitchContext>
	prvTaskExitError();
 800d306:	f7ff ff1d 	bl	800d144 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d30a:	2300      	movs	r3, #0
}
 800d30c:	4618      	mov	r0, r3
 800d30e:	3718      	adds	r7, #24
 800d310:	46bd      	mov	sp, r7
 800d312:	bd80      	pop	{r7, pc}
 800d314:	e000ed00 	.word	0xe000ed00
 800d318:	410fc271 	.word	0x410fc271
 800d31c:	410fc270 	.word	0x410fc270
 800d320:	e000e400 	.word	0xe000e400
 800d324:	200011ac 	.word	0x200011ac
 800d328:	200011b0 	.word	0x200011b0
 800d32c:	e000ed20 	.word	0xe000ed20
 800d330:	2000011c 	.word	0x2000011c
 800d334:	e000ef34 	.word	0xe000ef34

0800d338 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d338:	b480      	push	{r7}
 800d33a:	b083      	sub	sp, #12
 800d33c:	af00      	add	r7, sp, #0
	__asm volatile
 800d33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d342:	f383 8811 	msr	BASEPRI, r3
 800d346:	f3bf 8f6f 	isb	sy
 800d34a:	f3bf 8f4f 	dsb	sy
 800d34e:	607b      	str	r3, [r7, #4]
}
 800d350:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d352:	4b10      	ldr	r3, [pc, #64]	@ (800d394 <vPortEnterCritical+0x5c>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	3301      	adds	r3, #1
 800d358:	4a0e      	ldr	r2, [pc, #56]	@ (800d394 <vPortEnterCritical+0x5c>)
 800d35a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d35c:	4b0d      	ldr	r3, [pc, #52]	@ (800d394 <vPortEnterCritical+0x5c>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	2b01      	cmp	r3, #1
 800d362:	d110      	bne.n	800d386 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d364:	4b0c      	ldr	r3, [pc, #48]	@ (800d398 <vPortEnterCritical+0x60>)
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	b2db      	uxtb	r3, r3
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d00b      	beq.n	800d386 <vPortEnterCritical+0x4e>
	__asm volatile
 800d36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d372:	f383 8811 	msr	BASEPRI, r3
 800d376:	f3bf 8f6f 	isb	sy
 800d37a:	f3bf 8f4f 	dsb	sy
 800d37e:	603b      	str	r3, [r7, #0]
}
 800d380:	bf00      	nop
 800d382:	bf00      	nop
 800d384:	e7fd      	b.n	800d382 <vPortEnterCritical+0x4a>
	}
}
 800d386:	bf00      	nop
 800d388:	370c      	adds	r7, #12
 800d38a:	46bd      	mov	sp, r7
 800d38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d390:	4770      	bx	lr
 800d392:	bf00      	nop
 800d394:	2000011c 	.word	0x2000011c
 800d398:	e000ed04 	.word	0xe000ed04

0800d39c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d39c:	b480      	push	{r7}
 800d39e:	b083      	sub	sp, #12
 800d3a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d3a2:	4b12      	ldr	r3, [pc, #72]	@ (800d3ec <vPortExitCritical+0x50>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d10b      	bne.n	800d3c2 <vPortExitCritical+0x26>
	__asm volatile
 800d3aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ae:	f383 8811 	msr	BASEPRI, r3
 800d3b2:	f3bf 8f6f 	isb	sy
 800d3b6:	f3bf 8f4f 	dsb	sy
 800d3ba:	607b      	str	r3, [r7, #4]
}
 800d3bc:	bf00      	nop
 800d3be:	bf00      	nop
 800d3c0:	e7fd      	b.n	800d3be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d3c2:	4b0a      	ldr	r3, [pc, #40]	@ (800d3ec <vPortExitCritical+0x50>)
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	3b01      	subs	r3, #1
 800d3c8:	4a08      	ldr	r2, [pc, #32]	@ (800d3ec <vPortExitCritical+0x50>)
 800d3ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d3cc:	4b07      	ldr	r3, [pc, #28]	@ (800d3ec <vPortExitCritical+0x50>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d105      	bne.n	800d3e0 <vPortExitCritical+0x44>
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	f383 8811 	msr	BASEPRI, r3
}
 800d3de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d3e0:	bf00      	nop
 800d3e2:	370c      	adds	r7, #12
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ea:	4770      	bx	lr
 800d3ec:	2000011c 	.word	0x2000011c

0800d3f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d3f0:	f3ef 8009 	mrs	r0, PSP
 800d3f4:	f3bf 8f6f 	isb	sy
 800d3f8:	4b15      	ldr	r3, [pc, #84]	@ (800d450 <pxCurrentTCBConst>)
 800d3fa:	681a      	ldr	r2, [r3, #0]
 800d3fc:	f01e 0f10 	tst.w	lr, #16
 800d400:	bf08      	it	eq
 800d402:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d406:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d40a:	6010      	str	r0, [r2, #0]
 800d40c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d410:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d414:	f380 8811 	msr	BASEPRI, r0
 800d418:	f3bf 8f4f 	dsb	sy
 800d41c:	f3bf 8f6f 	isb	sy
 800d420:	f7fe ffa2 	bl	800c368 <vTaskSwitchContext>
 800d424:	f04f 0000 	mov.w	r0, #0
 800d428:	f380 8811 	msr	BASEPRI, r0
 800d42c:	bc09      	pop	{r0, r3}
 800d42e:	6819      	ldr	r1, [r3, #0]
 800d430:	6808      	ldr	r0, [r1, #0]
 800d432:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d436:	f01e 0f10 	tst.w	lr, #16
 800d43a:	bf08      	it	eq
 800d43c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d440:	f380 8809 	msr	PSP, r0
 800d444:	f3bf 8f6f 	isb	sy
 800d448:	4770      	bx	lr
 800d44a:	bf00      	nop
 800d44c:	f3af 8000 	nop.w

0800d450 <pxCurrentTCBConst>:
 800d450:	20000b80 	.word	0x20000b80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d454:	bf00      	nop
 800d456:	bf00      	nop

0800d458 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b082      	sub	sp, #8
 800d45c:	af00      	add	r7, sp, #0
	__asm volatile
 800d45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d462:	f383 8811 	msr	BASEPRI, r3
 800d466:	f3bf 8f6f 	isb	sy
 800d46a:	f3bf 8f4f 	dsb	sy
 800d46e:	607b      	str	r3, [r7, #4]
}
 800d470:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d472:	f7fe febf 	bl	800c1f4 <xTaskIncrementTick>
 800d476:	4603      	mov	r3, r0
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d003      	beq.n	800d484 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d47c:	4b06      	ldr	r3, [pc, #24]	@ (800d498 <xPortSysTickHandler+0x40>)
 800d47e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d482:	601a      	str	r2, [r3, #0]
 800d484:	2300      	movs	r3, #0
 800d486:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	f383 8811 	msr	BASEPRI, r3
}
 800d48e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d490:	bf00      	nop
 800d492:	3708      	adds	r7, #8
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	e000ed04 	.word	0xe000ed04

0800d49c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d49c:	b480      	push	{r7}
 800d49e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d4a0:	4b0b      	ldr	r3, [pc, #44]	@ (800d4d0 <vPortSetupTimerInterrupt+0x34>)
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d4a6:	4b0b      	ldr	r3, [pc, #44]	@ (800d4d4 <vPortSetupTimerInterrupt+0x38>)
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d4ac:	4b0a      	ldr	r3, [pc, #40]	@ (800d4d8 <vPortSetupTimerInterrupt+0x3c>)
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	4a0a      	ldr	r2, [pc, #40]	@ (800d4dc <vPortSetupTimerInterrupt+0x40>)
 800d4b2:	fba2 2303 	umull	r2, r3, r2, r3
 800d4b6:	099b      	lsrs	r3, r3, #6
 800d4b8:	4a09      	ldr	r2, [pc, #36]	@ (800d4e0 <vPortSetupTimerInterrupt+0x44>)
 800d4ba:	3b01      	subs	r3, #1
 800d4bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d4be:	4b04      	ldr	r3, [pc, #16]	@ (800d4d0 <vPortSetupTimerInterrupt+0x34>)
 800d4c0:	2207      	movs	r2, #7
 800d4c2:	601a      	str	r2, [r3, #0]
}
 800d4c4:	bf00      	nop
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4cc:	4770      	bx	lr
 800d4ce:	bf00      	nop
 800d4d0:	e000e010 	.word	0xe000e010
 800d4d4:	e000e018 	.word	0xe000e018
 800d4d8:	20000000 	.word	0x20000000
 800d4dc:	10624dd3 	.word	0x10624dd3
 800d4e0:	e000e014 	.word	0xe000e014

0800d4e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d4e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d4f4 <vPortEnableVFP+0x10>
 800d4e8:	6801      	ldr	r1, [r0, #0]
 800d4ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d4ee:	6001      	str	r1, [r0, #0]
 800d4f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d4f2:	bf00      	nop
 800d4f4:	e000ed88 	.word	0xe000ed88

0800d4f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d4f8:	b480      	push	{r7}
 800d4fa:	b085      	sub	sp, #20
 800d4fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d4fe:	f3ef 8305 	mrs	r3, IPSR
 800d502:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	2b0f      	cmp	r3, #15
 800d508:	d915      	bls.n	800d536 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d50a:	4a18      	ldr	r2, [pc, #96]	@ (800d56c <vPortValidateInterruptPriority+0x74>)
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	4413      	add	r3, r2
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d514:	4b16      	ldr	r3, [pc, #88]	@ (800d570 <vPortValidateInterruptPriority+0x78>)
 800d516:	781b      	ldrb	r3, [r3, #0]
 800d518:	7afa      	ldrb	r2, [r7, #11]
 800d51a:	429a      	cmp	r2, r3
 800d51c:	d20b      	bcs.n	800d536 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d522:	f383 8811 	msr	BASEPRI, r3
 800d526:	f3bf 8f6f 	isb	sy
 800d52a:	f3bf 8f4f 	dsb	sy
 800d52e:	607b      	str	r3, [r7, #4]
}
 800d530:	bf00      	nop
 800d532:	bf00      	nop
 800d534:	e7fd      	b.n	800d532 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d536:	4b0f      	ldr	r3, [pc, #60]	@ (800d574 <vPortValidateInterruptPriority+0x7c>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d53e:	4b0e      	ldr	r3, [pc, #56]	@ (800d578 <vPortValidateInterruptPriority+0x80>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	429a      	cmp	r2, r3
 800d544:	d90b      	bls.n	800d55e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d54a:	f383 8811 	msr	BASEPRI, r3
 800d54e:	f3bf 8f6f 	isb	sy
 800d552:	f3bf 8f4f 	dsb	sy
 800d556:	603b      	str	r3, [r7, #0]
}
 800d558:	bf00      	nop
 800d55a:	bf00      	nop
 800d55c:	e7fd      	b.n	800d55a <vPortValidateInterruptPriority+0x62>
	}
 800d55e:	bf00      	nop
 800d560:	3714      	adds	r7, #20
 800d562:	46bd      	mov	sp, r7
 800d564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d568:	4770      	bx	lr
 800d56a:	bf00      	nop
 800d56c:	e000e3f0 	.word	0xe000e3f0
 800d570:	200011ac 	.word	0x200011ac
 800d574:	e000ed0c 	.word	0xe000ed0c
 800d578:	200011b0 	.word	0x200011b0

0800d57c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b08a      	sub	sp, #40	@ 0x28
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d584:	2300      	movs	r3, #0
 800d586:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d588:	f7fe fd78 	bl	800c07c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d58c:	4b5c      	ldr	r3, [pc, #368]	@ (800d700 <pvPortMalloc+0x184>)
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d101      	bne.n	800d598 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d594:	f000 f924 	bl	800d7e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d598:	4b5a      	ldr	r3, [pc, #360]	@ (800d704 <pvPortMalloc+0x188>)
 800d59a:	681a      	ldr	r2, [r3, #0]
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	4013      	ands	r3, r2
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	f040 8095 	bne.w	800d6d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d01e      	beq.n	800d5ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d5ac:	2208      	movs	r2, #8
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	4413      	add	r3, r2
 800d5b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f003 0307 	and.w	r3, r3, #7
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d015      	beq.n	800d5ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	f023 0307 	bic.w	r3, r3, #7
 800d5c4:	3308      	adds	r3, #8
 800d5c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f003 0307 	and.w	r3, r3, #7
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d00b      	beq.n	800d5ea <pvPortMalloc+0x6e>
	__asm volatile
 800d5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5d6:	f383 8811 	msr	BASEPRI, r3
 800d5da:	f3bf 8f6f 	isb	sy
 800d5de:	f3bf 8f4f 	dsb	sy
 800d5e2:	617b      	str	r3, [r7, #20]
}
 800d5e4:	bf00      	nop
 800d5e6:	bf00      	nop
 800d5e8:	e7fd      	b.n	800d5e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d06f      	beq.n	800d6d0 <pvPortMalloc+0x154>
 800d5f0:	4b45      	ldr	r3, [pc, #276]	@ (800d708 <pvPortMalloc+0x18c>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	687a      	ldr	r2, [r7, #4]
 800d5f6:	429a      	cmp	r2, r3
 800d5f8:	d86a      	bhi.n	800d6d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d5fa:	4b44      	ldr	r3, [pc, #272]	@ (800d70c <pvPortMalloc+0x190>)
 800d5fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d5fe:	4b43      	ldr	r3, [pc, #268]	@ (800d70c <pvPortMalloc+0x190>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d604:	e004      	b.n	800d610 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d608:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d612:	685b      	ldr	r3, [r3, #4]
 800d614:	687a      	ldr	r2, [r7, #4]
 800d616:	429a      	cmp	r2, r3
 800d618:	d903      	bls.n	800d622 <pvPortMalloc+0xa6>
 800d61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d1f1      	bne.n	800d606 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d622:	4b37      	ldr	r3, [pc, #220]	@ (800d700 <pvPortMalloc+0x184>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d628:	429a      	cmp	r2, r3
 800d62a:	d051      	beq.n	800d6d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d62c:	6a3b      	ldr	r3, [r7, #32]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	2208      	movs	r2, #8
 800d632:	4413      	add	r3, r2
 800d634:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d638:	681a      	ldr	r2, [r3, #0]
 800d63a:	6a3b      	ldr	r3, [r7, #32]
 800d63c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d640:	685a      	ldr	r2, [r3, #4]
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	1ad2      	subs	r2, r2, r3
 800d646:	2308      	movs	r3, #8
 800d648:	005b      	lsls	r3, r3, #1
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d920      	bls.n	800d690 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d64e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	4413      	add	r3, r2
 800d654:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d656:	69bb      	ldr	r3, [r7, #24]
 800d658:	f003 0307 	and.w	r3, r3, #7
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d00b      	beq.n	800d678 <pvPortMalloc+0xfc>
	__asm volatile
 800d660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d664:	f383 8811 	msr	BASEPRI, r3
 800d668:	f3bf 8f6f 	isb	sy
 800d66c:	f3bf 8f4f 	dsb	sy
 800d670:	613b      	str	r3, [r7, #16]
}
 800d672:	bf00      	nop
 800d674:	bf00      	nop
 800d676:	e7fd      	b.n	800d674 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d67a:	685a      	ldr	r2, [r3, #4]
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	1ad2      	subs	r2, r2, r3
 800d680:	69bb      	ldr	r3, [r7, #24]
 800d682:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d68a:	69b8      	ldr	r0, [r7, #24]
 800d68c:	f000 f90a 	bl	800d8a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d690:	4b1d      	ldr	r3, [pc, #116]	@ (800d708 <pvPortMalloc+0x18c>)
 800d692:	681a      	ldr	r2, [r3, #0]
 800d694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d696:	685b      	ldr	r3, [r3, #4]
 800d698:	1ad3      	subs	r3, r2, r3
 800d69a:	4a1b      	ldr	r2, [pc, #108]	@ (800d708 <pvPortMalloc+0x18c>)
 800d69c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d69e:	4b1a      	ldr	r3, [pc, #104]	@ (800d708 <pvPortMalloc+0x18c>)
 800d6a0:	681a      	ldr	r2, [r3, #0]
 800d6a2:	4b1b      	ldr	r3, [pc, #108]	@ (800d710 <pvPortMalloc+0x194>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d203      	bcs.n	800d6b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d6aa:	4b17      	ldr	r3, [pc, #92]	@ (800d708 <pvPortMalloc+0x18c>)
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	4a18      	ldr	r2, [pc, #96]	@ (800d710 <pvPortMalloc+0x194>)
 800d6b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b4:	685a      	ldr	r2, [r3, #4]
 800d6b6:	4b13      	ldr	r3, [pc, #76]	@ (800d704 <pvPortMalloc+0x188>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	431a      	orrs	r2, r3
 800d6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d6c6:	4b13      	ldr	r3, [pc, #76]	@ (800d714 <pvPortMalloc+0x198>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	3301      	adds	r3, #1
 800d6cc:	4a11      	ldr	r2, [pc, #68]	@ (800d714 <pvPortMalloc+0x198>)
 800d6ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d6d0:	f7fe fce2 	bl	800c098 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d6d4:	69fb      	ldr	r3, [r7, #28]
 800d6d6:	f003 0307 	and.w	r3, r3, #7
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d00b      	beq.n	800d6f6 <pvPortMalloc+0x17a>
	__asm volatile
 800d6de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6e2:	f383 8811 	msr	BASEPRI, r3
 800d6e6:	f3bf 8f6f 	isb	sy
 800d6ea:	f3bf 8f4f 	dsb	sy
 800d6ee:	60fb      	str	r3, [r7, #12]
}
 800d6f0:	bf00      	nop
 800d6f2:	bf00      	nop
 800d6f4:	e7fd      	b.n	800d6f2 <pvPortMalloc+0x176>
	return pvReturn;
 800d6f6:	69fb      	ldr	r3, [r7, #28]
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	3728      	adds	r7, #40	@ 0x28
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}
 800d700:	200030fc 	.word	0x200030fc
 800d704:	20003110 	.word	0x20003110
 800d708:	20003100 	.word	0x20003100
 800d70c:	200030f4 	.word	0x200030f4
 800d710:	20003104 	.word	0x20003104
 800d714:	20003108 	.word	0x20003108

0800d718 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b086      	sub	sp, #24
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d04f      	beq.n	800d7ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d72a:	2308      	movs	r3, #8
 800d72c:	425b      	negs	r3, r3
 800d72e:	697a      	ldr	r2, [r7, #20]
 800d730:	4413      	add	r3, r2
 800d732:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d734:	697b      	ldr	r3, [r7, #20]
 800d736:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	685a      	ldr	r2, [r3, #4]
 800d73c:	4b25      	ldr	r3, [pc, #148]	@ (800d7d4 <vPortFree+0xbc>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	4013      	ands	r3, r2
 800d742:	2b00      	cmp	r3, #0
 800d744:	d10b      	bne.n	800d75e <vPortFree+0x46>
	__asm volatile
 800d746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d74a:	f383 8811 	msr	BASEPRI, r3
 800d74e:	f3bf 8f6f 	isb	sy
 800d752:	f3bf 8f4f 	dsb	sy
 800d756:	60fb      	str	r3, [r7, #12]
}
 800d758:	bf00      	nop
 800d75a:	bf00      	nop
 800d75c:	e7fd      	b.n	800d75a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d75e:	693b      	ldr	r3, [r7, #16]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d00b      	beq.n	800d77e <vPortFree+0x66>
	__asm volatile
 800d766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d76a:	f383 8811 	msr	BASEPRI, r3
 800d76e:	f3bf 8f6f 	isb	sy
 800d772:	f3bf 8f4f 	dsb	sy
 800d776:	60bb      	str	r3, [r7, #8]
}
 800d778:	bf00      	nop
 800d77a:	bf00      	nop
 800d77c:	e7fd      	b.n	800d77a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d77e:	693b      	ldr	r3, [r7, #16]
 800d780:	685a      	ldr	r2, [r3, #4]
 800d782:	4b14      	ldr	r3, [pc, #80]	@ (800d7d4 <vPortFree+0xbc>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	4013      	ands	r3, r2
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d01e      	beq.n	800d7ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d78c:	693b      	ldr	r3, [r7, #16]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d11a      	bne.n	800d7ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	685a      	ldr	r2, [r3, #4]
 800d798:	4b0e      	ldr	r3, [pc, #56]	@ (800d7d4 <vPortFree+0xbc>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	43db      	mvns	r3, r3
 800d79e:	401a      	ands	r2, r3
 800d7a0:	693b      	ldr	r3, [r7, #16]
 800d7a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d7a4:	f7fe fc6a 	bl	800c07c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	685a      	ldr	r2, [r3, #4]
 800d7ac:	4b0a      	ldr	r3, [pc, #40]	@ (800d7d8 <vPortFree+0xc0>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	4413      	add	r3, r2
 800d7b2:	4a09      	ldr	r2, [pc, #36]	@ (800d7d8 <vPortFree+0xc0>)
 800d7b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d7b6:	6938      	ldr	r0, [r7, #16]
 800d7b8:	f000 f874 	bl	800d8a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d7bc:	4b07      	ldr	r3, [pc, #28]	@ (800d7dc <vPortFree+0xc4>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	3301      	adds	r3, #1
 800d7c2:	4a06      	ldr	r2, [pc, #24]	@ (800d7dc <vPortFree+0xc4>)
 800d7c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d7c6:	f7fe fc67 	bl	800c098 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d7ca:	bf00      	nop
 800d7cc:	3718      	adds	r7, #24
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
 800d7d2:	bf00      	nop
 800d7d4:	20003110 	.word	0x20003110
 800d7d8:	20003100 	.word	0x20003100
 800d7dc:	2000310c 	.word	0x2000310c

0800d7e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d7e0:	b480      	push	{r7}
 800d7e2:	b085      	sub	sp, #20
 800d7e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d7e6:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800d7ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d7ec:	4b27      	ldr	r3, [pc, #156]	@ (800d88c <prvHeapInit+0xac>)
 800d7ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	f003 0307 	and.w	r3, r3, #7
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d00c      	beq.n	800d814 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	3307      	adds	r3, #7
 800d7fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f023 0307 	bic.w	r3, r3, #7
 800d806:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d808:	68ba      	ldr	r2, [r7, #8]
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	1ad3      	subs	r3, r2, r3
 800d80e:	4a1f      	ldr	r2, [pc, #124]	@ (800d88c <prvHeapInit+0xac>)
 800d810:	4413      	add	r3, r2
 800d812:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d818:	4a1d      	ldr	r2, [pc, #116]	@ (800d890 <prvHeapInit+0xb0>)
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d81e:	4b1c      	ldr	r3, [pc, #112]	@ (800d890 <prvHeapInit+0xb0>)
 800d820:	2200      	movs	r2, #0
 800d822:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	68ba      	ldr	r2, [r7, #8]
 800d828:	4413      	add	r3, r2
 800d82a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d82c:	2208      	movs	r2, #8
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	1a9b      	subs	r3, r3, r2
 800d832:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	f023 0307 	bic.w	r3, r3, #7
 800d83a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	4a15      	ldr	r2, [pc, #84]	@ (800d894 <prvHeapInit+0xb4>)
 800d840:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d842:	4b14      	ldr	r3, [pc, #80]	@ (800d894 <prvHeapInit+0xb4>)
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	2200      	movs	r2, #0
 800d848:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d84a:	4b12      	ldr	r3, [pc, #72]	@ (800d894 <prvHeapInit+0xb4>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	2200      	movs	r2, #0
 800d850:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	68fa      	ldr	r2, [r7, #12]
 800d85a:	1ad2      	subs	r2, r2, r3
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d860:	4b0c      	ldr	r3, [pc, #48]	@ (800d894 <prvHeapInit+0xb4>)
 800d862:	681a      	ldr	r2, [r3, #0]
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	4a0a      	ldr	r2, [pc, #40]	@ (800d898 <prvHeapInit+0xb8>)
 800d86e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	685b      	ldr	r3, [r3, #4]
 800d874:	4a09      	ldr	r2, [pc, #36]	@ (800d89c <prvHeapInit+0xbc>)
 800d876:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d878:	4b09      	ldr	r3, [pc, #36]	@ (800d8a0 <prvHeapInit+0xc0>)
 800d87a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d87e:	601a      	str	r2, [r3, #0]
}
 800d880:	bf00      	nop
 800d882:	3714      	adds	r7, #20
 800d884:	46bd      	mov	sp, r7
 800d886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88a:	4770      	bx	lr
 800d88c:	200011b4 	.word	0x200011b4
 800d890:	200030f4 	.word	0x200030f4
 800d894:	200030fc 	.word	0x200030fc
 800d898:	20003104 	.word	0x20003104
 800d89c:	20003100 	.word	0x20003100
 800d8a0:	20003110 	.word	0x20003110

0800d8a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b085      	sub	sp, #20
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d8ac:	4b28      	ldr	r3, [pc, #160]	@ (800d950 <prvInsertBlockIntoFreeList+0xac>)
 800d8ae:	60fb      	str	r3, [r7, #12]
 800d8b0:	e002      	b.n	800d8b8 <prvInsertBlockIntoFreeList+0x14>
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	60fb      	str	r3, [r7, #12]
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	687a      	ldr	r2, [r7, #4]
 800d8be:	429a      	cmp	r2, r3
 800d8c0:	d8f7      	bhi.n	800d8b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	685b      	ldr	r3, [r3, #4]
 800d8ca:	68ba      	ldr	r2, [r7, #8]
 800d8cc:	4413      	add	r3, r2
 800d8ce:	687a      	ldr	r2, [r7, #4]
 800d8d0:	429a      	cmp	r2, r3
 800d8d2:	d108      	bne.n	800d8e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	685a      	ldr	r2, [r3, #4]
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	685b      	ldr	r3, [r3, #4]
 800d8dc:	441a      	add	r2, r3
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	685b      	ldr	r3, [r3, #4]
 800d8ee:	68ba      	ldr	r2, [r7, #8]
 800d8f0:	441a      	add	r2, r3
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	429a      	cmp	r2, r3
 800d8f8:	d118      	bne.n	800d92c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681a      	ldr	r2, [r3, #0]
 800d8fe:	4b15      	ldr	r3, [pc, #84]	@ (800d954 <prvInsertBlockIntoFreeList+0xb0>)
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	429a      	cmp	r2, r3
 800d904:	d00d      	beq.n	800d922 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	685a      	ldr	r2, [r3, #4]
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	685b      	ldr	r3, [r3, #4]
 800d910:	441a      	add	r2, r3
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	681a      	ldr	r2, [r3, #0]
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	601a      	str	r2, [r3, #0]
 800d920:	e008      	b.n	800d934 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d922:	4b0c      	ldr	r3, [pc, #48]	@ (800d954 <prvInsertBlockIntoFreeList+0xb0>)
 800d924:	681a      	ldr	r2, [r3, #0]
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	601a      	str	r2, [r3, #0]
 800d92a:	e003      	b.n	800d934 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	681a      	ldr	r2, [r3, #0]
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d934:	68fa      	ldr	r2, [r7, #12]
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	429a      	cmp	r2, r3
 800d93a:	d002      	beq.n	800d942 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	687a      	ldr	r2, [r7, #4]
 800d940:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d942:	bf00      	nop
 800d944:	3714      	adds	r7, #20
 800d946:	46bd      	mov	sp, r7
 800d948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94c:	4770      	bx	lr
 800d94e:	bf00      	nop
 800d950:	200030f4 	.word	0x200030f4
 800d954:	200030fc 	.word	0x200030fc

0800d958 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d95c:	2200      	movs	r2, #0
 800d95e:	4912      	ldr	r1, [pc, #72]	@ (800d9a8 <MX_USB_Device_Init+0x50>)
 800d960:	4812      	ldr	r0, [pc, #72]	@ (800d9ac <MX_USB_Device_Init+0x54>)
 800d962:	f7fc f8e7 	bl	8009b34 <USBD_Init>
 800d966:	4603      	mov	r3, r0
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d001      	beq.n	800d970 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d96c:	f7f3 f9a8 	bl	8000cc0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d970:	490f      	ldr	r1, [pc, #60]	@ (800d9b0 <MX_USB_Device_Init+0x58>)
 800d972:	480e      	ldr	r0, [pc, #56]	@ (800d9ac <MX_USB_Device_Init+0x54>)
 800d974:	f7fc f90e 	bl	8009b94 <USBD_RegisterClass>
 800d978:	4603      	mov	r3, r0
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d001      	beq.n	800d982 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d97e:	f7f3 f99f 	bl	8000cc0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d982:	490c      	ldr	r1, [pc, #48]	@ (800d9b4 <MX_USB_Device_Init+0x5c>)
 800d984:	4809      	ldr	r0, [pc, #36]	@ (800d9ac <MX_USB_Device_Init+0x54>)
 800d986:	f7fc f82f 	bl	80099e8 <USBD_CDC_RegisterInterface>
 800d98a:	4603      	mov	r3, r0
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d001      	beq.n	800d994 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d990:	f7f3 f996 	bl	8000cc0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d994:	4805      	ldr	r0, [pc, #20]	@ (800d9ac <MX_USB_Device_Init+0x54>)
 800d996:	f7fc f924 	bl	8009be2 <USBD_Start>
 800d99a:	4603      	mov	r3, r0
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d001      	beq.n	800d9a4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d9a0:	f7f3 f98e 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d9a4:	bf00      	nop
 800d9a6:	bd80      	pop	{r7, pc}
 800d9a8:	20000134 	.word	0x20000134
 800d9ac:	20003114 	.word	0x20003114
 800d9b0:	20000018 	.word	0x20000018
 800d9b4:	20000120 	.word	0x20000120

0800d9b8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d9bc:	2200      	movs	r2, #0
 800d9be:	4905      	ldr	r1, [pc, #20]	@ (800d9d4 <CDC_Init_FS+0x1c>)
 800d9c0:	4805      	ldr	r0, [pc, #20]	@ (800d9d8 <CDC_Init_FS+0x20>)
 800d9c2:	f7fc f826 	bl	8009a12 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d9c6:	4905      	ldr	r1, [pc, #20]	@ (800d9dc <CDC_Init_FS+0x24>)
 800d9c8:	4803      	ldr	r0, [pc, #12]	@ (800d9d8 <CDC_Init_FS+0x20>)
 800d9ca:	f7fc f840 	bl	8009a4e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d9ce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	bd80      	pop	{r7, pc}
 800d9d4:	200037e4 	.word	0x200037e4
 800d9d8:	20003114 	.word	0x20003114
 800d9dc:	200033e4 	.word	0x200033e4

0800d9e0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d9e0:	b480      	push	{r7}
 800d9e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d9e4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ee:	4770      	bx	lr

0800d9f0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	b083      	sub	sp, #12
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	6039      	str	r1, [r7, #0]
 800d9fa:	71fb      	strb	r3, [r7, #7]
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800da00:	79fb      	ldrb	r3, [r7, #7]
 800da02:	2b23      	cmp	r3, #35	@ 0x23
 800da04:	d84a      	bhi.n	800da9c <CDC_Control_FS+0xac>
 800da06:	a201      	add	r2, pc, #4	@ (adr r2, 800da0c <CDC_Control_FS+0x1c>)
 800da08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da0c:	0800da9d 	.word	0x0800da9d
 800da10:	0800da9d 	.word	0x0800da9d
 800da14:	0800da9d 	.word	0x0800da9d
 800da18:	0800da9d 	.word	0x0800da9d
 800da1c:	0800da9d 	.word	0x0800da9d
 800da20:	0800da9d 	.word	0x0800da9d
 800da24:	0800da9d 	.word	0x0800da9d
 800da28:	0800da9d 	.word	0x0800da9d
 800da2c:	0800da9d 	.word	0x0800da9d
 800da30:	0800da9d 	.word	0x0800da9d
 800da34:	0800da9d 	.word	0x0800da9d
 800da38:	0800da9d 	.word	0x0800da9d
 800da3c:	0800da9d 	.word	0x0800da9d
 800da40:	0800da9d 	.word	0x0800da9d
 800da44:	0800da9d 	.word	0x0800da9d
 800da48:	0800da9d 	.word	0x0800da9d
 800da4c:	0800da9d 	.word	0x0800da9d
 800da50:	0800da9d 	.word	0x0800da9d
 800da54:	0800da9d 	.word	0x0800da9d
 800da58:	0800da9d 	.word	0x0800da9d
 800da5c:	0800da9d 	.word	0x0800da9d
 800da60:	0800da9d 	.word	0x0800da9d
 800da64:	0800da9d 	.word	0x0800da9d
 800da68:	0800da9d 	.word	0x0800da9d
 800da6c:	0800da9d 	.word	0x0800da9d
 800da70:	0800da9d 	.word	0x0800da9d
 800da74:	0800da9d 	.word	0x0800da9d
 800da78:	0800da9d 	.word	0x0800da9d
 800da7c:	0800da9d 	.word	0x0800da9d
 800da80:	0800da9d 	.word	0x0800da9d
 800da84:	0800da9d 	.word	0x0800da9d
 800da88:	0800da9d 	.word	0x0800da9d
 800da8c:	0800da9d 	.word	0x0800da9d
 800da90:	0800da9d 	.word	0x0800da9d
 800da94:	0800da9d 	.word	0x0800da9d
 800da98:	0800da9d 	.word	0x0800da9d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800da9c:	bf00      	nop
  }

  return (USBD_OK);
 800da9e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	370c      	adds	r7, #12
 800daa4:	46bd      	mov	sp, r7
 800daa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daaa:	4770      	bx	lr

0800daac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
 800dab4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dab6:	6879      	ldr	r1, [r7, #4]
 800dab8:	4805      	ldr	r0, [pc, #20]	@ (800dad0 <CDC_Receive_FS+0x24>)
 800daba:	f7fb ffc8 	bl	8009a4e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dabe:	4804      	ldr	r0, [pc, #16]	@ (800dad0 <CDC_Receive_FS+0x24>)
 800dac0:	f7fc f80e 	bl	8009ae0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dac4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3708      	adds	r7, #8
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}
 800dace:	bf00      	nop
 800dad0:	20003114 	.word	0x20003114

0800dad4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b084      	sub	sp, #16
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
 800dadc:	460b      	mov	r3, r1
 800dade:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800dae0:	2300      	movs	r3, #0
 800dae2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800dae4:	4b0d      	ldr	r3, [pc, #52]	@ (800db1c <CDC_Transmit_FS+0x48>)
 800dae6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800daea:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800daec:	68bb      	ldr	r3, [r7, #8]
 800daee:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d001      	beq.n	800dafa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800daf6:	2301      	movs	r3, #1
 800daf8:	e00b      	b.n	800db12 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dafa:	887b      	ldrh	r3, [r7, #2]
 800dafc:	461a      	mov	r2, r3
 800dafe:	6879      	ldr	r1, [r7, #4]
 800db00:	4806      	ldr	r0, [pc, #24]	@ (800db1c <CDC_Transmit_FS+0x48>)
 800db02:	f7fb ff86 	bl	8009a12 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800db06:	4805      	ldr	r0, [pc, #20]	@ (800db1c <CDC_Transmit_FS+0x48>)
 800db08:	f7fb ffba 	bl	8009a80 <USBD_CDC_TransmitPacket>
 800db0c:	4603      	mov	r3, r0
 800db0e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800db10:	7bfb      	ldrb	r3, [r7, #15]
}
 800db12:	4618      	mov	r0, r3
 800db14:	3710      	adds	r7, #16
 800db16:	46bd      	mov	sp, r7
 800db18:	bd80      	pop	{r7, pc}
 800db1a:	bf00      	nop
 800db1c:	20003114 	.word	0x20003114

0800db20 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800db20:	b480      	push	{r7}
 800db22:	b087      	sub	sp, #28
 800db24:	af00      	add	r7, sp, #0
 800db26:	60f8      	str	r0, [r7, #12]
 800db28:	60b9      	str	r1, [r7, #8]
 800db2a:	4613      	mov	r3, r2
 800db2c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800db2e:	2300      	movs	r3, #0
 800db30:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800db32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db36:	4618      	mov	r0, r3
 800db38:	371c      	adds	r7, #28
 800db3a:	46bd      	mov	sp, r7
 800db3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db40:	4770      	bx	lr
	...

0800db44 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db44:	b480      	push	{r7}
 800db46:	b083      	sub	sp, #12
 800db48:	af00      	add	r7, sp, #0
 800db4a:	4603      	mov	r3, r0
 800db4c:	6039      	str	r1, [r7, #0]
 800db4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	2212      	movs	r2, #18
 800db54:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800db56:	4b03      	ldr	r3, [pc, #12]	@ (800db64 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800db58:	4618      	mov	r0, r3
 800db5a:	370c      	adds	r7, #12
 800db5c:	46bd      	mov	sp, r7
 800db5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db62:	4770      	bx	lr
 800db64:	20000154 	.word	0x20000154

0800db68 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db68:	b480      	push	{r7}
 800db6a:	b083      	sub	sp, #12
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	4603      	mov	r3, r0
 800db70:	6039      	str	r1, [r7, #0]
 800db72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	2204      	movs	r2, #4
 800db78:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db7a:	4b03      	ldr	r3, [pc, #12]	@ (800db88 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	370c      	adds	r7, #12
 800db80:	46bd      	mov	sp, r7
 800db82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db86:	4770      	bx	lr
 800db88:	20000168 	.word	0x20000168

0800db8c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	4603      	mov	r3, r0
 800db94:	6039      	str	r1, [r7, #0]
 800db96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db98:	79fb      	ldrb	r3, [r7, #7]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d105      	bne.n	800dbaa <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800db9e:	683a      	ldr	r2, [r7, #0]
 800dba0:	4907      	ldr	r1, [pc, #28]	@ (800dbc0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800dba2:	4808      	ldr	r0, [pc, #32]	@ (800dbc4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800dba4:	f7fd f807 	bl	800abb6 <USBD_GetString>
 800dba8:	e004      	b.n	800dbb4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800dbaa:	683a      	ldr	r2, [r7, #0]
 800dbac:	4904      	ldr	r1, [pc, #16]	@ (800dbc0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800dbae:	4805      	ldr	r0, [pc, #20]	@ (800dbc4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800dbb0:	f7fd f801 	bl	800abb6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbb4:	4b02      	ldr	r3, [pc, #8]	@ (800dbc0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	3708      	adds	r7, #8
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	bd80      	pop	{r7, pc}
 800dbbe:	bf00      	nop
 800dbc0:	20003be4 	.word	0x20003be4
 800dbc4:	0800e5b8 	.word	0x0800e5b8

0800dbc8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	4603      	mov	r3, r0
 800dbd0:	6039      	str	r1, [r7, #0]
 800dbd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dbd4:	683a      	ldr	r2, [r7, #0]
 800dbd6:	4904      	ldr	r1, [pc, #16]	@ (800dbe8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800dbd8:	4804      	ldr	r0, [pc, #16]	@ (800dbec <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800dbda:	f7fc ffec 	bl	800abb6 <USBD_GetString>
  return USBD_StrDesc;
 800dbde:	4b02      	ldr	r3, [pc, #8]	@ (800dbe8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3708      	adds	r7, #8
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}
 800dbe8:	20003be4 	.word	0x20003be4
 800dbec:	0800e5d0 	.word	0x0800e5d0

0800dbf0 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b082      	sub	sp, #8
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	6039      	str	r1, [r7, #0]
 800dbfa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	221a      	movs	r2, #26
 800dc00:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc02:	f000 f843 	bl	800dc8c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800dc06:	4b02      	ldr	r3, [pc, #8]	@ (800dc10 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3708      	adds	r7, #8
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}
 800dc10:	2000016c 	.word	0x2000016c

0800dc14 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b082      	sub	sp, #8
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	6039      	str	r1, [r7, #0]
 800dc1e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dc20:	79fb      	ldrb	r3, [r7, #7]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d105      	bne.n	800dc32 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800dc26:	683a      	ldr	r2, [r7, #0]
 800dc28:	4907      	ldr	r1, [pc, #28]	@ (800dc48 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800dc2a:	4808      	ldr	r0, [pc, #32]	@ (800dc4c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dc2c:	f7fc ffc3 	bl	800abb6 <USBD_GetString>
 800dc30:	e004      	b.n	800dc3c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800dc32:	683a      	ldr	r2, [r7, #0]
 800dc34:	4904      	ldr	r1, [pc, #16]	@ (800dc48 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800dc36:	4805      	ldr	r0, [pc, #20]	@ (800dc4c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dc38:	f7fc ffbd 	bl	800abb6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc3c:	4b02      	ldr	r3, [pc, #8]	@ (800dc48 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3708      	adds	r7, #8
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	20003be4 	.word	0x20003be4
 800dc4c:	0800e5e4 	.word	0x0800e5e4

0800dc50 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b082      	sub	sp, #8
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	4603      	mov	r3, r0
 800dc58:	6039      	str	r1, [r7, #0]
 800dc5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc5c:	79fb      	ldrb	r3, [r7, #7]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d105      	bne.n	800dc6e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dc62:	683a      	ldr	r2, [r7, #0]
 800dc64:	4907      	ldr	r1, [pc, #28]	@ (800dc84 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dc66:	4808      	ldr	r0, [pc, #32]	@ (800dc88 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dc68:	f7fc ffa5 	bl	800abb6 <USBD_GetString>
 800dc6c:	e004      	b.n	800dc78 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dc6e:	683a      	ldr	r2, [r7, #0]
 800dc70:	4904      	ldr	r1, [pc, #16]	@ (800dc84 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dc72:	4805      	ldr	r0, [pc, #20]	@ (800dc88 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dc74:	f7fc ff9f 	bl	800abb6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc78:	4b02      	ldr	r3, [pc, #8]	@ (800dc84 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	3708      	adds	r7, #8
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}
 800dc82:	bf00      	nop
 800dc84:	20003be4 	.word	0x20003be4
 800dc88:	0800e5f0 	.word	0x0800e5f0

0800dc8c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b084      	sub	sp, #16
 800dc90:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dc92:	4b0f      	ldr	r3, [pc, #60]	@ (800dcd0 <Get_SerialNum+0x44>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dc98:	4b0e      	ldr	r3, [pc, #56]	@ (800dcd4 <Get_SerialNum+0x48>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dc9e:	4b0e      	ldr	r3, [pc, #56]	@ (800dcd8 <Get_SerialNum+0x4c>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dca4:	68fa      	ldr	r2, [r7, #12]
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	4413      	add	r3, r2
 800dcaa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d009      	beq.n	800dcc6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dcb2:	2208      	movs	r2, #8
 800dcb4:	4909      	ldr	r1, [pc, #36]	@ (800dcdc <Get_SerialNum+0x50>)
 800dcb6:	68f8      	ldr	r0, [r7, #12]
 800dcb8:	f000 f814 	bl	800dce4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dcbc:	2204      	movs	r2, #4
 800dcbe:	4908      	ldr	r1, [pc, #32]	@ (800dce0 <Get_SerialNum+0x54>)
 800dcc0:	68b8      	ldr	r0, [r7, #8]
 800dcc2:	f000 f80f 	bl	800dce4 <IntToUnicode>
  }
}
 800dcc6:	bf00      	nop
 800dcc8:	3710      	adds	r7, #16
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
 800dcce:	bf00      	nop
 800dcd0:	1fff7590 	.word	0x1fff7590
 800dcd4:	1fff7594 	.word	0x1fff7594
 800dcd8:	1fff7598 	.word	0x1fff7598
 800dcdc:	2000016e 	.word	0x2000016e
 800dce0:	2000017e 	.word	0x2000017e

0800dce4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dce4:	b480      	push	{r7}
 800dce6:	b087      	sub	sp, #28
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	60f8      	str	r0, [r7, #12]
 800dcec:	60b9      	str	r1, [r7, #8]
 800dcee:	4613      	mov	r3, r2
 800dcf0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dcf2:	2300      	movs	r3, #0
 800dcf4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	75fb      	strb	r3, [r7, #23]
 800dcfa:	e027      	b.n	800dd4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	0f1b      	lsrs	r3, r3, #28
 800dd00:	2b09      	cmp	r3, #9
 800dd02:	d80b      	bhi.n	800dd1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	0f1b      	lsrs	r3, r3, #28
 800dd08:	b2da      	uxtb	r2, r3
 800dd0a:	7dfb      	ldrb	r3, [r7, #23]
 800dd0c:	005b      	lsls	r3, r3, #1
 800dd0e:	4619      	mov	r1, r3
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	440b      	add	r3, r1
 800dd14:	3230      	adds	r2, #48	@ 0x30
 800dd16:	b2d2      	uxtb	r2, r2
 800dd18:	701a      	strb	r2, [r3, #0]
 800dd1a:	e00a      	b.n	800dd32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	0f1b      	lsrs	r3, r3, #28
 800dd20:	b2da      	uxtb	r2, r3
 800dd22:	7dfb      	ldrb	r3, [r7, #23]
 800dd24:	005b      	lsls	r3, r3, #1
 800dd26:	4619      	mov	r1, r3
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	440b      	add	r3, r1
 800dd2c:	3237      	adds	r2, #55	@ 0x37
 800dd2e:	b2d2      	uxtb	r2, r2
 800dd30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	011b      	lsls	r3, r3, #4
 800dd36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd38:	7dfb      	ldrb	r3, [r7, #23]
 800dd3a:	005b      	lsls	r3, r3, #1
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	68ba      	ldr	r2, [r7, #8]
 800dd40:	4413      	add	r3, r2
 800dd42:	2200      	movs	r2, #0
 800dd44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd46:	7dfb      	ldrb	r3, [r7, #23]
 800dd48:	3301      	adds	r3, #1
 800dd4a:	75fb      	strb	r3, [r7, #23]
 800dd4c:	7dfa      	ldrb	r2, [r7, #23]
 800dd4e:	79fb      	ldrb	r3, [r7, #7]
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d3d3      	bcc.n	800dcfc <IntToUnicode+0x18>
  }
}
 800dd54:	bf00      	nop
 800dd56:	bf00      	nop
 800dd58:	371c      	adds	r7, #28
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd60:	4770      	bx	lr
	...

0800dd64 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b094      	sub	sp, #80	@ 0x50
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800dd6c:	f107 030c 	add.w	r3, r7, #12
 800dd70:	2244      	movs	r2, #68	@ 0x44
 800dd72:	2100      	movs	r1, #0
 800dd74:	4618      	mov	r0, r3
 800dd76:	f000 fb11 	bl	800e39c <memset>
  if(pcdHandle->Instance==USB)
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	4a15      	ldr	r2, [pc, #84]	@ (800ddd4 <HAL_PCD_MspInit+0x70>)
 800dd80:	4293      	cmp	r3, r2
 800dd82:	d122      	bne.n	800ddca <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800dd84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dd88:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800dd8e:	f107 030c 	add.w	r3, r7, #12
 800dd92:	4618      	mov	r0, r3
 800dd94:	f7f6 ff9c 	bl	8004cd0 <HAL_RCCEx_PeriphCLKConfig>
 800dd98:	4603      	mov	r3, r0
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d001      	beq.n	800dda2 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800dd9e:	f7f2 ff8f 	bl	8000cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800dda2:	4b0d      	ldr	r3, [pc, #52]	@ (800ddd8 <HAL_PCD_MspInit+0x74>)
 800dda4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dda6:	4a0c      	ldr	r2, [pc, #48]	@ (800ddd8 <HAL_PCD_MspInit+0x74>)
 800dda8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ddac:	6593      	str	r3, [r2, #88]	@ 0x58
 800ddae:	4b0a      	ldr	r3, [pc, #40]	@ (800ddd8 <HAL_PCD_MspInit+0x74>)
 800ddb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ddb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ddb6:	60bb      	str	r3, [r7, #8]
 800ddb8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 800ddba:	2200      	movs	r2, #0
 800ddbc:	2105      	movs	r1, #5
 800ddbe:	2014      	movs	r0, #20
 800ddc0:	f7f4 fad6 	bl	8002370 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800ddc4:	2014      	movs	r0, #20
 800ddc6:	f7f4 faed 	bl	80023a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ddca:	bf00      	nop
 800ddcc:	3750      	adds	r7, #80	@ 0x50
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bd80      	pop	{r7, pc}
 800ddd2:	bf00      	nop
 800ddd4:	40005c00 	.word	0x40005c00
 800ddd8:	40021000 	.word	0x40021000

0800dddc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b082      	sub	sp, #8
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800ddf0:	4619      	mov	r1, r3
 800ddf2:	4610      	mov	r0, r2
 800ddf4:	f7fb ff40 	bl	8009c78 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800ddf8:	bf00      	nop
 800ddfa:	3708      	adds	r7, #8
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bd80      	pop	{r7, pc}

0800de00 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b082      	sub	sp, #8
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
 800de08:	460b      	mov	r3, r1
 800de0a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800de12:	78fa      	ldrb	r2, [r7, #3]
 800de14:	6879      	ldr	r1, [r7, #4]
 800de16:	4613      	mov	r3, r2
 800de18:	009b      	lsls	r3, r3, #2
 800de1a:	4413      	add	r3, r2
 800de1c:	00db      	lsls	r3, r3, #3
 800de1e:	440b      	add	r3, r1
 800de20:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800de24:	681a      	ldr	r2, [r3, #0]
 800de26:	78fb      	ldrb	r3, [r7, #3]
 800de28:	4619      	mov	r1, r3
 800de2a:	f7fb ff7a 	bl	8009d22 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800de2e:	bf00      	nop
 800de30:	3708      	adds	r7, #8
 800de32:	46bd      	mov	sp, r7
 800de34:	bd80      	pop	{r7, pc}

0800de36 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de36:	b580      	push	{r7, lr}
 800de38:	b082      	sub	sp, #8
 800de3a:	af00      	add	r7, sp, #0
 800de3c:	6078      	str	r0, [r7, #4]
 800de3e:	460b      	mov	r3, r1
 800de40:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800de48:	78fa      	ldrb	r2, [r7, #3]
 800de4a:	6879      	ldr	r1, [r7, #4]
 800de4c:	4613      	mov	r3, r2
 800de4e:	009b      	lsls	r3, r3, #2
 800de50:	4413      	add	r3, r2
 800de52:	00db      	lsls	r3, r3, #3
 800de54:	440b      	add	r3, r1
 800de56:	3324      	adds	r3, #36	@ 0x24
 800de58:	681a      	ldr	r2, [r3, #0]
 800de5a:	78fb      	ldrb	r3, [r7, #3]
 800de5c:	4619      	mov	r1, r3
 800de5e:	f7fb ffc3 	bl	8009de8 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800de62:	bf00      	nop
 800de64:	3708      	adds	r7, #8
 800de66:	46bd      	mov	sp, r7
 800de68:	bd80      	pop	{r7, pc}

0800de6a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de6a:	b580      	push	{r7, lr}
 800de6c:	b082      	sub	sp, #8
 800de6e:	af00      	add	r7, sp, #0
 800de70:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800de78:	4618      	mov	r0, r3
 800de7a:	f7fc f8d7 	bl	800a02c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800de7e:	bf00      	nop
 800de80:	3708      	adds	r7, #8
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}

0800de86 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de86:	b580      	push	{r7, lr}
 800de88:	b084      	sub	sp, #16
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800de8e:	2301      	movs	r3, #1
 800de90:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	795b      	ldrb	r3, [r3, #5]
 800de96:	2b02      	cmp	r3, #2
 800de98:	d001      	beq.n	800de9e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800de9a:	f7f2 ff11 	bl	8000cc0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dea4:	7bfa      	ldrb	r2, [r7, #15]
 800dea6:	4611      	mov	r1, r2
 800dea8:	4618      	mov	r0, r3
 800deaa:	f7fc f881 	bl	8009fb0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800deb4:	4618      	mov	r0, r3
 800deb6:	f7fc f82d 	bl	8009f14 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800deba:	bf00      	nop
 800debc:	3710      	adds	r7, #16
 800debe:	46bd      	mov	sp, r7
 800dec0:	bd80      	pop	{r7, pc}
	...

0800dec4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b082      	sub	sp, #8
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ded2:	4618      	mov	r0, r3
 800ded4:	f7fc f87c 	bl	8009fd0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	7a5b      	ldrb	r3, [r3, #9]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d005      	beq.n	800deec <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dee0:	4b04      	ldr	r3, [pc, #16]	@ (800def4 <HAL_PCD_SuspendCallback+0x30>)
 800dee2:	691b      	ldr	r3, [r3, #16]
 800dee4:	4a03      	ldr	r2, [pc, #12]	@ (800def4 <HAL_PCD_SuspendCallback+0x30>)
 800dee6:	f043 0306 	orr.w	r3, r3, #6
 800deea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800deec:	bf00      	nop
 800deee:	3708      	adds	r7, #8
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}
 800def4:	e000ed00 	.word	0xe000ed00

0800def8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b082      	sub	sp, #8
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	7a5b      	ldrb	r3, [r3, #9]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d007      	beq.n	800df18 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df08:	4b08      	ldr	r3, [pc, #32]	@ (800df2c <HAL_PCD_ResumeCallback+0x34>)
 800df0a:	691b      	ldr	r3, [r3, #16]
 800df0c:	4a07      	ldr	r2, [pc, #28]	@ (800df2c <HAL_PCD_ResumeCallback+0x34>)
 800df0e:	f023 0306 	bic.w	r3, r3, #6
 800df12:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800df14:	f000 f9f8 	bl	800e308 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800df1e:	4618      	mov	r0, r3
 800df20:	f7fc f86c 	bl	8009ffc <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800df24:	bf00      	nop
 800df26:	3708      	adds	r7, #8
 800df28:	46bd      	mov	sp, r7
 800df2a:	bd80      	pop	{r7, pc}
 800df2c:	e000ed00 	.word	0xe000ed00

0800df30 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b082      	sub	sp, #8
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800df38:	4a2b      	ldr	r2, [pc, #172]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	4a29      	ldr	r2, [pc, #164]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df44:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800df48:	4b27      	ldr	r3, [pc, #156]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df4a:	4a28      	ldr	r2, [pc, #160]	@ (800dfec <USBD_LL_Init+0xbc>)
 800df4c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800df4e:	4b26      	ldr	r3, [pc, #152]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df50:	2208      	movs	r2, #8
 800df52:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800df54:	4b24      	ldr	r3, [pc, #144]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df56:	2202      	movs	r2, #2
 800df58:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800df5a:	4b23      	ldr	r3, [pc, #140]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df5c:	2202      	movs	r2, #2
 800df5e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800df60:	4b21      	ldr	r3, [pc, #132]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df62:	2200      	movs	r2, #0
 800df64:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800df66:	4b20      	ldr	r3, [pc, #128]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df68:	2200      	movs	r2, #0
 800df6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800df6c:	4b1e      	ldr	r3, [pc, #120]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df6e:	2200      	movs	r2, #0
 800df70:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800df72:	4b1d      	ldr	r3, [pc, #116]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df74:	2200      	movs	r2, #0
 800df76:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800df78:	481b      	ldr	r0, [pc, #108]	@ (800dfe8 <USBD_LL_Init+0xb8>)
 800df7a:	f7f4 fba3 	bl	80026c4 <HAL_PCD_Init>
 800df7e:	4603      	mov	r3, r0
 800df80:	2b00      	cmp	r3, #0
 800df82:	d001      	beq.n	800df88 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800df84:	f7f2 fe9c 	bl	8000cc0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800df8e:	2318      	movs	r3, #24
 800df90:	2200      	movs	r2, #0
 800df92:	2100      	movs	r1, #0
 800df94:	f7f6 f82a 	bl	8003fec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800df9e:	2358      	movs	r3, #88	@ 0x58
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2180      	movs	r1, #128	@ 0x80
 800dfa4:	f7f6 f822 	bl	8003fec <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dfae:	23c0      	movs	r3, #192	@ 0xc0
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	2181      	movs	r1, #129	@ 0x81
 800dfb4:	f7f6 f81a 	bl	8003fec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dfbe:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	2101      	movs	r1, #1
 800dfc6:	f7f6 f811 	bl	8003fec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dfd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	2182      	movs	r1, #130	@ 0x82
 800dfd8:	f7f6 f808 	bl	8003fec <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800dfdc:	2300      	movs	r3, #0
}
 800dfde:	4618      	mov	r0, r3
 800dfe0:	3708      	adds	r7, #8
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	bd80      	pop	{r7, pc}
 800dfe6:	bf00      	nop
 800dfe8:	20003de4 	.word	0x20003de4
 800dfec:	40005c00 	.word	0x40005c00

0800dff0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b084      	sub	sp, #16
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dff8:	2300      	movs	r3, #0
 800dffa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dffc:	2300      	movs	r3, #0
 800dffe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e006:	4618      	mov	r0, r3
 800e008:	f7f4 fc2a 	bl	8002860 <HAL_PCD_Start>
 800e00c:	4603      	mov	r3, r0
 800e00e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e010:	7bfb      	ldrb	r3, [r7, #15]
 800e012:	4618      	mov	r0, r3
 800e014:	f000 f97e 	bl	800e314 <USBD_Get_USB_Status>
 800e018:	4603      	mov	r3, r0
 800e01a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e01c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3710      	adds	r7, #16
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}

0800e026 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e026:	b580      	push	{r7, lr}
 800e028:	b084      	sub	sp, #16
 800e02a:	af00      	add	r7, sp, #0
 800e02c:	6078      	str	r0, [r7, #4]
 800e02e:	4608      	mov	r0, r1
 800e030:	4611      	mov	r1, r2
 800e032:	461a      	mov	r2, r3
 800e034:	4603      	mov	r3, r0
 800e036:	70fb      	strb	r3, [r7, #3]
 800e038:	460b      	mov	r3, r1
 800e03a:	70bb      	strb	r3, [r7, #2]
 800e03c:	4613      	mov	r3, r2
 800e03e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e040:	2300      	movs	r3, #0
 800e042:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e044:	2300      	movs	r3, #0
 800e046:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e04e:	78bb      	ldrb	r3, [r7, #2]
 800e050:	883a      	ldrh	r2, [r7, #0]
 800e052:	78f9      	ldrb	r1, [r7, #3]
 800e054:	f7f4 fd71 	bl	8002b3a <HAL_PCD_EP_Open>
 800e058:	4603      	mov	r3, r0
 800e05a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e05c:	7bfb      	ldrb	r3, [r7, #15]
 800e05e:	4618      	mov	r0, r3
 800e060:	f000 f958 	bl	800e314 <USBD_Get_USB_Status>
 800e064:	4603      	mov	r3, r0
 800e066:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e068:	7bbb      	ldrb	r3, [r7, #14]
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3710      	adds	r7, #16
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}

0800e072 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e072:	b580      	push	{r7, lr}
 800e074:	b084      	sub	sp, #16
 800e076:	af00      	add	r7, sp, #0
 800e078:	6078      	str	r0, [r7, #4]
 800e07a:	460b      	mov	r3, r1
 800e07c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e07e:	2300      	movs	r3, #0
 800e080:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e082:	2300      	movs	r3, #0
 800e084:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e08c:	78fa      	ldrb	r2, [r7, #3]
 800e08e:	4611      	mov	r1, r2
 800e090:	4618      	mov	r0, r3
 800e092:	f7f4 fdb1 	bl	8002bf8 <HAL_PCD_EP_Close>
 800e096:	4603      	mov	r3, r0
 800e098:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e09a:	7bfb      	ldrb	r3, [r7, #15]
 800e09c:	4618      	mov	r0, r3
 800e09e:	f000 f939 	bl	800e314 <USBD_Get_USB_Status>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	3710      	adds	r7, #16
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	bd80      	pop	{r7, pc}

0800e0b0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b084      	sub	sp, #16
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	6078      	str	r0, [r7, #4]
 800e0b8:	460b      	mov	r3, r1
 800e0ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e0ca:	78fa      	ldrb	r2, [r7, #3]
 800e0cc:	4611      	mov	r1, r2
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f7f4 fe5a 	bl	8002d88 <HAL_PCD_EP_SetStall>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0d8:	7bfb      	ldrb	r3, [r7, #15]
 800e0da:	4618      	mov	r0, r3
 800e0dc:	f000 f91a 	bl	800e314 <USBD_Get_USB_Status>
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	3710      	adds	r7, #16
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	bd80      	pop	{r7, pc}

0800e0ee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0ee:	b580      	push	{r7, lr}
 800e0f0:	b084      	sub	sp, #16
 800e0f2:	af00      	add	r7, sp, #0
 800e0f4:	6078      	str	r0, [r7, #4]
 800e0f6:	460b      	mov	r3, r1
 800e0f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0fe:	2300      	movs	r3, #0
 800e100:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e108:	78fa      	ldrb	r2, [r7, #3]
 800e10a:	4611      	mov	r1, r2
 800e10c:	4618      	mov	r0, r3
 800e10e:	f7f4 fe8d 	bl	8002e2c <HAL_PCD_EP_ClrStall>
 800e112:	4603      	mov	r3, r0
 800e114:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e116:	7bfb      	ldrb	r3, [r7, #15]
 800e118:	4618      	mov	r0, r3
 800e11a:	f000 f8fb 	bl	800e314 <USBD_Get_USB_Status>
 800e11e:	4603      	mov	r3, r0
 800e120:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e122:	7bbb      	ldrb	r3, [r7, #14]
}
 800e124:	4618      	mov	r0, r3
 800e126:	3710      	adds	r7, #16
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}

0800e12c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e12c:	b480      	push	{r7}
 800e12e:	b085      	sub	sp, #20
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
 800e134:	460b      	mov	r3, r1
 800e136:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e13e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e140:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e144:	2b00      	cmp	r3, #0
 800e146:	da0b      	bge.n	800e160 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e148:	78fb      	ldrb	r3, [r7, #3]
 800e14a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e14e:	68f9      	ldr	r1, [r7, #12]
 800e150:	4613      	mov	r3, r2
 800e152:	009b      	lsls	r3, r3, #2
 800e154:	4413      	add	r3, r2
 800e156:	00db      	lsls	r3, r3, #3
 800e158:	440b      	add	r3, r1
 800e15a:	3312      	adds	r3, #18
 800e15c:	781b      	ldrb	r3, [r3, #0]
 800e15e:	e00b      	b.n	800e178 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e160:	78fb      	ldrb	r3, [r7, #3]
 800e162:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e166:	68f9      	ldr	r1, [r7, #12]
 800e168:	4613      	mov	r3, r2
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	4413      	add	r3, r2
 800e16e:	00db      	lsls	r3, r3, #3
 800e170:	440b      	add	r3, r1
 800e172:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e176:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e178:	4618      	mov	r0, r3
 800e17a:	3714      	adds	r7, #20
 800e17c:	46bd      	mov	sp, r7
 800e17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e182:	4770      	bx	lr

0800e184 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e184:	b580      	push	{r7, lr}
 800e186:	b084      	sub	sp, #16
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]
 800e18c:	460b      	mov	r3, r1
 800e18e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e190:	2300      	movs	r3, #0
 800e192:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e194:	2300      	movs	r3, #0
 800e196:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e19e:	78fa      	ldrb	r2, [r7, #3]
 800e1a0:	4611      	mov	r1, r2
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7f4 fca5 	bl	8002af2 <HAL_PCD_SetAddress>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1ac:	7bfb      	ldrb	r3, [r7, #15]
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f000 f8b0 	bl	800e314 <USBD_Get_USB_Status>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3710      	adds	r7, #16
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	bd80      	pop	{r7, pc}

0800e1c2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e1c2:	b580      	push	{r7, lr}
 800e1c4:	b086      	sub	sp, #24
 800e1c6:	af00      	add	r7, sp, #0
 800e1c8:	60f8      	str	r0, [r7, #12]
 800e1ca:	607a      	str	r2, [r7, #4]
 800e1cc:	603b      	str	r3, [r7, #0]
 800e1ce:	460b      	mov	r3, r1
 800e1d0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1e0:	7af9      	ldrb	r1, [r7, #11]
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	687a      	ldr	r2, [r7, #4]
 800e1e6:	f7f4 fd98 	bl	8002d1a <HAL_PCD_EP_Transmit>
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1ee:	7dfb      	ldrb	r3, [r7, #23]
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	f000 f88f 	bl	800e314 <USBD_Get_USB_Status>
 800e1f6:	4603      	mov	r3, r0
 800e1f8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e1fa:	7dbb      	ldrb	r3, [r7, #22]
}
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	3718      	adds	r7, #24
 800e200:	46bd      	mov	sp, r7
 800e202:	bd80      	pop	{r7, pc}

0800e204 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e204:	b580      	push	{r7, lr}
 800e206:	b086      	sub	sp, #24
 800e208:	af00      	add	r7, sp, #0
 800e20a:	60f8      	str	r0, [r7, #12]
 800e20c:	607a      	str	r2, [r7, #4]
 800e20e:	603b      	str	r3, [r7, #0]
 800e210:	460b      	mov	r3, r1
 800e212:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e214:	2300      	movs	r3, #0
 800e216:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e218:	2300      	movs	r3, #0
 800e21a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e222:	7af9      	ldrb	r1, [r7, #11]
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	687a      	ldr	r2, [r7, #4]
 800e228:	f7f4 fd2e 	bl	8002c88 <HAL_PCD_EP_Receive>
 800e22c:	4603      	mov	r3, r0
 800e22e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e230:	7dfb      	ldrb	r3, [r7, #23]
 800e232:	4618      	mov	r0, r3
 800e234:	f000 f86e 	bl	800e314 <USBD_Get_USB_Status>
 800e238:	4603      	mov	r3, r0
 800e23a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e23c:	7dbb      	ldrb	r3, [r7, #22]
}
 800e23e:	4618      	mov	r0, r3
 800e240:	3718      	adds	r7, #24
 800e242:	46bd      	mov	sp, r7
 800e244:	bd80      	pop	{r7, pc}

0800e246 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e246:	b580      	push	{r7, lr}
 800e248:	b082      	sub	sp, #8
 800e24a:	af00      	add	r7, sp, #0
 800e24c:	6078      	str	r0, [r7, #4]
 800e24e:	460b      	mov	r3, r1
 800e250:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e258:	78fa      	ldrb	r2, [r7, #3]
 800e25a:	4611      	mov	r1, r2
 800e25c:	4618      	mov	r0, r3
 800e25e:	f7f4 fd44 	bl	8002cea <HAL_PCD_EP_GetRxCount>
 800e262:	4603      	mov	r3, r0
}
 800e264:	4618      	mov	r0, r3
 800e266:	3708      	adds	r7, #8
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}

0800e26c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b082      	sub	sp, #8
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
 800e274:	460b      	mov	r3, r1
 800e276:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e278:	78fb      	ldrb	r3, [r7, #3]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d002      	beq.n	800e284 <HAL_PCDEx_LPM_Callback+0x18>
 800e27e:	2b01      	cmp	r3, #1
 800e280:	d013      	beq.n	800e2aa <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e282:	e023      	b.n	800e2cc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	7a5b      	ldrb	r3, [r3, #9]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d007      	beq.n	800e29c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e28c:	f000 f83c 	bl	800e308 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e290:	4b10      	ldr	r3, [pc, #64]	@ (800e2d4 <HAL_PCDEx_LPM_Callback+0x68>)
 800e292:	691b      	ldr	r3, [r3, #16]
 800e294:	4a0f      	ldr	r2, [pc, #60]	@ (800e2d4 <HAL_PCDEx_LPM_Callback+0x68>)
 800e296:	f023 0306 	bic.w	r3, r3, #6
 800e29a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	f7fb feaa 	bl	8009ffc <USBD_LL_Resume>
    break;
 800e2a8:	e010      	b.n	800e2cc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	f7fb fe8d 	bl	8009fd0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	7a5b      	ldrb	r3, [r3, #9]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d005      	beq.n	800e2ca <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e2be:	4b05      	ldr	r3, [pc, #20]	@ (800e2d4 <HAL_PCDEx_LPM_Callback+0x68>)
 800e2c0:	691b      	ldr	r3, [r3, #16]
 800e2c2:	4a04      	ldr	r2, [pc, #16]	@ (800e2d4 <HAL_PCDEx_LPM_Callback+0x68>)
 800e2c4:	f043 0306 	orr.w	r3, r3, #6
 800e2c8:	6113      	str	r3, [r2, #16]
    break;
 800e2ca:	bf00      	nop
}
 800e2cc:	bf00      	nop
 800e2ce:	3708      	adds	r7, #8
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}
 800e2d4:	e000ed00 	.word	0xe000ed00

0800e2d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e2d8:	b480      	push	{r7}
 800e2da:	b083      	sub	sp, #12
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e2e0:	4b03      	ldr	r3, [pc, #12]	@ (800e2f0 <USBD_static_malloc+0x18>)
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	370c      	adds	r7, #12
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ec:	4770      	bx	lr
 800e2ee:	bf00      	nop
 800e2f0:	200040c0 	.word	0x200040c0

0800e2f4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b083      	sub	sp, #12
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]

}
 800e2fc:	bf00      	nop
 800e2fe:	370c      	adds	r7, #12
 800e300:	46bd      	mov	sp, r7
 800e302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e306:	4770      	bx	lr

0800e308 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e30c:	f7f2 fa2e 	bl	800076c <SystemClock_Config>
}
 800e310:	bf00      	nop
 800e312:	bd80      	pop	{r7, pc}

0800e314 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e314:	b480      	push	{r7}
 800e316:	b085      	sub	sp, #20
 800e318:	af00      	add	r7, sp, #0
 800e31a:	4603      	mov	r3, r0
 800e31c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e31e:	2300      	movs	r3, #0
 800e320:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e322:	79fb      	ldrb	r3, [r7, #7]
 800e324:	2b03      	cmp	r3, #3
 800e326:	d817      	bhi.n	800e358 <USBD_Get_USB_Status+0x44>
 800e328:	a201      	add	r2, pc, #4	@ (adr r2, 800e330 <USBD_Get_USB_Status+0x1c>)
 800e32a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e32e:	bf00      	nop
 800e330:	0800e341 	.word	0x0800e341
 800e334:	0800e347 	.word	0x0800e347
 800e338:	0800e34d 	.word	0x0800e34d
 800e33c:	0800e353 	.word	0x0800e353
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e340:	2300      	movs	r3, #0
 800e342:	73fb      	strb	r3, [r7, #15]
    break;
 800e344:	e00b      	b.n	800e35e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e346:	2303      	movs	r3, #3
 800e348:	73fb      	strb	r3, [r7, #15]
    break;
 800e34a:	e008      	b.n	800e35e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e34c:	2301      	movs	r3, #1
 800e34e:	73fb      	strb	r3, [r7, #15]
    break;
 800e350:	e005      	b.n	800e35e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e352:	2303      	movs	r3, #3
 800e354:	73fb      	strb	r3, [r7, #15]
    break;
 800e356:	e002      	b.n	800e35e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e358:	2303      	movs	r3, #3
 800e35a:	73fb      	strb	r3, [r7, #15]
    break;
 800e35c:	bf00      	nop
  }
  return usb_status;
 800e35e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e360:	4618      	mov	r0, r3
 800e362:	3714      	adds	r7, #20
 800e364:	46bd      	mov	sp, r7
 800e366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36a:	4770      	bx	lr

0800e36c <_ZdlPvj>:
 800e36c:	f000 b800 	b.w	800e370 <_ZdlPv>

0800e370 <_ZdlPv>:
 800e370:	f000 b800 	b.w	800e374 <free>

0800e374 <free>:
 800e374:	4b02      	ldr	r3, [pc, #8]	@ (800e380 <free+0xc>)
 800e376:	4601      	mov	r1, r0
 800e378:	6818      	ldr	r0, [r3, #0]
 800e37a:	f000 b8a9 	b.w	800e4d0 <_free_r>
 800e37e:	bf00      	nop
 800e380:	20000188 	.word	0x20000188

0800e384 <__malloc_lock>:
 800e384:	4801      	ldr	r0, [pc, #4]	@ (800e38c <__malloc_lock+0x8>)
 800e386:	f000 b893 	b.w	800e4b0 <__retarget_lock_acquire_recursive>
 800e38a:	bf00      	nop
 800e38c:	2000441c 	.word	0x2000441c

0800e390 <__malloc_unlock>:
 800e390:	4801      	ldr	r0, [pc, #4]	@ (800e398 <__malloc_unlock+0x8>)
 800e392:	f000 b88e 	b.w	800e4b2 <__retarget_lock_release_recursive>
 800e396:	bf00      	nop
 800e398:	2000441c 	.word	0x2000441c

0800e39c <memset>:
 800e39c:	4402      	add	r2, r0
 800e39e:	4603      	mov	r3, r0
 800e3a0:	4293      	cmp	r3, r2
 800e3a2:	d100      	bne.n	800e3a6 <memset+0xa>
 800e3a4:	4770      	bx	lr
 800e3a6:	f803 1b01 	strb.w	r1, [r3], #1
 800e3aa:	e7f9      	b.n	800e3a0 <memset+0x4>

0800e3ac <_reclaim_reent>:
 800e3ac:	4b2d      	ldr	r3, [pc, #180]	@ (800e464 <_reclaim_reent+0xb8>)
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	4283      	cmp	r3, r0
 800e3b2:	b570      	push	{r4, r5, r6, lr}
 800e3b4:	4604      	mov	r4, r0
 800e3b6:	d053      	beq.n	800e460 <_reclaim_reent+0xb4>
 800e3b8:	69c3      	ldr	r3, [r0, #28]
 800e3ba:	b31b      	cbz	r3, 800e404 <_reclaim_reent+0x58>
 800e3bc:	68db      	ldr	r3, [r3, #12]
 800e3be:	b163      	cbz	r3, 800e3da <_reclaim_reent+0x2e>
 800e3c0:	2500      	movs	r5, #0
 800e3c2:	69e3      	ldr	r3, [r4, #28]
 800e3c4:	68db      	ldr	r3, [r3, #12]
 800e3c6:	5959      	ldr	r1, [r3, r5]
 800e3c8:	b9b1      	cbnz	r1, 800e3f8 <_reclaim_reent+0x4c>
 800e3ca:	3504      	adds	r5, #4
 800e3cc:	2d80      	cmp	r5, #128	@ 0x80
 800e3ce:	d1f8      	bne.n	800e3c2 <_reclaim_reent+0x16>
 800e3d0:	69e3      	ldr	r3, [r4, #28]
 800e3d2:	4620      	mov	r0, r4
 800e3d4:	68d9      	ldr	r1, [r3, #12]
 800e3d6:	f000 f87b 	bl	800e4d0 <_free_r>
 800e3da:	69e3      	ldr	r3, [r4, #28]
 800e3dc:	6819      	ldr	r1, [r3, #0]
 800e3de:	b111      	cbz	r1, 800e3e6 <_reclaim_reent+0x3a>
 800e3e0:	4620      	mov	r0, r4
 800e3e2:	f000 f875 	bl	800e4d0 <_free_r>
 800e3e6:	69e3      	ldr	r3, [r4, #28]
 800e3e8:	689d      	ldr	r5, [r3, #8]
 800e3ea:	b15d      	cbz	r5, 800e404 <_reclaim_reent+0x58>
 800e3ec:	4629      	mov	r1, r5
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	682d      	ldr	r5, [r5, #0]
 800e3f2:	f000 f86d 	bl	800e4d0 <_free_r>
 800e3f6:	e7f8      	b.n	800e3ea <_reclaim_reent+0x3e>
 800e3f8:	680e      	ldr	r6, [r1, #0]
 800e3fa:	4620      	mov	r0, r4
 800e3fc:	f000 f868 	bl	800e4d0 <_free_r>
 800e400:	4631      	mov	r1, r6
 800e402:	e7e1      	b.n	800e3c8 <_reclaim_reent+0x1c>
 800e404:	6961      	ldr	r1, [r4, #20]
 800e406:	b111      	cbz	r1, 800e40e <_reclaim_reent+0x62>
 800e408:	4620      	mov	r0, r4
 800e40a:	f000 f861 	bl	800e4d0 <_free_r>
 800e40e:	69e1      	ldr	r1, [r4, #28]
 800e410:	b111      	cbz	r1, 800e418 <_reclaim_reent+0x6c>
 800e412:	4620      	mov	r0, r4
 800e414:	f000 f85c 	bl	800e4d0 <_free_r>
 800e418:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e41a:	b111      	cbz	r1, 800e422 <_reclaim_reent+0x76>
 800e41c:	4620      	mov	r0, r4
 800e41e:	f000 f857 	bl	800e4d0 <_free_r>
 800e422:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e424:	b111      	cbz	r1, 800e42c <_reclaim_reent+0x80>
 800e426:	4620      	mov	r0, r4
 800e428:	f000 f852 	bl	800e4d0 <_free_r>
 800e42c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e42e:	b111      	cbz	r1, 800e436 <_reclaim_reent+0x8a>
 800e430:	4620      	mov	r0, r4
 800e432:	f000 f84d 	bl	800e4d0 <_free_r>
 800e436:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e438:	b111      	cbz	r1, 800e440 <_reclaim_reent+0x94>
 800e43a:	4620      	mov	r0, r4
 800e43c:	f000 f848 	bl	800e4d0 <_free_r>
 800e440:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e442:	b111      	cbz	r1, 800e44a <_reclaim_reent+0x9e>
 800e444:	4620      	mov	r0, r4
 800e446:	f000 f843 	bl	800e4d0 <_free_r>
 800e44a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e44c:	b111      	cbz	r1, 800e454 <_reclaim_reent+0xa8>
 800e44e:	4620      	mov	r0, r4
 800e450:	f000 f83e 	bl	800e4d0 <_free_r>
 800e454:	6a23      	ldr	r3, [r4, #32]
 800e456:	b11b      	cbz	r3, 800e460 <_reclaim_reent+0xb4>
 800e458:	4620      	mov	r0, r4
 800e45a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e45e:	4718      	bx	r3
 800e460:	bd70      	pop	{r4, r5, r6, pc}
 800e462:	bf00      	nop
 800e464:	20000188 	.word	0x20000188

0800e468 <__libc_init_array>:
 800e468:	b570      	push	{r4, r5, r6, lr}
 800e46a:	4d0d      	ldr	r5, [pc, #52]	@ (800e4a0 <__libc_init_array+0x38>)
 800e46c:	4c0d      	ldr	r4, [pc, #52]	@ (800e4a4 <__libc_init_array+0x3c>)
 800e46e:	1b64      	subs	r4, r4, r5
 800e470:	10a4      	asrs	r4, r4, #2
 800e472:	2600      	movs	r6, #0
 800e474:	42a6      	cmp	r6, r4
 800e476:	d109      	bne.n	800e48c <__libc_init_array+0x24>
 800e478:	4d0b      	ldr	r5, [pc, #44]	@ (800e4a8 <__libc_init_array+0x40>)
 800e47a:	4c0c      	ldr	r4, [pc, #48]	@ (800e4ac <__libc_init_array+0x44>)
 800e47c:	f000 f872 	bl	800e564 <_init>
 800e480:	1b64      	subs	r4, r4, r5
 800e482:	10a4      	asrs	r4, r4, #2
 800e484:	2600      	movs	r6, #0
 800e486:	42a6      	cmp	r6, r4
 800e488:	d105      	bne.n	800e496 <__libc_init_array+0x2e>
 800e48a:	bd70      	pop	{r4, r5, r6, pc}
 800e48c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e490:	4798      	blx	r3
 800e492:	3601      	adds	r6, #1
 800e494:	e7ee      	b.n	800e474 <__libc_init_array+0xc>
 800e496:	f855 3b04 	ldr.w	r3, [r5], #4
 800e49a:	4798      	blx	r3
 800e49c:	3601      	adds	r6, #1
 800e49e:	e7f2      	b.n	800e486 <__libc_init_array+0x1e>
 800e4a0:	0800e67c 	.word	0x0800e67c
 800e4a4:	0800e67c 	.word	0x0800e67c
 800e4a8:	0800e67c 	.word	0x0800e67c
 800e4ac:	0800e684 	.word	0x0800e684

0800e4b0 <__retarget_lock_acquire_recursive>:
 800e4b0:	4770      	bx	lr

0800e4b2 <__retarget_lock_release_recursive>:
 800e4b2:	4770      	bx	lr

0800e4b4 <memcpy>:
 800e4b4:	440a      	add	r2, r1
 800e4b6:	4291      	cmp	r1, r2
 800e4b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800e4bc:	d100      	bne.n	800e4c0 <memcpy+0xc>
 800e4be:	4770      	bx	lr
 800e4c0:	b510      	push	{r4, lr}
 800e4c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e4c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e4ca:	4291      	cmp	r1, r2
 800e4cc:	d1f9      	bne.n	800e4c2 <memcpy+0xe>
 800e4ce:	bd10      	pop	{r4, pc}

0800e4d0 <_free_r>:
 800e4d0:	b538      	push	{r3, r4, r5, lr}
 800e4d2:	4605      	mov	r5, r0
 800e4d4:	2900      	cmp	r1, #0
 800e4d6:	d041      	beq.n	800e55c <_free_r+0x8c>
 800e4d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4dc:	1f0c      	subs	r4, r1, #4
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	bfb8      	it	lt
 800e4e2:	18e4      	addlt	r4, r4, r3
 800e4e4:	f7ff ff4e 	bl	800e384 <__malloc_lock>
 800e4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800e560 <_free_r+0x90>)
 800e4ea:	6813      	ldr	r3, [r2, #0]
 800e4ec:	b933      	cbnz	r3, 800e4fc <_free_r+0x2c>
 800e4ee:	6063      	str	r3, [r4, #4]
 800e4f0:	6014      	str	r4, [r2, #0]
 800e4f2:	4628      	mov	r0, r5
 800e4f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4f8:	f7ff bf4a 	b.w	800e390 <__malloc_unlock>
 800e4fc:	42a3      	cmp	r3, r4
 800e4fe:	d908      	bls.n	800e512 <_free_r+0x42>
 800e500:	6820      	ldr	r0, [r4, #0]
 800e502:	1821      	adds	r1, r4, r0
 800e504:	428b      	cmp	r3, r1
 800e506:	bf01      	itttt	eq
 800e508:	6819      	ldreq	r1, [r3, #0]
 800e50a:	685b      	ldreq	r3, [r3, #4]
 800e50c:	1809      	addeq	r1, r1, r0
 800e50e:	6021      	streq	r1, [r4, #0]
 800e510:	e7ed      	b.n	800e4ee <_free_r+0x1e>
 800e512:	461a      	mov	r2, r3
 800e514:	685b      	ldr	r3, [r3, #4]
 800e516:	b10b      	cbz	r3, 800e51c <_free_r+0x4c>
 800e518:	42a3      	cmp	r3, r4
 800e51a:	d9fa      	bls.n	800e512 <_free_r+0x42>
 800e51c:	6811      	ldr	r1, [r2, #0]
 800e51e:	1850      	adds	r0, r2, r1
 800e520:	42a0      	cmp	r0, r4
 800e522:	d10b      	bne.n	800e53c <_free_r+0x6c>
 800e524:	6820      	ldr	r0, [r4, #0]
 800e526:	4401      	add	r1, r0
 800e528:	1850      	adds	r0, r2, r1
 800e52a:	4283      	cmp	r3, r0
 800e52c:	6011      	str	r1, [r2, #0]
 800e52e:	d1e0      	bne.n	800e4f2 <_free_r+0x22>
 800e530:	6818      	ldr	r0, [r3, #0]
 800e532:	685b      	ldr	r3, [r3, #4]
 800e534:	6053      	str	r3, [r2, #4]
 800e536:	4408      	add	r0, r1
 800e538:	6010      	str	r0, [r2, #0]
 800e53a:	e7da      	b.n	800e4f2 <_free_r+0x22>
 800e53c:	d902      	bls.n	800e544 <_free_r+0x74>
 800e53e:	230c      	movs	r3, #12
 800e540:	602b      	str	r3, [r5, #0]
 800e542:	e7d6      	b.n	800e4f2 <_free_r+0x22>
 800e544:	6820      	ldr	r0, [r4, #0]
 800e546:	1821      	adds	r1, r4, r0
 800e548:	428b      	cmp	r3, r1
 800e54a:	bf04      	itt	eq
 800e54c:	6819      	ldreq	r1, [r3, #0]
 800e54e:	685b      	ldreq	r3, [r3, #4]
 800e550:	6063      	str	r3, [r4, #4]
 800e552:	bf04      	itt	eq
 800e554:	1809      	addeq	r1, r1, r0
 800e556:	6021      	streq	r1, [r4, #0]
 800e558:	6054      	str	r4, [r2, #4]
 800e55a:	e7ca      	b.n	800e4f2 <_free_r+0x22>
 800e55c:	bd38      	pop	{r3, r4, r5, pc}
 800e55e:	bf00      	nop
 800e560:	200042e0 	.word	0x200042e0

0800e564 <_init>:
 800e564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e566:	bf00      	nop
 800e568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e56a:	bc08      	pop	{r3}
 800e56c:	469e      	mov	lr, r3
 800e56e:	4770      	bx	lr

0800e570 <_fini>:
 800e570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e572:	bf00      	nop
 800e574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e576:	bc08      	pop	{r3}
 800e578:	469e      	mov	lr, r3
 800e57a:	4770      	bx	lr
